<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2014.10.27.20:39:05"
 outputDirectory="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5ASTFD5K3F40I3ES"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="tx_clk" kind="clock" start="0">
   <property name="clockRate" value="156250000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tx_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="tx_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="tx_reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="ref_clk" kind="clock" start="0">
   <property name="clockRate" value="322" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ref_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="ref_reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="avalon_st_rxstatus" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="xgmii_rx_clk" />
   <property name="associatedReset" value="ref_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="40" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="avalon_st_rxstatus_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="avalon_st_rxstatus_data"
       direction="output"
       role="data"
       width="40" />
   <port
       name="avalon_st_rxstatus_error"
       direction="output"
       role="error"
       width="7" />
  </interface>
  <interface name="link_fault_status_xgmii_rx" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="xgmii_rx_clk" />
   <property name="associatedReset" value="ref_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="2" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="link_fault_status_xgmii_rx_data"
       direction="output"
       role="data"
       width="2" />
  </interface>
  <interface name="rx_serial_data" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="true" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_serial_data_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="tx_serial_data" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="true" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_serial_data_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="rx_ready" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="true" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_ready_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="tx_ready" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="true" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tx_ready_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="tx_sc_fifo_in" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="tx_clk" />
   <property name="associatedReset" value="tx_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="8" />
   <port name="tx_sc_fifo_in_data" direction="input" role="data" width="64" />
   <port name="tx_sc_fifo_in_valid" direction="input" role="valid" width="1" />
   <port name="tx_sc_fifo_in_ready" direction="output" role="ready" width="1" />
   <port
       name="tx_sc_fifo_in_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="tx_sc_fifo_in_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="tx_sc_fifo_in_empty" direction="input" role="empty" width="3" />
   <port name="tx_sc_fifo_in_error" direction="input" role="error" width="1" />
  </interface>
  <interface name="rx_sc_fifo_out" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="xgmii_rx_clk" />
   <property name="associatedReset" value="ref_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="8" />
   <port name="rx_sc_fifo_out_data" direction="output" role="data" width="64" />
   <port name="rx_sc_fifo_out_valid" direction="output" role="valid" width="1" />
   <port name="rx_sc_fifo_out_ready" direction="input" role="ready" width="1" />
   <port
       name="rx_sc_fifo_out_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="rx_sc_fifo_out_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="rx_sc_fifo_out_empty" direction="output" role="empty" width="3" />
   <port name="rx_sc_fifo_out_error" direction="output" role="error" width="6" />
  </interface>
  <interface name="mdio" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="true" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="mdio_mdc" direction="output" role="mdc" width="1" />
   <port name="mdio_mdio_in" direction="input" role="mdio_in" width="1" />
   <port name="mdio_mdio_out" direction="output" role="mdio_out" width="1" />
   <port name="mdio_mdio_oen" direction="output" role="mdio_oen" width="1" />
  </interface>
  <interface name="avalon_st_txstatus" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="tx_clk" />
   <property name="associatedReset" value="tx_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="40" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="avalon_st_txstatus_data"
       direction="output"
       role="data"
       width="40" />
   <port
       name="avalon_st_txstatus_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="avalon_st_txstatus_error"
       direction="output"
       role="error"
       width="7" />
  </interface>
  <interface name="xgmii_rx_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="156250000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="xgmii_rx_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="mm_bridge_s0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="16777216" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="mm_bridge_s0_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="mm_bridge_s0_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="mm_bridge_s0_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="mm_bridge_s0_burstcount"
       direction="input"
       role="burstcount"
       width="4" />
   <port
       name="mm_bridge_s0_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="mm_bridge_s0_address"
       direction="input"
       role="address"
       width="24" />
   <port name="mm_bridge_s0_write" direction="input" role="write" width="1" />
   <port name="mm_bridge_s0_read" direction="input" role="read" width="1" />
   <port
       name="mm_bridge_s0_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="mm_bridge_s0_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="qsys_10g:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5ASTFD5K3F40I3ES,AUTO_DEVICE_FAMILY=Arria V,AUTO_GENERATION_ID=1414456716,AUTO_REF_CLK_CLOCK_DOMAIN=-1,AUTO_REF_CLK_CLOCK_RATE=-1,AUTO_REF_CLK_RESET_DOMAIN=-1,AUTO_TX_CLK_CLOCK_DOMAIN=-1,AUTO_TX_CLK_CLOCK_RATE=-1,AUTO_TX_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(clock_source:14.0:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_eth_10g_design_example:14.0:ASYNC_RX_FIFO_BITS_PER_SYMBOL=8,ASYNC_RX_FIFO_DEPTH=16,ASYNC_RX_FIFO_ERROR_WIDTH=6,ASYNC_RX_FIFO_SYMBOLS_PER_BEAT=8,ASYNC_RX_USE_PKT=1,ASYNC_RX_USE_SINK_FILL=0,ASYNC_RX_USE_SRC_FILL=0,ASYNC_TX_FIFO_BITS_PER_SYMBOL=8,ASYNC_TX_FIFO_DEPTH=16,ASYNC_TX_FIFO_ERROR_WIDTH=1,ASYNC_TX_FIFO_SYMBOLS_PER_BEAT=8,ASYNC_TX_USE_PKT=1,ASYNC_TX_USE_SINK_FILL=0,ASYNC_TX_USE_SRC_FILL=0,AUTO_DEVICE=5ASTFD5K3F40I3ES,BASER_ENA_ADD_CONTROL_STAT=0,BASER_EXT_PMA_CONTROL_CONF=0,BASER_INTERFACE=0,BASER_PLL_TYPE=CMU,BASER_PRE_EMPHASIS_FIRST_POST_TAP=15,BASER_PRE_EMPHASIS_PRE_TAP=0,BASER_PRE_EMPHASIS_PRE_TAP_POLARITY=0,BASER_PRE_EMPHASIS_SECOND_POST_TAP=0,BASER_PRE_EMPHASIS_SECOND_POST_TAP_POLARITY=0,BASER_RECEIVER_DC_GAIN=0,BASER_RECEIVER_STATIC_EQUALIZER=0,BASER_RECEIVER_TERMINATION=OCT_100_OHMS,BASER_RECOVERED_CLK_OUT=0,BASER_REF_CLK_FREQ=322.265625 MHz,BASER_STARTING_CHANNEL_NUMBER=0,BASER_TRANSMITTER_TERMINATION=OCT_100_OHMS,BASER_TRANSMITTER_VOD=7,BASE_DATA_RATE=,CHOOSE_FIFO=0,CHOOSE_MDIO_2_WIRE_SERIAL_INT=0,DATAPATH_OPTION=3,DEVICE_FAMILY_TOP=Arria V,ENABLE_1G10G_MAC=0,ENABLE_MAC_LOOPBACK=10Gbps Ethernet MAC with LoopBack Enabled,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,GUI_BASE_DATA_RATE=,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,MDIO_MDC_DIVISOR=64,PFC_PRIORITY_NUM=8,PHY_IP=1,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,SYNC_RX_FIFO_BITS_PER_SYMBOL=8,SYNC_RX_FIFO_DEPTH=512,SYNC_RX_FIFO_ERROR_WIDTH=6,SYNC_RX_FIFO_SYMBOLS_PER_BEAT=8,SYNC_RX_USE_ALMOST_EMPTY=1,SYNC_RX_USE_ALMOST_FULL=1,SYNC_RX_USE_FILL=1,SYNC_RX_USE_PACKETS=1,SYNC_RX_USE_STORE_AND_FORWARD=1,SYNC_TX_FIFO_BITS_PER_SYMBOL=8,SYNC_TX_FIFO_DEPTH=512,SYNC_TX_FIFO_ERROR_WIDTH=1,SYNC_TX_FIFO_SYMBOLS_PER_BEAT=8,SYNC_TX_USE_ALMOST_EMPTY=0,SYNC_TX_USE_ALMOST_FULL=0,SYNC_TX_USE_FILL=1,SYNC_TX_USE_PACKETS=1,SYNC_TX_USE_STORE_AND_FORWARD=1,TSTAMP_FP_WIDTH=4,XAUI_STARTING_CHANNEL_NUMBER=0,data_rate=3125 Mbps,dyn_reconf=0,en_synce_support=0,external_pma_ctrl_reconf=0,gui_pll_type=CMU,hard_xaui_cfg=Only Hard XAUI is supported for this device.,interface_type=Soft XAUI,number_of_interfaces=1,pll_external_enable=0,reconfig_interfaces=1,recovered_clk_out=0,rx_common_mode=0.82v,rx_eq_ctrl=0,rx_eq_dc_gain=0,rx_termination=OCT_100_OHMS,soft_xaui_cfg=Only Soft XAUI is supported for this device.,starting_channel_number=0,tx_preemp_pretap=0,tx_preemp_pretap_inv=false,tx_preemp_tap_1=0,tx_preemp_tap_2=0,tx_preemp_tap_2_inv=false,tx_termination=OCT_100_OHMS,tx_vod_selection=4,use_control_and_status_ports=0,use_rx_rate_match=0,xaui_pll_type=AUTO(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(clock_source:14.0:clockFrequency=322,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_xcvr_10gbaser:14.0:control_pin_out=0,device_family=Arria V,embedded_reset=1,external_pma_ctrl_config=0,gui_embedded_reset=1,gui_pll_type=CMU,high_precision_latadj=1,latadj=0,mgmt_clk_in_hz=150000000,mgmt_clk_in_mhz=150,num_channels=1,operation_mode=duplex,pll_locked_out=0,pll_type=CMU,pma_mode=40,reconfig_interfaces=2,recovered_clk_out=0,ref_clk_freq=322.265625 MHz,rx_common_mode=0.82v,rx_eq_ctrl=0,rx_eq_dc_gain=0,rx_termination=OCT_100_OHMS,rx_use_coreclk=0,starting_channel_number=0,sys_clk_in_hz=150000000,tx_preemp_pretap=0,tx_preemp_pretap_inv=0,tx_preemp_tap_1=15,tx_preemp_tap_2=0,tx_preemp_tap_2_inv=0,tx_termination=OCT_100_OHMS,tx_vod_selection=7)(altera_eth_10g_mac:14.0:AUTO_DEVICE=5ASTFD5K3F40I3ES,DATAPATH_OPTION=3,DEVICE_FAMILY=Arria V,ENABLE_1G10G_MAC=0,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,PFC_PRIORITY_NUM=8,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,TSTAMP_FP_WIDTH=4(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_eth_interface_conversion:14.0:AUTO_DEVICE_FAMILY=Arria V,DATAPATH_OPTION=3)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:14.0:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0)(altera_eth_10g_tx_register_map:14.0:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0)(altera_eth_packet_underflow_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(altera_eth_pad_inserter:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_pkt_backpressure_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1)(altera_eth_pause_beat_conversion:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0)(altera_eth_pause_ctrl_gen:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(error_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(multiplexer:14.0:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(altera_eth_channel_adapter:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,ERROR_WIDTH=3)(altera_eth_address_inserter:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_crc:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true)(altera_avalon_st_pipeline_stage:14.0:AUTO_CR0_CLOCK_RATE=156250000,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_decoder:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(error_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_10gmem_statistics_collector:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(altera_avalon_st_delay:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_packet_formatter:14.0:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0)(altera_eth_xgmii_termination:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=1,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_generation:14.0:AUTO_CLK_CLOCK_RATE=156250000)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:14.0:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0)(altera_eth_10g_rx_register_map:14.0:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_detection:14.0:AUTO_CLK_CLOCK_RATE=156250000)(altera_eth_lane_decoder:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0)(altera_eth_pkt_backpressure_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8,USE_PAUSE=0,USE_READY=0)(timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(altera_eth_frame_decoder:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=1,ENABLE_DATA_SOURCE=1,ENABLE_PAUSELEN=1,ENABLE_PFC=0,ENABLE_PFC_PQ=1,ENABLE_PFC_STATUS=1,ENABLE_PKTINFO=1,ENABLE_SUPP_ADDR=1,ERROR_WIDTH=1,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(altera_eth_crc:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,MODE_CHECKER_0_INSERTER_1=0,SYMBOLSPERBEAT=8,USE_CHANNEL=0,USE_READY=false)(timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_status_merger:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8)(altera_eth_crc_pad_rem:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8)(altera_eth_packet_overflow_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8)(altera_avalon_st_delay:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=2,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(error_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_delay:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_10gmem_statistics_collector:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=2,CHANNEL_WIDTH=1,DATA_WIDTH=2,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:14.0:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=16,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:14.0:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:))(altera_eth_loopback_composed:14.0:AUTO_DEVICE=5ASTFD5K3F40I3ES,AUTO_DEVICE_FAMILY=Arria V(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(altera_eth_loopback:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,EMPTY_WIDTH=0,ERROR_WIDTH=0,NUM_OF_INPUT=2,SYMBOLS_PER_BEAT=1,USE_PACKETS=0)(timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(altera_eth_loopback:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,EMPTY_WIDTH=0,ERROR_WIDTH=0,NUM_OF_INPUT=2,SYMBOLS_PER_BEAT=1,USE_PACKETS=0)(timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0008,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=1,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=512,SYMBOLS_PER_BEAT=8,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=1)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=6,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=512,SYMBOLS_PER_BEAT=8,USE_ALMOST_EMPTY_IF=1,USE_ALMOST_FULL_IF=1,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=1)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_fifo_pause_ctrl_adapter:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V)(altera_eth_mdio:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MDC_DIVISOR=64)(clock:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x00040000,defaultConnection=false)(clock:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x00010200,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x00010600,defaultConnection=false)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x00010400,defaultConnection=false)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x00010000,defaultConnection=false))(altera_avalon_mm_bridge:14.0:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=24,AUTO_ADDRESS_WIDTH=19,AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Arria V,BURSTCOUNT_WIDTH=4,DATA_WIDTH=32,HDL_ADDR_WIDTH=24,LINEWRAPBURSTS=0,MAX_BURST_SIZE=8,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=19,USE_AUTO_ADDRESS_WIDTH=0)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.0:)(reset:14.0:)"
   instancePathKey="qsys_10g"
   kind="qsys_10g"
   version="1.0"
   name="qsys_10g">
  <parameter name="AUTO_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_TX_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1414456716" />
  <parameter name="AUTO_TX_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TX_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="5ASTFD5K3F40I3ES" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_reset_ctrl_lego.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_common_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_common.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_mgmt2dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_params.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clk_ctrl.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_cnt_ns.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_sm.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync_datapath.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode_type.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_descramble.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode_type.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_lock_sm.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_nto1mux.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_gen_xg.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_err_cnt_ns.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_gen.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver_10g.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_register_with_byte_enable.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_datapath.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_ns.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_square_wave_gen.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_datapath.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_ns.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av_functions_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_reset_counter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pad_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_controller.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_address_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_address_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/crc32.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/gf_mult32_kc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_formatter.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_lane_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_packet_stripper.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_loopback.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_fifo_pause_ctrl_adapter.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_mdio.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/source/altera_eth_10g_design_example_hw.tcl" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/altera_10gbaser_phy/altera_10gbaser_phy/altera_xcvr_10gbaser_hw.tcl" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay.sv" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback_composed/altera_eth_loopback_composed_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter.sv" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback/altera_eth_loopback_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback/altera_eth_loopback.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_mdio/altera_eth_mdio_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_mdio/altera_eth_mdio.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 0 starting:qsys_10g "qsys_10g"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master mm_bridge.m0 and slave eth_10g_design_example_0.mm_pipeline_bridge because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master mm_bridge.m0 and slave eth_10g_design_example_0.mm_pipeline_bridge because the master has burstcount signal 4 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master mm_bridge.m0 and slave eth_10g_design_example_0.mm_pipeline_bridge because the master has address signal 24 bit wide, but the slave is 19 bit wide.</message>
   <message level="Info">Interconnect is inserted between master mm_bridge.m0 and slave eth_10g_design_example_0.mm_pipeline_bridge because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master mm_bridge.m0 and slave eth_10g_design_example_0.mm_pipeline_bridge because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge.m0 and mm_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_anti_slave_0 and eth_10g_design_example_0.mm_pipeline_bridge</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>9</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>11</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>12</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>15</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>18</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>9</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug" culprit="qsys_10g"><![CDATA["<b>qsys_10g</b>" reuses <b>altera_eth_10g_design_example</b> "<b>submodules/qsys_10g_eth_10g_design_example_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g"><![CDATA["<b>qsys_10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g"><![CDATA["<b>qsys_10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g"><![CDATA["<b>qsys_10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 3 starting:altera_eth_10g_design_example "submodules/qsys_10g_eth_10g_design_example_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>14</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>10</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>17</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces altera_avalon_mm_bridge.avalon_universal_master_0 and altera_avalon_mm_bridge_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces altera_10gbaser_phy_mgmt_translator.avalon_anti_slave_0 and altera_10gbaser.phy_mgmt</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces eth_10g_mac_csr_translator.avalon_anti_slave_0 and eth_10g_mac.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces eth_loopback_composed_csr_translator.avalon_anti_slave_0 and eth_loopback_composed.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_sc_fifo_csr_translator.avalon_anti_slave_0 and tx_sc_fifo.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_sc_fifo_csr_translator.avalon_anti_slave_0 and rx_sc_fifo.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces eth_mdio_csr_translator.avalon_anti_slave_0 and eth_mdio.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>33</b> modules, <b>120</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>40</b> modules, <b>141</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>41</b> modules, <b>145</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>58</b> modules, <b>191</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>58</b> modules, <b>192</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>65</b> modules, <b>258</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>60</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>15</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>18</b> modules, <b>66</b> connections]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_xcvr_10gbaser</b> "<b>submodules/altera_xcvr_10gbaser</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_eth_10g_mac</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_eth_loopback_composed</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_eth_fifo_pause_ctrl_adapter</b> "<b>submodules/altera_eth_fifo_pause_ctrl_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_eth_mdio</b> "<b>submodules/altera_eth_mdio</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="eth_10g_design_example_0"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_eth_10g_design_example</b> "<b>eth_10g_design_example_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 25 starting:altera_xcvr_10gbaser "submodules/altera_xcvr_10gbaser"</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_avalon_st_handshake_clock_crosser.v VERILOG PATH ../../avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_avalon_st_clock_crosser.v VERILOG PATH ../../avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_avalon_st_pipeline_stage.sv SYSTEM_VERILOG PATH ../../avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_avalon_st_pipeline_base.v VERILOG PATH ../../avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_10gbaser_pcs.v VERILOG_ENCRYPT PATH ../av_soft_pcs/alt_10gbaser_pcs.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_params.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_params.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_async_fifo_fpga.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_async_fifo_fpga.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_bitsync.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_bitsync.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_bitsync2.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_bitsync2.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_clockcomp.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_clockcomp.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_clk_ctrl.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_clk_ctrl.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_gearbox_exp.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_gearbox_exp.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_gearbox_red.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_gearbox_red.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_pcs_10g.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_pcs_10g.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_pcs_10g_top.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_pcs_10g_top.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_reg_map_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_reg_map_av.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_fifo.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_rx_fifo.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_fifo_wrap.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_rx_fifo_wrap.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_top.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_rx_top.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_tx_top.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_tx_top.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_1588_latency.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_1588_latency.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_ber.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_ber.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_ber_cnt_ns.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_ber_cnt_ns.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_ber_sm.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_ber_sm.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_blksync.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_blksync.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_blksync_datapath.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_blksync_datapath.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_decode.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_decode.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_decode_type.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_decode_type.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_descramble.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_descramble.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_encode.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_encode.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_encode_type.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_encode_type.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_lock_sm.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_lock_sm.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_nto1mux.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_nto1mux.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_prbs_gen_xg.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_prbs_gen_xg.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_prbs_ver_xg.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_prbs_ver_xg.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_random_err_cnt_ns.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_random_err_cnt_ns.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_random_gen.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_random_gen.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_random_ver.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_random_ver.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_random_ver_10g.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_random_ver_10g.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_register_with_byte_enable.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_register_with_byte_enable.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_sm_datapath.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_rx_sm_datapath.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_sm_ns.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_rx_sm_ns.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_scramble.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_scramble.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_square_wave_gen.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_square_wave_gen.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_tx_sm_datapath.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_tx_sm_datapath.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_tx_sm_ns.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_tx_sm_ns.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_word_align.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_word_align.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./csr_pcs10gbaser_h.sv SYSTEM_VERILOG PATH ../siv/csr_pcs10gbaser_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./csr_pcs10gbaser.sv SYSTEM_VERILOG PATH ../siv/csr_pcs10gbaser.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_10gbaser_nr.sv SYSTEM_VERILOG PATH ../av/av_xcvr_10gbaser_nr.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_10gbaser_native.sv SYSTEM_VERILOG PATH ../av/av_xcvr_10gbaser_native.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_native_av_functions_h.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_native_phy/av/altera_xcvr_native_av_functions_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_native_av.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_native_phy/av/altera_xcvr_native_av.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_10gbaser.sv SYSTEM_VERILOG PATH .//altera_xcvr_10gbaser.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_10gbaser_phy.sdc OTHER PATH ../av_soft_pcs/alt_10gbaser_phy.sdc</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_10gbaser_pcs.ocp OTHER PATH ../av_soft_pcs/alt_10gbaser_pcs.ocp</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_reset_control/altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="altera_10gbaser"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_xcvr_10gbaser</b> "<b>altera_10gbaser</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 24 starting:altera_eth_10g_mac "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>68</b> modules, <b>235</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces merlin_master_translator.avalon_universal_master_0 and merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge_s0_translator.avalon_anti_slave_0 and tx_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge_s0_translator.avalon_anti_slave_0 and rx_bridge.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>242</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge.m0 and tx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and tx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_pad_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0 and tx_eth_pause_ctrl_gen.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_address_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_address_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0 and tx_eth_packet_underflow_control.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and tx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and tx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_crc_inserter.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>179</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>65</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>70</b> modules, <b>245</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>10</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>18</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge.m0 and rx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and rx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0 and rx_eth_crc_pad_rem.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_checker_csr_translator.avalon_anti_slave_0 and rx_eth_crc_checker.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and rx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0 and rx_eth_packet_overflow_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and rx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0 and rx_eth_lane_decoder.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>34</b> modules, <b>131</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>42</b> modules, <b>155</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>43</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>58</b> modules, <b>189</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>58</b> modules, <b>190</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>60</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>76</b> modules, <b>258</b> connections]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_10g_tx_register_map</b> "<b>submodules/altera_eth_10g_tx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_packet_underflow_control</b> "<b>submodules/altera_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pad_inserter</b> "<b>submodules/altera_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pause_beat_conversion</b> "<b>submodules/altera_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pause_ctrl_gen</b> "<b>submodules/altera_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>error_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_address_inserter</b> "<b>submodules/altera_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>error_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_packet_formatter</b> "<b>submodules/altera_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_xgmii_termination</b> "<b>submodules/altera_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_link_fault_generation</b> "<b>submodules/altera_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_10g_rx_register_map</b> "<b>submodules/altera_eth_10g_rx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_link_fault_detection</b> "<b>submodules/altera_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_lane_decoder</b> "<b>submodules/altera_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_frame_status_merger</b> "<b>submodules/altera_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_crc_pad_rem</b> "<b>submodules/altera_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_packet_overflow_control</b> "<b>submodules/altera_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>error_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_eth_10g_mac</b> "<b>eth_10g_mac</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 17 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 131 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 130 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 129 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 128 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 127 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 126 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 125 starting:error_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 124 starting:multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 123 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 122 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 121 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 120 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 119 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 118 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 117 starting:error_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 116 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 115 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 112 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 111 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 110 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 109 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 105 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 103 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 98 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 97 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 95 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 91 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 89 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 88 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 87 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 85 starting:error_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 78 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 76 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_pause_adapt_pause_gen"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_pause_adapt_pause_gen</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 73 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 71 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 70 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 139 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 138 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 135 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 134 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 132 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 130 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 153 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 93 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 99 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 98 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 89 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 88 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 80 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 72 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 146 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 48 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 47 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 39 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 38 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 31 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 24 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 94 starting:altera_eth_loopback_composed "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>14</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_pipeline_bridge.avalon_universal_master_0 and mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces local_loopback_control_translator.avalon_anti_slave_0 and local_loopback.control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces line_loopback_control_translator.avalon_anti_slave_0 and line_loopback.control</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>45</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>15</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>18</b> modules, <b>51</b> connections]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_eth_loopback</b> "<b>submodules/altera_eth_loopback</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_eth_loopback</b> "<b>submodules/altera_eth_loopback</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="eth_loopback_composed"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_eth_loopback_composed</b> "<b>eth_loopback_composed</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 188 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter"</message>
   <message level="Info" culprit="lc_splitter_timing_adapter"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>timing_adapter</b> "<b>lc_splitter_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 120 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 186 starting:altera_eth_loopback "submodules/altera_eth_loopback"</message>
   <message level="Info" culprit="line_loopback"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>altera_eth_loopback</b> "<b>line_loopback</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 185 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter"</message>
   <message level="Info" culprit="line_lb_timing_adapter"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>timing_adapter</b> "<b>line_lb_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_pause_adapt_pause_gen"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_pause_adapt_pause_gen</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 177 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 13 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 12 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 9 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 8 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 6 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 4 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 153 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_pause_adapt_pause_gen"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_pause_adapt_pause_gen</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 105 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter"</message>
   <message level="Info" culprit="pa_pg_before_timing_adapter"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>timing_adapter</b> "<b>pa_pg_before_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 104 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter"</message>
   <message level="Info" culprit="pa_pg_after_timing_adapter"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>timing_adapter</b> "<b>pa_pg_after_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 103 starting:altera_eth_fifo_pause_ctrl_adapter "submodules/altera_eth_fifo_pause_ctrl_adapter"</message>
   <message level="Info" culprit="eth_fifo_pause_ctrl_adapter"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_eth_fifo_pause_ctrl_adapter</b> "<b>eth_fifo_pause_ctrl_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 102 starting:altera_eth_mdio "submodules/altera_eth_mdio"</message>
   <message level="Info" culprit="eth_mdio"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_eth_mdio</b> "<b>eth_mdio</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 101 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 175 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 174 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 167 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 166 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 160 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 154 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 153 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 17 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 16 starting:altera_mm_interconnect "submodules/qsys_10g_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>15</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 140 starting:altera_merlin_router "submodules/qsys_10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 139 starting:altera_merlin_router "submodules/qsys_10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 138 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 137 starting:altera_merlin_demultiplexer "submodules/qsys_10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 136 starting:altera_merlin_multiplexer "submodules/qsys_10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 134 starting:altera_merlin_multiplexer "submodules/qsys_10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_10g_design_example:14.0:ASYNC_RX_FIFO_BITS_PER_SYMBOL=8,ASYNC_RX_FIFO_DEPTH=16,ASYNC_RX_FIFO_ERROR_WIDTH=6,ASYNC_RX_FIFO_SYMBOLS_PER_BEAT=8,ASYNC_RX_USE_PKT=1,ASYNC_RX_USE_SINK_FILL=0,ASYNC_RX_USE_SRC_FILL=0,ASYNC_TX_FIFO_BITS_PER_SYMBOL=8,ASYNC_TX_FIFO_DEPTH=16,ASYNC_TX_FIFO_ERROR_WIDTH=1,ASYNC_TX_FIFO_SYMBOLS_PER_BEAT=8,ASYNC_TX_USE_PKT=1,ASYNC_TX_USE_SINK_FILL=0,ASYNC_TX_USE_SRC_FILL=0,AUTO_DEVICE=5ASTFD5K3F40I3ES,BASER_ENA_ADD_CONTROL_STAT=0,BASER_EXT_PMA_CONTROL_CONF=0,BASER_INTERFACE=0,BASER_PLL_TYPE=CMU,BASER_PRE_EMPHASIS_FIRST_POST_TAP=15,BASER_PRE_EMPHASIS_PRE_TAP=0,BASER_PRE_EMPHASIS_PRE_TAP_POLARITY=0,BASER_PRE_EMPHASIS_SECOND_POST_TAP=0,BASER_PRE_EMPHASIS_SECOND_POST_TAP_POLARITY=0,BASER_RECEIVER_DC_GAIN=0,BASER_RECEIVER_STATIC_EQUALIZER=0,BASER_RECEIVER_TERMINATION=OCT_100_OHMS,BASER_RECOVERED_CLK_OUT=0,BASER_REF_CLK_FREQ=322.265625 MHz,BASER_STARTING_CHANNEL_NUMBER=0,BASER_TRANSMITTER_TERMINATION=OCT_100_OHMS,BASER_TRANSMITTER_VOD=7,BASE_DATA_RATE=,CHOOSE_FIFO=0,CHOOSE_MDIO_2_WIRE_SERIAL_INT=0,DATAPATH_OPTION=3,DEVICE_FAMILY_TOP=Arria V,ENABLE_1G10G_MAC=0,ENABLE_MAC_LOOPBACK=10Gbps Ethernet MAC with LoopBack Enabled,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,GUI_BASE_DATA_RATE=,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,MDIO_MDC_DIVISOR=64,PFC_PRIORITY_NUM=8,PHY_IP=1,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,SYNC_RX_FIFO_BITS_PER_SYMBOL=8,SYNC_RX_FIFO_DEPTH=512,SYNC_RX_FIFO_ERROR_WIDTH=6,SYNC_RX_FIFO_SYMBOLS_PER_BEAT=8,SYNC_RX_USE_ALMOST_EMPTY=1,SYNC_RX_USE_ALMOST_FULL=1,SYNC_RX_USE_FILL=1,SYNC_RX_USE_PACKETS=1,SYNC_RX_USE_STORE_AND_FORWARD=1,SYNC_TX_FIFO_BITS_PER_SYMBOL=8,SYNC_TX_FIFO_DEPTH=512,SYNC_TX_FIFO_ERROR_WIDTH=1,SYNC_TX_FIFO_SYMBOLS_PER_BEAT=8,SYNC_TX_USE_ALMOST_EMPTY=0,SYNC_TX_USE_ALMOST_FULL=0,SYNC_TX_USE_FILL=1,SYNC_TX_USE_PACKETS=1,SYNC_TX_USE_STORE_AND_FORWARD=1,TSTAMP_FP_WIDTH=4,XAUI_STARTING_CHANNEL_NUMBER=0,data_rate=3125 Mbps,dyn_reconf=0,en_synce_support=0,external_pma_ctrl_reconf=0,gui_pll_type=CMU,hard_xaui_cfg=Only Hard XAUI is supported for this device.,interface_type=Soft XAUI,number_of_interfaces=1,pll_external_enable=0,reconfig_interfaces=1,recovered_clk_out=0,rx_common_mode=0.82v,rx_eq_ctrl=0,rx_eq_dc_gain=0,rx_termination=OCT_100_OHMS,soft_xaui_cfg=Only Soft XAUI is supported for this device.,starting_channel_number=0,tx_preemp_pretap=0,tx_preemp_pretap_inv=false,tx_preemp_tap_1=0,tx_preemp_tap_2=0,tx_preemp_tap_2_inv=false,tx_termination=OCT_100_OHMS,tx_vod_selection=4,use_control_and_status_ports=0,use_rx_rate_match=0,xaui_pll_type=AUTO(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(clock_source:14.0:clockFrequency=322,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_xcvr_10gbaser:14.0:control_pin_out=0,device_family=Arria V,embedded_reset=1,external_pma_ctrl_config=0,gui_embedded_reset=1,gui_pll_type=CMU,high_precision_latadj=1,latadj=0,mgmt_clk_in_hz=150000000,mgmt_clk_in_mhz=150,num_channels=1,operation_mode=duplex,pll_locked_out=0,pll_type=CMU,pma_mode=40,reconfig_interfaces=2,recovered_clk_out=0,ref_clk_freq=322.265625 MHz,rx_common_mode=0.82v,rx_eq_ctrl=0,rx_eq_dc_gain=0,rx_termination=OCT_100_OHMS,rx_use_coreclk=0,starting_channel_number=0,sys_clk_in_hz=150000000,tx_preemp_pretap=0,tx_preemp_pretap_inv=0,tx_preemp_tap_1=15,tx_preemp_tap_2=0,tx_preemp_tap_2_inv=0,tx_termination=OCT_100_OHMS,tx_vod_selection=7)(altera_eth_10g_mac:14.0:AUTO_DEVICE=5ASTFD5K3F40I3ES,DATAPATH_OPTION=3,DEVICE_FAMILY=Arria V,ENABLE_1G10G_MAC=0,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,PFC_PRIORITY_NUM=8,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,TSTAMP_FP_WIDTH=4(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_eth_interface_conversion:14.0:AUTO_DEVICE_FAMILY=Arria V,DATAPATH_OPTION=3)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:14.0:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0)(altera_eth_10g_tx_register_map:14.0:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0)(altera_eth_packet_underflow_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(altera_eth_pad_inserter:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_pkt_backpressure_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1)(altera_eth_pause_beat_conversion:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0)(altera_eth_pause_ctrl_gen:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(error_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(multiplexer:14.0:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(altera_eth_channel_adapter:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,ERROR_WIDTH=3)(altera_eth_address_inserter:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_crc:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true)(altera_avalon_st_pipeline_stage:14.0:AUTO_CR0_CLOCK_RATE=156250000,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_decoder:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(error_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_10gmem_statistics_collector:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(altera_avalon_st_delay:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_packet_formatter:14.0:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0)(altera_eth_xgmii_termination:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=1,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_generation:14.0:AUTO_CLK_CLOCK_RATE=156250000)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:14.0:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0)(altera_eth_10g_rx_register_map:14.0:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_detection:14.0:AUTO_CLK_CLOCK_RATE=156250000)(altera_eth_lane_decoder:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0)(altera_eth_pkt_backpressure_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8,USE_PAUSE=0,USE_READY=0)(timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(altera_eth_frame_decoder:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=1,ENABLE_DATA_SOURCE=1,ENABLE_PAUSELEN=1,ENABLE_PFC=0,ENABLE_PFC_PQ=1,ENABLE_PFC_STATUS=1,ENABLE_PKTINFO=1,ENABLE_SUPP_ADDR=1,ERROR_WIDTH=1,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(altera_eth_crc:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,MODE_CHECKER_0_INSERTER_1=0,SYMBOLSPERBEAT=8,USE_CHANNEL=0,USE_READY=false)(timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_status_merger:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8)(altera_eth_crc_pad_rem:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8)(altera_eth_packet_overflow_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8)(altera_avalon_st_delay:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=2,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(error_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_delay:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_10gmem_statistics_collector:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=2,CHANNEL_WIDTH=1,DATA_WIDTH=2,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:14.0:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=16,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:14.0:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:))(altera_eth_loopback_composed:14.0:AUTO_DEVICE=5ASTFD5K3F40I3ES,AUTO_DEVICE_FAMILY=Arria V(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(altera_eth_loopback:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,EMPTY_WIDTH=0,ERROR_WIDTH=0,NUM_OF_INPUT=2,SYMBOLS_PER_BEAT=1,USE_PACKETS=0)(timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(altera_eth_loopback:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,EMPTY_WIDTH=0,ERROR_WIDTH=0,NUM_OF_INPUT=2,SYMBOLS_PER_BEAT=1,USE_PACKETS=0)(timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0008,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=1,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=512,SYMBOLS_PER_BEAT=8,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=1)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=6,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=512,SYMBOLS_PER_BEAT=8,USE_ALMOST_EMPTY_IF=1,USE_ALMOST_FULL_IF=1,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=1)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_fifo_pause_ctrl_adapter:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V)(altera_eth_mdio:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MDC_DIVISOR=64)(clock:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x00040000,defaultConnection=false)(clock:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x00010200,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x00010600,defaultConnection=false)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x00010400,defaultConnection=false)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x00010000,defaultConnection=false)"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0"
   kind="altera_eth_10g_design_example"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0">
  <parameter name="external_pma_ctrl_reconf" value="0" />
  <parameter name="ASYNC_RX_USE_SINK_FILL" value="0" />
  <parameter name="tx_preemp_tap_2_inv" value="false" />
  <parameter name="use_control_and_status_ports" value="0" />
  <parameter name="BASER_RECEIVER_DC_GAIN" value="0" />
  <parameter name="number_of_interfaces" value="1" />
  <parameter name="SYNC_RX_USE_ALMOST_EMPTY" value="1" />
  <parameter name="interface_type" value="Soft XAUI" />
  <parameter name="dyn_reconf" value="0" />
  <parameter
     name="soft_xaui_cfg"
     value="Only Soft XAUI is supported for this device." />
  <parameter name="TSTAMP_FP_WIDTH" value="4" />
  <parameter name="SYNC_TX_USE_ALMOST_FULL" value="0" />
  <parameter name="BASER_PRE_EMPHASIS_FIRST_POST_TAP" value="15" />
  <parameter name="recovered_clk_out" value="0" />
  <parameter name="ASYNC_TX_USE_SINK_FILL" value="0" />
  <parameter name="pll_external_enable" value="0" />
  <parameter name="ASYNC_RX_USE_PKT" value="1" />
  <parameter name="rx_eq_dc_gain" value="0" />
  <parameter name="PFC_PRIORITY_NUM" value="8" />
  <parameter name="SYNC_RX_FIFO_DEPTH" value="512" />
  <parameter
     name="hard_xaui_cfg"
     value="Only Hard XAUI is supported for this device." />
  <parameter name="BASER_PLL_TYPE" value="CMU" />
  <parameter name="DATAPATH_OPTION" value="3" />
  <parameter name="DEVICE_FAMILY_TOP" value="Arria V" />
  <parameter name="ASYNC_TX_FIFO_SYMBOLS_PER_BEAT" value="8" />
  <parameter name="BASER_RECEIVER_TERMINATION" value="OCT_100_OHMS" />
  <parameter name="BASER_INTERFACE" value="0" />
  <parameter name="ENABLE_PFC" value="0" />
  <parameter name="ASYNC_RX_FIFO_BITS_PER_SYMBOL" value="8" />
  <parameter name="ASYNC_TX_FIFO_DEPTH" value="16" />
  <parameter name="SYNC_TX_USE_ALMOST_EMPTY" value="0" />
  <parameter name="ASYNC_RX_FIFO_ERROR_WIDTH" value="6" />
  <parameter name="BASER_REF_CLK_FREQ" value="322.265625 MHz" />
  <parameter name="tx_vod_selection" value="4" />
  <parameter name="BASER_TRANSMITTER_VOD" value="7" />
  <parameter name="ASYNC_TX_FIFO_ERROR_WIDTH" value="1" />
  <parameter name="CHOOSE_FIFO" value="0" />
  <parameter name="SYNC_TX_FIFO_DEPTH" value="512" />
  <parameter name="SYNC_TX_FIFO_ERROR_WIDTH" value="1" />
  <parameter name="gui_pll_type" value="CMU" />
  <parameter name="CHOOSE_MDIO_2_WIRE_SERIAL_INT" value="0" />
  <parameter name="tx_preemp_pretap_inv" value="false" />
  <parameter name="ENABLE_SUPP_ADDR" value="1" />
  <parameter name="REGISTER_BASED_STATISTICS" value="0" />
  <parameter name="tx_preemp_pretap" value="0" />
  <parameter name="ENABLE_TIMESTAMPING" value="0" />
  <parameter name="SYNC_RX_USE_ALMOST_FULL" value="1" />
  <parameter name="tx_termination" value="OCT_100_OHMS" />
  <parameter name="SYNC_TX_USE_PACKETS" value="1" />
  <parameter name="SYNC_RX_USE_STORE_AND_FORWARD" value="1" />
  <parameter name="ASYNC_RX_FIFO_DEPTH" value="16" />
  <parameter name="ASYNC_TX_USE_PKT" value="1" />
  <parameter name="PREAMBLE_PASSTHROUGH" value="0" />
  <parameter name="BASER_STARTING_CHANNEL_NUMBER" value="0" />
  <parameter name="INSTANTIATE_STATISTICS" value="1" />
  <parameter name="PHY_IP" value="1" />
  <parameter name="en_synce_support" value="0" />
  <parameter name="BASER_EXT_PMA_CONTROL_CONF" value="0" />
  <parameter name="SYNC_TX_FIFO_SYMBOLS_PER_BEAT" value="8" />
  <parameter name="xaui_pll_type" value="AUTO" />
  <parameter name="use_rx_rate_match" value="0" />
  <parameter name="SYNC_RX_FIFO_ERROR_WIDTH" value="6" />
  <parameter name="BASER_TRANSMITTER_TERMINATION" value="OCT_100_OHMS" />
  <parameter name="SYNC_TX_USE_FILL" value="1" />
  <parameter name="ASYNC_RX_FIFO_SYMBOLS_PER_BEAT" value="8" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="SYNC_RX_FIFO_BITS_PER_SYMBOL" value="8" />
  <parameter name="BASER_ENA_ADD_CONTROL_STAT" value="0" />
  <parameter
     name="ENABLE_MAC_LOOPBACK"
     value="10Gbps Ethernet MAC with LoopBack Enabled" />
  <parameter name="rx_termination" value="OCT_100_OHMS" />
  <parameter name="ENABLE_PTP_1STEP" value="0" />
  <parameter name="BASER_PRE_EMPHASIS_PRE_TAP_POLARITY" value="0" />
  <parameter name="INSTANTIATE_TX_CRC" value="1" />
  <parameter name="XAUI_STARTING_CHANNEL_NUMBER" value="0" />
  <parameter name="BASER_RECEIVER_STATIC_EQUALIZER" value="0" />
  <parameter name="SYNC_TX_FIFO_BITS_PER_SYMBOL" value="8" />
  <parameter name="BASER_PRE_EMPHASIS_SECOND_POST_TAP_POLARITY" value="0" />
  <parameter name="SYNC_RX_USE_FILL" value="1" />
  <parameter name="MDIO_MDC_DIVISOR" value="64" />
  <parameter name="SYNC_RX_USE_PACKETS" value="1" />
  <parameter name="AUTO_DEVICE" value="5ASTFD5K3F40I3ES" />
  <parameter name="ENABLE_1G10G_MAC" value="0" />
  <parameter name="data_rate" value="3125 Mbps" />
  <parameter name="GUI_BASE_DATA_RATE" value="" />
  <parameter name="BASE_DATA_RATE" value="" />
  <parameter name="BASER_RECOVERED_CLK_OUT" value="0" />
  <parameter name="tx_preemp_tap_2" value="0" />
  <parameter name="SYNC_TX_USE_STORE_AND_FORWARD" value="1" />
  <parameter name="tx_preemp_tap_1" value="0" />
  <parameter name="ASYNC_TX_USE_SRC_FILL" value="0" />
  <parameter name="ASYNC_RX_USE_SRC_FILL" value="0" />
  <parameter name="ENABLE_UNIDIRECTIONAL" value="0" />
  <parameter name="reconfig_interfaces" value="1" />
  <parameter name="BASER_PRE_EMPHASIS_PRE_TAP" value="0" />
  <parameter name="rx_common_mode" value="0.82v" />
  <parameter name="BASER_PRE_EMPHASIS_SECOND_POST_TAP" value="0" />
  <parameter name="rx_eq_ctrl" value="0" />
  <parameter name="ASYNC_TX_FIFO_BITS_PER_SYMBOL" value="8" />
  <parameter name="SYNC_RX_FIFO_SYMBOLS_PER_BEAT" value="8" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_reset_ctrl_lego.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_common_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_common.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_mgmt2dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_params.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clk_ctrl.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_cnt_ns.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_sm.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync_datapath.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode_type.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_descramble.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode_type.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_lock_sm.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_nto1mux.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_gen_xg.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_err_cnt_ns.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_gen.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver_10g.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_register_with_byte_enable.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_datapath.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_ns.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_square_wave_gen.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_datapath.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_ns.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av_functions_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_reset_counter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pad_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_controller.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_address_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_address_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/crc32.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/gf_mult32_kc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_formatter.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_lane_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_packet_stripper.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_loopback.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_fifo_pause_ctrl_adapter.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_mdio.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/source/altera_eth_10g_design_example_hw.tcl" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/altera_10gbaser_phy/altera_10gbaser_phy/altera_xcvr_10gbaser_hw.tcl" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay.sv" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback_composed/altera_eth_loopback_composed_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter.sv" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback/altera_eth_loopback_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback/altera_eth_loopback.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_mdio/altera_eth_mdio_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_mdio/altera_eth_mdio.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_10g" as="eth_10g_design_example_0" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 3 starting:altera_eth_10g_design_example "submodules/qsys_10g_eth_10g_design_example_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>14</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>10</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>17</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces altera_avalon_mm_bridge.avalon_universal_master_0 and altera_avalon_mm_bridge_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces altera_10gbaser_phy_mgmt_translator.avalon_anti_slave_0 and altera_10gbaser.phy_mgmt</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces eth_10g_mac_csr_translator.avalon_anti_slave_0 and eth_10g_mac.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces eth_loopback_composed_csr_translator.avalon_anti_slave_0 and eth_loopback_composed.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_sc_fifo_csr_translator.avalon_anti_slave_0 and tx_sc_fifo.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_sc_fifo_csr_translator.avalon_anti_slave_0 and rx_sc_fifo.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces eth_mdio_csr_translator.avalon_anti_slave_0 and eth_mdio.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>33</b> modules, <b>120</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>40</b> modules, <b>141</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>41</b> modules, <b>145</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>54</b> modules, <b>171</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>58</b> modules, <b>191</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>58</b> modules, <b>192</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>65</b> modules, <b>258</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>60</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>15</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>18</b> modules, <b>66</b> connections]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_xcvr_10gbaser</b> "<b>submodules/altera_xcvr_10gbaser</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_eth_10g_mac</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_eth_loopback_composed</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_eth_fifo_pause_ctrl_adapter</b> "<b>submodules/altera_eth_fifo_pause_ctrl_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_eth_mdio</b> "<b>submodules/altera_eth_mdio</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_design_example_0"><![CDATA["<b>eth_10g_design_example_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="eth_10g_design_example_0"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_eth_10g_design_example</b> "<b>eth_10g_design_example_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 25 starting:altera_xcvr_10gbaser "submodules/altera_xcvr_10gbaser"</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_avalon_st_handshake_clock_crosser.v VERILOG PATH ../../avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_avalon_st_clock_crosser.v VERILOG PATH ../../avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_avalon_st_pipeline_stage.sv SYSTEM_VERILOG PATH ../../avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_avalon_st_pipeline_base.v VERILOG PATH ../../avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_10gbaser_pcs.v VERILOG_ENCRYPT PATH ../av_soft_pcs/alt_10gbaser_pcs.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_params.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_params.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_async_fifo_fpga.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_async_fifo_fpga.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_bitsync.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_bitsync.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_bitsync2.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_bitsync2.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_clockcomp.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_clockcomp.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_clk_ctrl.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_clk_ctrl.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_gearbox_exp.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_gearbox_exp.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_gearbox_red.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_gearbox_red.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_pcs_10g.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_pcs_10g.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_pcs_10g_top.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_pcs_10g_top.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_reg_map_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_reg_map_av.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_fifo.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_rx_fifo.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_fifo_wrap.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_rx_fifo_wrap.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_top.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_rx_top.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_tx_top.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_tx_top.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_1588_latency.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_1588_latency.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_ber.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_ber.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_ber_cnt_ns.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_ber_cnt_ns.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_ber_sm.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_ber_sm.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_blksync.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_blksync.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_blksync_datapath.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_blksync_datapath.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_decode.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_decode.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_decode_type.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_decode_type.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_descramble.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_descramble.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_encode.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_encode.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_encode_type.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_encode_type.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_lock_sm.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_lock_sm.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_nto1mux.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_nto1mux.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_prbs_gen_xg.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_prbs_gen_xg.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_prbs_ver_xg.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_prbs_ver_xg.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_random_err_cnt_ns.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_random_err_cnt_ns.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_random_gen.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_random_gen.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_random_ver.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_random_ver.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_random_ver_10g.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_random_ver_10g.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_register_with_byte_enable.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_register_with_byte_enable.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_sm_datapath.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_rx_sm_datapath.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_sm_ns.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_rx_sm_ns.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_scramble.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_scramble.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_square_wave_gen.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_square_wave_gen.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_tx_sm_datapath.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_tx_sm_datapath.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_tx_sm_ns.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_tx_sm_ns.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_word_align.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_word_align.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./csr_pcs10gbaser_h.sv SYSTEM_VERILOG PATH ../siv/csr_pcs10gbaser_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./csr_pcs10gbaser.sv SYSTEM_VERILOG PATH ../siv/csr_pcs10gbaser.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_10gbaser_nr.sv SYSTEM_VERILOG PATH ../av/av_xcvr_10gbaser_nr.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_10gbaser_native.sv SYSTEM_VERILOG PATH ../av/av_xcvr_10gbaser_native.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_native_av_functions_h.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_native_phy/av/altera_xcvr_native_av_functions_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_native_av.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_native_phy/av/altera_xcvr_native_av.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_10gbaser.sv SYSTEM_VERILOG PATH .//altera_xcvr_10gbaser.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_10gbaser_phy.sdc OTHER PATH ../av_soft_pcs/alt_10gbaser_phy.sdc</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_10gbaser_pcs.ocp OTHER PATH ../av_soft_pcs/alt_10gbaser_pcs.ocp</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_reset_control/altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="altera_10gbaser"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_xcvr_10gbaser</b> "<b>altera_10gbaser</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 24 starting:altera_eth_10g_mac "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>68</b> modules, <b>235</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces merlin_master_translator.avalon_universal_master_0 and merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge_s0_translator.avalon_anti_slave_0 and tx_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge_s0_translator.avalon_anti_slave_0 and rx_bridge.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>242</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge.m0 and tx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and tx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_pad_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0 and tx_eth_pause_ctrl_gen.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_address_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_address_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0 and tx_eth_packet_underflow_control.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and tx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and tx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_crc_inserter.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>179</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>65</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>70</b> modules, <b>245</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>10</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>18</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge.m0 and rx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and rx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0 and rx_eth_crc_pad_rem.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_checker_csr_translator.avalon_anti_slave_0 and rx_eth_crc_checker.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and rx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0 and rx_eth_packet_overflow_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and rx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0 and rx_eth_lane_decoder.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>34</b> modules, <b>131</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>42</b> modules, <b>155</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>43</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>58</b> modules, <b>189</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>58</b> modules, <b>190</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>60</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>76</b> modules, <b>258</b> connections]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_10g_tx_register_map</b> "<b>submodules/altera_eth_10g_tx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_packet_underflow_control</b> "<b>submodules/altera_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pad_inserter</b> "<b>submodules/altera_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pause_beat_conversion</b> "<b>submodules/altera_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pause_ctrl_gen</b> "<b>submodules/altera_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>error_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_address_inserter</b> "<b>submodules/altera_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>error_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_packet_formatter</b> "<b>submodules/altera_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_xgmii_termination</b> "<b>submodules/altera_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_link_fault_generation</b> "<b>submodules/altera_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_10g_rx_register_map</b> "<b>submodules/altera_eth_10g_rx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_link_fault_detection</b> "<b>submodules/altera_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_lane_decoder</b> "<b>submodules/altera_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_frame_status_merger</b> "<b>submodules/altera_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_crc_pad_rem</b> "<b>submodules/altera_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_packet_overflow_control</b> "<b>submodules/altera_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>error_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_eth_10g_mac</b> "<b>eth_10g_mac</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 17 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 131 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 130 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 129 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 128 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 127 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 126 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 125 starting:error_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 124 starting:multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 123 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 122 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 121 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 120 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 119 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 118 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 117 starting:error_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 116 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 115 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 112 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 111 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 110 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 109 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 105 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 103 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 98 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 97 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 95 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 91 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 89 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 88 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 87 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 85 starting:error_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 78 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 76 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_pause_adapt_pause_gen"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_pause_adapt_pause_gen</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 73 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 71 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 70 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 139 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 138 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 135 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 134 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 132 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 130 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 153 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 93 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 99 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 98 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 89 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 88 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 80 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 72 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 146 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 48 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 47 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 39 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 38 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 31 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 24 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 94 starting:altera_eth_loopback_composed "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>14</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_pipeline_bridge.avalon_universal_master_0 and mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces local_loopback_control_translator.avalon_anti_slave_0 and local_loopback.control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces line_loopback_control_translator.avalon_anti_slave_0 and line_loopback.control</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>45</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>15</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>18</b> modules, <b>51</b> connections]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_eth_loopback</b> "<b>submodules/altera_eth_loopback</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_eth_loopback</b> "<b>submodules/altera_eth_loopback</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="eth_loopback_composed"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_eth_loopback_composed</b> "<b>eth_loopback_composed</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 188 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter"</message>
   <message level="Info" culprit="lc_splitter_timing_adapter"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>timing_adapter</b> "<b>lc_splitter_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 120 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 186 starting:altera_eth_loopback "submodules/altera_eth_loopback"</message>
   <message level="Info" culprit="line_loopback"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>altera_eth_loopback</b> "<b>line_loopback</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 185 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter"</message>
   <message level="Info" culprit="line_lb_timing_adapter"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>timing_adapter</b> "<b>line_lb_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_pause_adapt_pause_gen"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_pause_adapt_pause_gen</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 177 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 13 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 12 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 9 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 8 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 6 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 4 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 153 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_pause_adapt_pause_gen"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_pause_adapt_pause_gen</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 105 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter"</message>
   <message level="Info" culprit="pa_pg_before_timing_adapter"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>timing_adapter</b> "<b>pa_pg_before_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 104 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter"</message>
   <message level="Info" culprit="pa_pg_after_timing_adapter"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>timing_adapter</b> "<b>pa_pg_after_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 103 starting:altera_eth_fifo_pause_ctrl_adapter "submodules/altera_eth_fifo_pause_ctrl_adapter"</message>
   <message level="Info" culprit="eth_fifo_pause_ctrl_adapter"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_eth_fifo_pause_ctrl_adapter</b> "<b>eth_fifo_pause_ctrl_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 102 starting:altera_eth_mdio "submodules/altera_eth_mdio"</message>
   <message level="Info" culprit="eth_mdio"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_eth_mdio</b> "<b>eth_mdio</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 101 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 175 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 174 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 167 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 166 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 160 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 154 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 153 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:14.0:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=24,AUTO_ADDRESS_WIDTH=19,AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Arria V,BURSTCOUNT_WIDTH=4,DATA_WIDTH=32,HDL_ADDR_WIDTH=24,LINEWRAPBURSTS=0,MAX_BURST_SIZE=8,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=19,USE_AUTO_ADDRESS_WIDTH=0"
   instancePathKey="qsys_10g:.:mm_bridge"
   kind="altera_avalon_mm_bridge"
   version="14.0"
   name="altera_avalon_mm_bridge">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="MAX_BURST_SIZE" value="8" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_10g" as="mm_bridge" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_bridge,rx_bridge" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 17 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.0:AUTO_DEVICE=5ASTFD5K3F40I3ES,AUTO_DEVICE_FAMILY=Arria V,COMPOSE_CONTENTS=add_instance {mm_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {mm_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_ADDRESS_W} {24};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {mm_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {eth_10g_design_example_0_mm_pipeline_bridge_translator} {altera_merlin_slave_translator};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_DATA_W} {32};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {UAV_DATA_W} {32};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {UAV_ADDRESS_W} {24};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_READLATENCY} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_READDATA} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_READ} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_WRITE} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_ADDRESS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_LOCK} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_PROTECTION_H} {87};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_PROTECTION_L} {85};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BEGIN_BURST} {80};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURSTWRAP_H} {72};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_SIZE_H} {75};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_SIZE_L} {73};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_TYPE_H} {77};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_TYPE_L} {76};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTE_CNT_L} {66};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_H} {59};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {60};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_POSTED} {61};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_WRITE} {62};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_READ} {63};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_LOCK} {64};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {65};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_SRC_ID_L} {82};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DEST_ID_H} {83};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_THREAD_ID_H} {84};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_THREAD_ID_L} {84};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_CACHE_H} {91};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_CACHE_L} {88};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {79};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {79};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_QOS_H} {81};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_QOS_L} {81};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {78};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {78};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {93};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {92};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {94};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {96};set_instance_parameter_value {mm_bridge_m0_agent} {ST_DATA_W} {97};set_instance_parameter_value {mm_bridge_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_bridge_m0_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {mm_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {eth_10g_design_example_0_mm_pipeline_bridge_agent} {altera_merlin_slave_agent};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_DATA_H} {31};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_DATA_L} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BEGIN_BURST} {80};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_ADDR_H} {59};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_TRANS_COMPRESSED_READ} {60};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_TRANS_POSTED} {61};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_TRANS_WRITE} {62};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_TRANS_READ} {63};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_TRANS_LOCK} {64};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_SRC_ID_L} {82};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_DEST_ID_H} {83};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BURSTWRAP_H} {72};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BYTE_CNT_L} {66};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_PROTECTION_H} {87};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_PROTECTION_L} {85};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_RESPONSE_STATUS_H} {93};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_RESPONSE_STATUS_L} {92};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BURST_SIZE_H} {75};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BURST_SIZE_L} {73};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_ORI_BURST_SIZE_L} {94};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_ORI_BURST_SIZE_H} {96};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {ST_DATA_W} {97};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {ID} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {USE_WRITERESPONSE} {0};add_instance {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {BITS_PER_SYMBOL} {98};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {59};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {87};set_instance_parameter_value {router} {PKT_PROTECTION_L} {85};set_instance_parameter_value {router} {PKT_DEST_ID_H} {83};set_instance_parameter_value {router} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {62};set_instance_parameter_value {router} {PKT_TRANS_READ} {63};set_instance_parameter_value {router} {ST_DATA_W} {97};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {59};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {87};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {85};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {83};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {62};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {63};set_instance_parameter_value {router_001} {ST_DATA_W} {97};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_ADDR_H} {59};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BEGIN_BURST} {80};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BYTE_CNT_L} {66};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BURST_SIZE_H} {75};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BURST_SIZE_L} {73};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BURST_TYPE_H} {77};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BURST_TYPE_L} {76};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BURSTWRAP_H} {72};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {60};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_TRANS_WRITE} {62};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_TRANS_READ} {63};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {ST_DATA_W} {97};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {OUT_BYTE_CNT_H} {66};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {OUT_BURSTWRAP_H} {72};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {97};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {97};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {64};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {97};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {97};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {64};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};add_instance {mm_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {eth_10g_design_example_0_mm_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {eth_10g_design_example_0_mm_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {eth_10g_design_example_0_mm_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_m0_translator.avalon_universal_master_0} {mm_bridge_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_m0_translator.avalon_universal_master_0/mm_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_m0_translator.avalon_universal_master_0/mm_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_m0_translator.avalon_universal_master_0/mm_bridge_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {mm_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_m0_agent.rp} {qsys_mm.response};add_connection {eth_10g_design_example_0_mm_pipeline_bridge_agent.m0} {eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent.m0/eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent.m0/eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent.m0/eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {eth_10g_design_example_0_mm_pipeline_bridge_agent.rf_source} {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo.in} {avalon_streaming};add_connection {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo.out} {eth_10g_design_example_0_mm_pipeline_bridge_agent.rf_sink} {avalon_streaming};add_connection {eth_10g_design_example_0_mm_pipeline_bridge_agent.rdata_fifo_src} {eth_10g_design_example_0_mm_pipeline_bridge_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {eth_10g_design_example_0_mm_pipeline_bridge_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {eth_10g_design_example_0_mm_pipeline_bridge_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter.sink0} {qsys_mm.command};add_connection {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter.source0} {eth_10g_design_example_0_mm_pipeline_bridge_agent.cp} {avalon_streaming};preview_set_connection_tag {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter.source0/eth_10g_design_example_0_mm_pipeline_bridge_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_bridge_reset_reset_bridge.out_reset} {mm_bridge_m0_translator.reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {eth_10g_design_example_0_mm_pipeline_bridge_translator.reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {mm_bridge_m0_agent.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {eth_10g_design_example_0_mm_pipeline_bridge_agent.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clk_clk_clock_bridge.out_clk} {mm_bridge_m0_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {eth_10g_design_example_0_mm_pipeline_bridge_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {mm_bridge_m0_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {eth_10g_design_example_0_mm_pipeline_bridge_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter.cr0} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {mm_bridge_reset_reset_bridge.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {eth_10g_design_example_0_mm_reset_reset_bridge.clk} {clock};add_interface {clk_clk} {clock} {slave};set_interface_property {clk_clk} {EXPORT_OF} {clk_clk_clock_bridge.in_clk};add_interface {eth_10g_design_example_0_mm_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {eth_10g_design_example_0_mm_reset_reset_bridge_in_reset} {EXPORT_OF} {eth_10g_design_example_0_mm_reset_reset_bridge.in_reset};add_interface {mm_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_reset_reset_bridge.in_reset};add_interface {mm_bridge_m0} {avalon} {slave};set_interface_property {mm_bridge_m0} {EXPORT_OF} {mm_bridge_m0_translator.avalon_anti_master_0};add_interface {eth_10g_design_example_0_mm_pipeline_bridge} {avalon} {master};set_interface_property {eth_10g_design_example_0_mm_pipeline_bridge} {EXPORT_OF} {eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.eth_10g_design_example_0.mm_pipeline_bridge} {0};set_module_assignment {interconnect_id.mm_bridge.m0} {0};(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=0,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=24,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=24,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=0,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=78,PKT_ADDR_SIDEBAND_L=78,PKT_BEGIN_BURST=80,PKT_BURSTWRAP_H=72,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=75,PKT_BURST_SIZE_L=73,PKT_BURST_TYPE_H=77,PKT_BURST_TYPE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=66,PKT_CACHE_H=91,PKT_CACHE_L=88,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=79,PKT_DATA_SIDEBAND_L=79,PKT_DEST_ID_H=83,PKT_DEST_ID_L=83,PKT_ORI_BURST_SIZE_H=96,PKT_ORI_BURST_SIZE_L=94,PKT_PROTECTION_H=87,PKT_PROTECTION_L=85,PKT_QOS_H=81,PKT_QOS_L=81,PKT_RESPONSE_STATUS_H=93,PKT_RESPONSE_STATUS_L=92,PKT_SRC_ID_H=82,PKT_SRC_ID_L=82,PKT_THREAD_ID_H=84,PKT_THREAD_ID_L=84,PKT_TRANS_COMPRESSED_READ=60,PKT_TRANS_EXCLUSIVE=65,PKT_TRANS_LOCK=64,PKT_TRANS_POSTED=61,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=97,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_BEGIN_BURST=80,PKT_BURSTWRAP_H=72,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=75,PKT_BURST_SIZE_L=73,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=66,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=83,PKT_DEST_ID_L=83,PKT_ORI_BURST_SIZE_H=96,PKT_ORI_BURST_SIZE_L=94,PKT_PROTECTION_H=87,PKT_PROTECTION_L=85,PKT_RESPONSE_STATUS_H=93,PKT_RESPONSE_STATUS_L=92,PKT_SRC_ID_H=82,PKT_SRC_ID_L=82,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=60,PKT_TRANS_LOCK=64,PKT_TRANS_POSTED=61,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=97,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=98,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=0,CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x80000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_DEST_ID_H=83,PKT_DEST_ID_L=83,PKT_PROTECTION_H=87,PKT_PROTECTION_L=85,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x80000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=97,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=0,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_DEST_ID_H=83,PKT_DEST_ID_L=83,PKT_PROTECTION_H=87,PKT_PROTECTION_L=85,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=97,TYPE_OF_TRANSACTION=both)(altera_merlin_burst_adapter:14.0:ADAPTER_VERSION=13.1,AUTO_CR0_CLOCK_RATE=0,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=72,OUT_BYTE_CNT_H=66,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_BEGIN_BURST=80,PKT_BURSTWRAP_H=72,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=75,PKT_BURST_SIZE_L=73,PKT_BURST_TYPE_H=77,PKT_BURST_TYPE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=66,PKT_TRANS_COMPRESSED_READ=60,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,ST_CHANNEL_W=1,ST_DATA_W=97)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=97,VALID_WIDTH=1)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=64,ST_CHANNEL_W=1,ST_DATA_W=97,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=97,VALID_WIDTH=1)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=64,ST_CHANNEL_W=1,ST_DATA_W=97,USE_EXTERNAL_ARB=0)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)"
   instancePathKey="qsys_10g:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="14.0"
   name="qsys_10g_mm_interconnect_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_DEVICE" value="5ASTFD5K3F40I3ES" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {mm_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_ADDRESS_W} {24};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {mm_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {eth_10g_design_example_0_mm_pipeline_bridge_translator} {altera_merlin_slave_translator};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_DATA_W} {32};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {UAV_DATA_W} {32};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {UAV_ADDRESS_W} {24};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_READLATENCY} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_READDATA} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_READ} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_WRITE} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_ADDRESS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_LOCK} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_PROTECTION_H} {87};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_PROTECTION_L} {85};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BEGIN_BURST} {80};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURSTWRAP_H} {72};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_SIZE_H} {75};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_SIZE_L} {73};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_TYPE_H} {77};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_TYPE_L} {76};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTE_CNT_L} {66};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_H} {59};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {60};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_POSTED} {61};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_WRITE} {62};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_READ} {63};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_LOCK} {64};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {65};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_SRC_ID_L} {82};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DEST_ID_H} {83};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_THREAD_ID_H} {84};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_THREAD_ID_L} {84};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_CACHE_H} {91};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_CACHE_L} {88};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {79};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {79};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_QOS_H} {81};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_QOS_L} {81};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {78};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {78};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {93};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {92};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {94};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {96};set_instance_parameter_value {mm_bridge_m0_agent} {ST_DATA_W} {97};set_instance_parameter_value {mm_bridge_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_bridge_m0_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {mm_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {eth_10g_design_example_0_mm_pipeline_bridge_agent} {altera_merlin_slave_agent};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_DATA_H} {31};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_DATA_L} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BEGIN_BURST} {80};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_ADDR_H} {59};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_TRANS_COMPRESSED_READ} {60};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_TRANS_POSTED} {61};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_TRANS_WRITE} {62};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_TRANS_READ} {63};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_TRANS_LOCK} {64};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_SRC_ID_L} {82};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_DEST_ID_H} {83};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BURSTWRAP_H} {72};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BYTE_CNT_L} {66};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_PROTECTION_H} {87};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_PROTECTION_L} {85};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_RESPONSE_STATUS_H} {93};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_RESPONSE_STATUS_L} {92};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BURST_SIZE_H} {75};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_BURST_SIZE_L} {73};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_ORI_BURST_SIZE_L} {94};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PKT_ORI_BURST_SIZE_H} {96};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {ST_DATA_W} {97};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {ID} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent} {USE_WRITERESPONSE} {0};add_instance {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {BITS_PER_SYMBOL} {98};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {59};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {87};set_instance_parameter_value {router} {PKT_PROTECTION_L} {85};set_instance_parameter_value {router} {PKT_DEST_ID_H} {83};set_instance_parameter_value {router} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {62};set_instance_parameter_value {router} {PKT_TRANS_READ} {63};set_instance_parameter_value {router} {ST_DATA_W} {97};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {59};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {87};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {85};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {83};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {62};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {63};set_instance_parameter_value {router_001} {ST_DATA_W} {97};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_ADDR_H} {59};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BEGIN_BURST} {80};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BYTE_CNT_L} {66};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BURST_SIZE_H} {75};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BURST_SIZE_L} {73};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BURST_TYPE_H} {77};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BURST_TYPE_L} {76};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BURSTWRAP_H} {72};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {60};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_TRANS_WRITE} {62};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PKT_TRANS_READ} {63};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {ST_DATA_W} {97};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {OUT_BYTE_CNT_H} {66};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {OUT_BURSTWRAP_H} {72};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {97};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {97};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {64};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {97};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {97};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {64};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)};add_instance {mm_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {eth_10g_design_example_0_mm_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {eth_10g_design_example_0_mm_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {eth_10g_design_example_0_mm_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {eth_10g_design_example_0_mm_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_m0_translator.avalon_universal_master_0} {mm_bridge_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_m0_translator.avalon_universal_master_0/mm_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_m0_translator.avalon_universal_master_0/mm_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_m0_translator.avalon_universal_master_0/mm_bridge_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {mm_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_m0_agent.rp} {qsys_mm.response};add_connection {eth_10g_design_example_0_mm_pipeline_bridge_agent.m0} {eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent.m0/eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent.m0/eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {eth_10g_design_example_0_mm_pipeline_bridge_agent.m0/eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {eth_10g_design_example_0_mm_pipeline_bridge_agent.rf_source} {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo.in} {avalon_streaming};add_connection {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo.out} {eth_10g_design_example_0_mm_pipeline_bridge_agent.rf_sink} {avalon_streaming};add_connection {eth_10g_design_example_0_mm_pipeline_bridge_agent.rdata_fifo_src} {eth_10g_design_example_0_mm_pipeline_bridge_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {eth_10g_design_example_0_mm_pipeline_bridge_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {eth_10g_design_example_0_mm_pipeline_bridge_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter.sink0} {qsys_mm.command};add_connection {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter.source0} {eth_10g_design_example_0_mm_pipeline_bridge_agent.cp} {avalon_streaming};preview_set_connection_tag {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter.source0/eth_10g_design_example_0_mm_pipeline_bridge_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_bridge_reset_reset_bridge.out_reset} {mm_bridge_m0_translator.reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {eth_10g_design_example_0_mm_pipeline_bridge_translator.reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {mm_bridge_m0_agent.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {eth_10g_design_example_0_mm_pipeline_bridge_agent.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clk_clk_clock_bridge.out_clk} {mm_bridge_m0_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {eth_10g_design_example_0_mm_pipeline_bridge_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {mm_bridge_m0_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {eth_10g_design_example_0_mm_pipeline_bridge_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter.cr0} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {mm_bridge_reset_reset_bridge.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {eth_10g_design_example_0_mm_reset_reset_bridge.clk} {clock};add_interface {clk_clk} {clock} {slave};set_interface_property {clk_clk} {EXPORT_OF} {clk_clk_clock_bridge.in_clk};add_interface {eth_10g_design_example_0_mm_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {eth_10g_design_example_0_mm_reset_reset_bridge_in_reset} {EXPORT_OF} {eth_10g_design_example_0_mm_reset_reset_bridge.in_reset};add_interface {mm_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_reset_reset_bridge.in_reset};add_interface {mm_bridge_m0} {avalon} {slave};set_interface_property {mm_bridge_m0} {EXPORT_OF} {mm_bridge_m0_translator.avalon_anti_master_0};add_interface {eth_10g_design_example_0_mm_pipeline_bridge} {avalon} {master};set_interface_property {eth_10g_design_example_0_mm_pipeline_bridge} {EXPORT_OF} {eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.eth_10g_design_example_0.mm_pipeline_bridge} {0};set_module_assignment {interconnect_id.mm_bridge.m0} {0};" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </childSourceFiles>
  <instantiator instantiator="qsys_10g" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 16 starting:altera_mm_interconnect "submodules/qsys_10g_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>15</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 140 starting:altera_merlin_router "submodules/qsys_10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 139 starting:altera_merlin_router "submodules/qsys_10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 138 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 137 starting:altera_merlin_demultiplexer "submodules/qsys_10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 136 starting:altera_merlin_multiplexer "submodules/qsys_10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 134 starting:altera_merlin_multiplexer "submodules/qsys_10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:14.0:ADAPT_RESET_REQUEST=0,AUTO_CLK_CLOCK_RATE=-1,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="qsys_10g:.:rst_controller"
   kind="altera_reset_controller"
   version="14.0"
   name="altera_reset_controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_10g" as="rst_controller" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:altera_avalon_mm_bridge"
   kind="altera_merlin_master_translator"
   version="14.0"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0"
     as="altera_avalon_mm_bridge" />
  <instantiator
     instantiator="qsys_10g_mm_interconnect_0"
     as="mm_bridge_m0_translator" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="merlin_master_translator" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed"
     as="mm_pipeline_bridge" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="altera_avalon_mm_bridge_avalon_universal_master_0_translator" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="merlin_master_translator_avalon_universal_master_0_translator" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"
     as="tx_bridge_m0_translator" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"
     as="rx_bridge_m0_translator" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="mm_pipeline_bridge_avalon_universal_master_0_translator" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_xcvr_10gbaser:14.0:control_pin_out=0,device_family=Arria V,embedded_reset=1,external_pma_ctrl_config=0,gui_embedded_reset=1,gui_pll_type=CMU,high_precision_latadj=1,latadj=0,mgmt_clk_in_hz=150000000,mgmt_clk_in_mhz=150,num_channels=1,operation_mode=duplex,pll_locked_out=0,pll_type=CMU,pma_mode=40,reconfig_interfaces=2,recovered_clk_out=0,ref_clk_freq=322.265625 MHz,rx_common_mode=0.82v,rx_eq_ctrl=0,rx_eq_dc_gain=0,rx_termination=OCT_100_OHMS,rx_use_coreclk=0,starting_channel_number=0,sys_clk_in_hz=150000000,tx_preemp_pretap=0,tx_preemp_pretap_inv=0,tx_preemp_tap_1=15,tx_preemp_tap_2=0,tx_preemp_tap_2_inv=0,tx_termination=OCT_100_OHMS,tx_vod_selection=7"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:altera_10gbaser"
   kind="altera_xcvr_10gbaser"
   version="14.0"
   name="altera_xcvr_10gbaser">
  <parameter name="operation_mode" value="duplex" />
  <parameter name="rx_use_coreclk" value="0" />
  <parameter name="mgmt_clk_in_hz" value="150000000" />
  <parameter name="tx_preemp_tap_2_inv" value="0" />
  <parameter name="mgmt_clk_in_mhz" value="150" />
  <parameter name="control_pin_out" value="0" />
  <parameter name="external_pma_ctrl_config" value="0" />
  <parameter name="high_precision_latadj" value="1" />
  <parameter name="tx_vod_selection" value="7" />
  <parameter name="embedded_reset" value="1" />
  <parameter name="device_family" value="Arria V" />
  <parameter name="ref_clk_freq" value="322.265625 MHz" />
  <parameter name="pll_locked_out" value="0" />
  <parameter name="recovered_clk_out" value="0" />
  <parameter name="tx_preemp_tap_2" value="0" />
  <parameter name="tx_preemp_tap_1" value="15" />
  <parameter name="gui_pll_type" value="CMU" />
  <parameter name="pma_mode" value="40" />
  <parameter name="latadj" value="0" />
  <parameter name="rx_eq_dc_gain" value="0" />
  <parameter name="pll_type" value="CMU" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="num_channels" value="1" />
  <parameter name="tx_preemp_pretap_inv" value="0" />
  <parameter name="reconfig_interfaces" value="2" />
  <parameter name="tx_preemp_pretap" value="0" />
  <parameter name="rx_common_mode" value="0.82v" />
  <parameter name="rx_eq_ctrl" value="0" />
  <parameter name="rx_termination" value="OCT_100_OHMS" />
  <parameter name="tx_termination" value="OCT_100_OHMS" />
  <parameter name="gui_embedded_reset" value="1" />
  <parameter name="sys_clk_in_hz" value="150000000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_reset_ctrl_lego.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_common_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_common.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_mgmt2dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_params.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clk_ctrl.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_cnt_ns.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_sm.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync_datapath.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode_type.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_descramble.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode_type.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_lock_sm.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_nto1mux.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_gen_xg.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_err_cnt_ns.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_gen.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver_10g.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_register_with_byte_enable.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_datapath.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_ns.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_square_wave_gen.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_datapath.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_ns.sv"
       type="SYSTEM_VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av_functions_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_reset_counter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/altera_10gbaser_phy/altera_10gbaser_phy/altera_xcvr_10gbaser_hw.tcl" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.0/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_10g_eth_10g_design_example_0" as="altera_10gbaser" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 25 starting:altera_xcvr_10gbaser "submodules/altera_xcvr_10gbaser"</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_avalon_st_handshake_clock_crosser.v VERILOG PATH ../../avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_avalon_st_clock_crosser.v VERILOG PATH ../../avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_avalon_st_pipeline_stage.sv SYSTEM_VERILOG PATH ../../avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_avalon_st_pipeline_base.v VERILOG PATH ../../avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_10gbaser_pcs.v VERILOG_ENCRYPT PATH ../av_soft_pcs/alt_10gbaser_pcs.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_params.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_params.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_async_fifo_fpga.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_async_fifo_fpga.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_bitsync.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_bitsync.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_bitsync2.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_bitsync2.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_clockcomp.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_clockcomp.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_clk_ctrl.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_clk_ctrl.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_gearbox_exp.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_gearbox_exp.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_gearbox_red.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_gearbox_red.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_pcs_10g.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_pcs_10g.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_pcs_10g_top.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_pcs_10g_top.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_reg_map_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_reg_map_av.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_fifo.sv SYSTEM_VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_rx_fifo.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_fifo_wrap.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_rx_fifo_wrap.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_top.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_rx_top.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_tx_top.v VERILOG_ENCRYPT PATH ../av_soft_pcs/altera_10gbaser_phy_tx_top.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_1588_latency.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_1588_latency.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_ber.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_ber.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_ber_cnt_ns.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_ber_cnt_ns.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_ber_sm.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_ber_sm.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_blksync.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_blksync.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_blksync_datapath.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_blksync_datapath.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_decode.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_decode.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_decode_type.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_decode_type.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_descramble.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_descramble.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_encode.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_encode.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_encode_type.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_encode_type.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_lock_sm.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_lock_sm.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_nto1mux.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_nto1mux.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_prbs_gen_xg.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_prbs_gen_xg.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_prbs_ver_xg.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_prbs_ver_xg.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_random_err_cnt_ns.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_random_err_cnt_ns.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_random_gen.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_random_gen.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_random_ver.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_random_ver.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_random_ver_10g.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_random_ver_10g.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_register_with_byte_enable.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_register_with_byte_enable.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_sm_datapath.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_rx_sm_datapath.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_rx_sm_ns.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_rx_sm_ns.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_scramble.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_scramble.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_square_wave_gen.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_square_wave_gen.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_tx_sm_datapath.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_tx_sm_datapath.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_tx_sm_ns.sv SYSTEM_VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_tx_sm_ns.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_10gbaser_phy_word_align.v VERILOG_ENCRYPT PATH ../soft_pcs/altera_10gbaser_phy_word_align.v</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./csr_pcs10gbaser_h.sv SYSTEM_VERILOG PATH ../siv/csr_pcs10gbaser_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./csr_pcs10gbaser.sv SYSTEM_VERILOG PATH ../siv/csr_pcs10gbaser.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_10gbaser_nr.sv SYSTEM_VERILOG PATH ../av/av_xcvr_10gbaser_nr.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./av_xcvr_10gbaser_native.sv SYSTEM_VERILOG PATH ../av/av_xcvr_10gbaser_native.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_native_av_functions_h.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_native_phy/av/altera_xcvr_native_av_functions_h.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_native_av.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_native_phy/av/altera_xcvr_native_av.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_10gbaser.sv SYSTEM_VERILOG PATH .//altera_xcvr_10gbaser.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_10gbaser_phy.sdc OTHER PATH ../av_soft_pcs/alt_10gbaser_phy.sdc</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_10gbaser_pcs.ocp OTHER PATH ../av_soft_pcs/alt_10gbaser_pcs.ocp</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_reset_control/altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="altera_10gbaser">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="altera_10gbaser"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_xcvr_10gbaser</b> "<b>altera_10gbaser</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_10g_mac:14.0:AUTO_DEVICE=5ASTFD5K3F40I3ES,DATAPATH_OPTION=3,DEVICE_FAMILY=Arria V,ENABLE_1G10G_MAC=0,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,PFC_PRIORITY_NUM=8,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,TSTAMP_FP_WIDTH=4(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_eth_interface_conversion:14.0:AUTO_DEVICE_FAMILY=Arria V,DATAPATH_OPTION=3)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:14.0:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0)(altera_eth_10g_tx_register_map:14.0:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0)(altera_eth_packet_underflow_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(altera_eth_pad_inserter:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_pkt_backpressure_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1)(altera_eth_pause_beat_conversion:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0)(altera_eth_pause_ctrl_gen:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(error_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(multiplexer:14.0:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(altera_eth_channel_adapter:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,ERROR_WIDTH=3)(altera_eth_address_inserter:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_crc:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true)(altera_avalon_st_pipeline_stage:14.0:AUTO_CR0_CLOCK_RATE=156250000,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_decoder:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(error_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_10gmem_statistics_collector:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(altera_avalon_st_delay:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_packet_formatter:14.0:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0)(altera_eth_xgmii_termination:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=1,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_generation:14.0:AUTO_CLK_CLOCK_RATE=156250000)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:14.0:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0)(altera_eth_10g_rx_register_map:14.0:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_detection:14.0:AUTO_CLK_CLOCK_RATE=156250000)(altera_eth_lane_decoder:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0)(altera_eth_pkt_backpressure_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8,USE_PAUSE=0,USE_READY=0)(timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(altera_eth_frame_decoder:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=1,ENABLE_DATA_SOURCE=1,ENABLE_PAUSELEN=1,ENABLE_PFC=0,ENABLE_PFC_PQ=1,ENABLE_PFC_STATUS=1,ENABLE_PKTINFO=1,ENABLE_SUPP_ADDR=1,ERROR_WIDTH=1,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(altera_eth_crc:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,MODE_CHECKER_0_INSERTER_1=0,SYMBOLSPERBEAT=8,USE_CHANNEL=0,USE_READY=false)(timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_status_merger:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8)(altera_eth_crc_pad_rem:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8)(altera_eth_packet_overflow_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8)(altera_avalon_st_delay:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=2,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(error_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_delay:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_10gmem_statistics_collector:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=2,CHANNEL_WIDTH=1,DATA_WIDTH=2,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:14.0:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=16,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:14.0:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac"
   kind="altera_eth_10g_mac"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac">
  <parameter name="DEVICE_FAMILY" value="Arria V" />
  <parameter name="PREAMBLE_PASSTHROUGH" value="0" />
  <parameter name="INSTANTIATE_STATISTICS" value="1" />
  <parameter name="PFC_PRIORITY_NUM" value="8" />
  <parameter name="ENABLE_PFC" value="0" />
  <parameter name="ENABLE_SUPP_ADDR" value="1" />
  <parameter name="REGISTER_BASED_STATISTICS" value="0" />
  <parameter name="ENABLE_UNIDIRECTIONAL" value="0" />
  <parameter name="ENABLE_TIMESTAMPING" value="0" />
  <parameter name="AUTO_DEVICE" value="5ASTFD5K3F40I3ES" />
  <parameter name="ENABLE_1G10G_MAC" value="0" />
  <parameter name="ENABLE_PTP_1STEP" value="0" />
  <parameter name="TSTAMP_FP_WIDTH" value="4" />
  <parameter name="DATAPATH_OPTION" value="3" />
  <parameter name="INSTANTIATE_TX_CRC" value="1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pad_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_controller.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_address_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_address_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/crc32.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/gf_mult32_kc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_formatter.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_lane_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_packet_stripper.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay.sv" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_10g_eth_10g_design_example_0" as="eth_10g_mac" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 24 starting:altera_eth_10g_mac "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>68</b> modules, <b>235</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces merlin_master_translator.avalon_universal_master_0 and merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge_s0_translator.avalon_anti_slave_0 and tx_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge_s0_translator.avalon_anti_slave_0 and rx_bridge.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>242</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge.m0 and tx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and tx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_pad_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0 and tx_eth_pause_ctrl_gen.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_address_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_address_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0 and tx_eth_packet_underflow_control.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and tx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and tx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_crc_inserter.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>179</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>65</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>70</b> modules, <b>245</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>10</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>18</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge.m0 and rx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and rx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0 and rx_eth_crc_pad_rem.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_checker_csr_translator.avalon_anti_slave_0 and rx_eth_crc_checker.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and rx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0 and rx_eth_packet_overflow_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and rx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0 and rx_eth_lane_decoder.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>34</b> modules, <b>131</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>42</b> modules, <b>155</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>43</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>58</b> modules, <b>189</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>58</b> modules, <b>190</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>60</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>76</b> modules, <b>258</b> connections]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_10g_tx_register_map</b> "<b>submodules/altera_eth_10g_tx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_packet_underflow_control</b> "<b>submodules/altera_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pad_inserter</b> "<b>submodules/altera_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pause_beat_conversion</b> "<b>submodules/altera_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pause_ctrl_gen</b> "<b>submodules/altera_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>error_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_address_inserter</b> "<b>submodules/altera_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>error_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_packet_formatter</b> "<b>submodules/altera_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_xgmii_termination</b> "<b>submodules/altera_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_link_fault_generation</b> "<b>submodules/altera_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_10g_rx_register_map</b> "<b>submodules/altera_eth_10g_rx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_link_fault_detection</b> "<b>submodules/altera_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_lane_decoder</b> "<b>submodules/altera_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_frame_status_merger</b> "<b>submodules/altera_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_crc_pad_rem</b> "<b>submodules/altera_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_packet_overflow_control</b> "<b>submodules/altera_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>error_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_mac</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="eth_10g_mac"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_eth_10g_mac</b> "<b>eth_10g_mac</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 17 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 131 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 130 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 129 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 128 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 127 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 126 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 125 starting:error_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 124 starting:multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 123 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 122 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 121 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 120 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 119 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 118 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 117 starting:error_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 116 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 115 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 112 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 111 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 110 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 109 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 105 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 103 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 98 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 97 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 95 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 91 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 89 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 88 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 87 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 85 starting:error_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 78 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 76 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_pause_adapt_pause_gen"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_pause_adapt_pause_gen</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 73 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 71 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 70 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 139 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 138 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 135 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 134 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 132 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 130 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 153 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 93 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 99 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 98 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 89 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 88 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 80 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 72 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 146 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 48 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 47 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 39 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 38 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 31 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 24 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_loopback_composed:14.0:AUTO_DEVICE=5ASTFD5K3F40I3ES,AUTO_DEVICE_FAMILY=Arria V(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:14.0:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(altera_eth_loopback:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,EMPTY_WIDTH=0,ERROR_WIDTH=0,NUM_OF_INPUT=2,SYMBOLS_PER_BEAT=1,USE_PACKETS=0)(timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(altera_eth_loopback:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,EMPTY_WIDTH=0,ERROR_WIDTH=0,NUM_OF_INPUT=2,SYMBOLS_PER_BEAT=1,USE_PACKETS=0)(timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(clock:14.0:)(reset:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0008,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_loopback_composed"
   kind="altera_eth_loopback_composed"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_loopback_composed">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_DEVICE" value="5ASTFD5K3F40I3ES" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_loopback.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback_composed/altera_eth_loopback_composed_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter.sv" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback/altera_eth_loopback_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback/altera_eth_loopback.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0"
     as="eth_loopback_composed" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 94 starting:altera_eth_loopback_composed "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>14</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_pipeline_bridge.avalon_universal_master_0 and mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces local_loopback_control_translator.avalon_anti_slave_0 and local_loopback.control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces line_loopback_control_translator.avalon_anti_slave_0 and line_loopback.control</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>45</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>15</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>18</b> modules, <b>51</b> connections]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_eth_loopback</b> "<b>submodules/altera_eth_loopback</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_eth_loopback</b> "<b>submodules/altera_eth_loopback</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>timing_adapter</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth_loopback_composed"><![CDATA["<b>eth_loopback_composed</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="eth_loopback_composed"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_eth_loopback_composed</b> "<b>eth_loopback_composed</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 188 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter"</message>
   <message level="Info" culprit="lc_splitter_timing_adapter"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>timing_adapter</b> "<b>lc_splitter_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 120 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 186 starting:altera_eth_loopback "submodules/altera_eth_loopback"</message>
   <message level="Info" culprit="line_loopback"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>altera_eth_loopback</b> "<b>line_loopback</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 185 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter"</message>
   <message level="Info" culprit="line_lb_timing_adapter"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>timing_adapter</b> "<b>line_lb_timing_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_pause_adapt_pause_gen"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_pause_adapt_pause_gen</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 177 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 13 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 12 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 9 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 8 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 6 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 4 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 153 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 27 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>qsys_10g</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=1,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=512,SYMBOLS_PER_BEAT=8,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=1"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:tx_sc_fifo"
   kind="altera_avalon_sc_fifo"
   version="14.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0"
     as="tx_sc_fifo,rx_sc_fifo" />
  <instantiator
     instantiator="qsys_10g_mm_interconnect_0"
     as="eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="altera_10gbaser_phy_mgmt_agent_rsp_fifo,eth_10g_mac_csr_agent_rsp_fifo,eth_loopback_composed_csr_agent_rsp_fifo,tx_sc_fifo_csr_agent_rsp_fifo,tx_sc_fifo_csr_agent_rdata_fifo,rx_sc_fifo_csr_agent_rsp_fifo,rx_sc_fifo_csr_agent_rdata_fifo,eth_mdio_csr_agent_rsp_fifo" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="tx_bridge_s0_agent_rsp_fifo,tx_bridge_s0_agent_rdata_fifo,rx_bridge_s0_agent_rsp_fifo,rx_bridge_s0_agent_rdata_fifo" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"
     as="tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo,tx_eth_pad_inserter_csr_agent_rsp_fifo,tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo,tx_eth_address_inserter_csr_agent_rsp_fifo,tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo,tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo,tx_eth_statistics_collector_csr_agent_rsp_fifo,tx_eth_crc_inserter_csr_agent_rsp_fifo" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"
     as="rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo,rx_eth_crc_pad_rem_csr_agent_rsp_fifo,rx_eth_crc_checker_csr_agent_rsp_fifo,rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo,rx_eth_packet_overflow_control_csr_agent_rsp_fifo,rx_eth_statistics_collector_csr_agent_rsp_fifo,rx_eth_lane_decoder_csr_agent_rsp_fifo" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="local_loopback_control_agent_rsp_fifo,local_loopback_control_agent_rdata_fifo,line_loopback_control_agent_rsp_fifo,line_loopback_control_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:dc_fifo_pause_adapt_pause_gen"
   kind="altera_avalon_dc_fifo"
   version="14.0"
   name="altera_avalon_dc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0"
     as="dc_fifo_pause_adapt_pause_gen" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rxtx_dc_fifo_link_fault_status,rxtx_dc_fifo_pauselen" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed"
     as="dc_fifo_1,dc_fifo_2" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_pause_adapt_pause_gen"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_pause_adapt_pause_gen</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:pa_pg_before_timing_adapter"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter">
  <parameter name="inUseValid" value="false" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inBitsPerSymbol" value="2" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0"
     as="pa_pg_before_timing_adapter" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 105 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter"</message>
   <message level="Info" culprit="pa_pg_before_timing_adapter"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>timing_adapter</b> "<b>pa_pg_before_timing_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:pa_pg_after_timing_adapter"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter">
  <parameter name="inUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="false" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inBitsPerSymbol" value="2" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0"
     as="pa_pg_after_timing_adapter" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 104 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter"</message>
   <message level="Info" culprit="pa_pg_after_timing_adapter"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>timing_adapter</b> "<b>pa_pg_after_timing_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_fifo_pause_ctrl_adapter:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_fifo_pause_ctrl_adapter"
   kind="altera_eth_fifo_pause_ctrl_adapter"
   version="14.0"
   name="altera_eth_fifo_pause_ctrl_adapter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_fifo_pause_ctrl_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0"
     as="eth_fifo_pause_ctrl_adapter" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 103 starting:altera_eth_fifo_pause_ctrl_adapter "submodules/altera_eth_fifo_pause_ctrl_adapter"</message>
   <message level="Info" culprit="eth_fifo_pause_ctrl_adapter"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_eth_fifo_pause_ctrl_adapter</b> "<b>eth_fifo_pause_ctrl_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_mdio:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MDC_DIVISOR=64"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_mdio"
   kind="altera_eth_mdio"
   version="14.0"
   name="altera_eth_mdio">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_mdio.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_mdio/altera_eth_mdio_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_mdio/altera_eth_mdio.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_10g_eth_10g_design_example_0" as="eth_mdio" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 102 starting:altera_eth_mdio "submodules/altera_eth_mdio"</message>
   <message level="Info" culprit="eth_mdio"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_eth_mdio</b> "<b>eth_mdio</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.0:AUTO_DEVICE=5ASTFD5K3F40I3ES,AUTO_DEVICE_FAMILY=Arria V,COMPOSE_CONTENTS=add_instance {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_READDATA} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_READ} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_WRITE} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_CLKEN} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_LOCK} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {altera_10gbaser_phy_mgmt_translator} {altera_merlin_slave_translator};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_DATA_W} {32};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {UAV_DATA_W} {32};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_READLATENCY} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_READDATA} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_READ} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_WRITE} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_ADDRESS} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_LOCK} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {eth_10g_mac_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {eth_10g_mac_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_10g_mac_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_10g_mac_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {eth_10g_mac_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_READ} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {eth_loopback_composed_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {eth_loopback_composed_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_loopback_composed_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_loopback_composed_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {eth_loopback_composed_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_READ} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_sc_fifo_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_sc_fifo_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_sc_fifo_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_sc_fifo_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {tx_sc_fifo_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_sc_fifo_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_sc_fifo_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_sc_fifo_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_sc_fifo_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {rx_sc_fifo_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {eth_mdio_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {eth_mdio_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {eth_mdio_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {eth_mdio_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {eth_mdio_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {eth_mdio_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_mdio_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_mdio_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {eth_mdio_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_mdio_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {eth_mdio_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_READ} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {eth_mdio_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_mdio_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {eth_mdio_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {eth_mdio_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_mdio_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {eth_mdio_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_QOS_H} {86};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_QOS_L} {86};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {ST_DATA_W} {106};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altera_10gbaser_phy_mgmt_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000040800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;eth_10g_mac_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;eth_loopback_composed_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010200&quot;
   end=&quot;0x00000000000010240&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;tx_sc_fifo_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010600&quot;
   end=&quot;0x00000000000010620&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;rx_sc_fifo_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010400&quot;
   end=&quot;0x00000000000010420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;eth_mdio_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000010100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {ID} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {USE_WRITERESPONSE} {0};add_instance {altera_10gbaser_phy_mgmt_agent} {altera_merlin_slave_agent};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_DATA_H} {31};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_DATA_L} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {ST_DATA_W} {106};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {ID} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {USE_WRITERESPONSE} {0};add_instance {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {eth_10g_mac_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {eth_10g_mac_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {eth_10g_mac_csr_agent} {ST_DATA_W} {106};set_instance_parameter_value {eth_10g_mac_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_10g_mac_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_10g_mac_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_10g_mac_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {eth_10g_mac_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {eth_10g_mac_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {eth_10g_mac_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {eth_10g_mac_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {eth_10g_mac_csr_agent} {ID} {1};set_instance_parameter_value {eth_10g_mac_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_10g_mac_csr_agent} {USE_WRITERESPONSE} {0};add_instance {eth_10g_mac_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {eth_loopback_composed_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {eth_loopback_composed_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {eth_loopback_composed_csr_agent} {ST_DATA_W} {106};set_instance_parameter_value {eth_loopback_composed_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_loopback_composed_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {eth_loopback_composed_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {eth_loopback_composed_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {eth_loopback_composed_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {eth_loopback_composed_csr_agent} {ID} {2};set_instance_parameter_value {eth_loopback_composed_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent} {USE_WRITERESPONSE} {0};add_instance {eth_loopback_composed_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_sc_fifo_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {tx_sc_fifo_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {tx_sc_fifo_csr_agent} {ST_DATA_W} {106};set_instance_parameter_value {tx_sc_fifo_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_sc_fifo_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_sc_fifo_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_sc_fifo_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_sc_fifo_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_sc_fifo_csr_agent} {ID} {5};set_instance_parameter_value {tx_sc_fifo_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_sc_fifo_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_sc_fifo_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_sc_fifo_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {rx_sc_fifo_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {rx_sc_fifo_csr_agent} {ST_DATA_W} {106};set_instance_parameter_value {rx_sc_fifo_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_sc_fifo_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_sc_fifo_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_sc_fifo_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_sc_fifo_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_sc_fifo_csr_agent} {ID} {4};set_instance_parameter_value {rx_sc_fifo_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_sc_fifo_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_sc_fifo_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {eth_mdio_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {eth_mdio_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {eth_mdio_csr_agent} {ST_DATA_W} {106};set_instance_parameter_value {eth_mdio_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_mdio_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_mdio_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_mdio_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {eth_mdio_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {eth_mdio_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {eth_mdio_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {eth_mdio_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {eth_mdio_csr_agent} {ID} {3};set_instance_parameter_value {eth_mdio_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_mdio_csr_agent} {USE_WRITERESPONSE} {0};add_instance {eth_mdio_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 3 2 4 5 0 };set_instance_parameter_value {router} {CHANNEL_ID} {000010 100000 000100 010000 001000 000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x10000 0x10200 0x10400 0x10600 0x40000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000 0x10100 0x10240 0x10420 0x10620 0x40800 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {106};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {106};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {106};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {106};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {106};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {106};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PIPELINED} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {ST_DATA_W} {106};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {106};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {106};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {106};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {106};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {altera_avalon_mm_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {altera_avalon_mm_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {altera_avalon_mm_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {altera_avalon_mm_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {eth_10g_mac_csr_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {eth_10g_mac_csr_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {eth_10g_mac_csr_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {eth_10g_mac_csr_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {tx_sc_fifo_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {tx_sc_fifo_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {tx_sc_fifo_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {tx_sc_fifo_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {rx_sc_fifo_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {rx_sc_fifo_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {rx_sc_fifo_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {rx_sc_fifo_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {mm_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mm_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {mm_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {tx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altera_10gbaser_xgmii_rx_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altera_10gbaser_xgmii_rx_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {altera_10gbaser_xgmii_rx_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {altera_avalon_mm_bridge_avalon_universal_master_0_translator.avalon_universal_master_0} {altera_avalon_mm_bridge_avalon_universal_master_0_agent.av} {avalon};set_connection_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator.avalon_universal_master_0/altera_avalon_mm_bridge_avalon_universal_master_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator.avalon_universal_master_0/altera_avalon_mm_bridge_avalon_universal_master_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator.avalon_universal_master_0/altera_avalon_mm_bridge_avalon_universal_master_0_agent.av} {defaultConnection} {false};add_connection {altera_10gbaser_phy_mgmt_agent.m0} {altera_10gbaser_phy_mgmt_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {altera_10gbaser_phy_mgmt_agent.m0/altera_10gbaser_phy_mgmt_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {altera_10gbaser_phy_mgmt_agent.m0/altera_10gbaser_phy_mgmt_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {altera_10gbaser_phy_mgmt_agent.m0/altera_10gbaser_phy_mgmt_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {altera_10gbaser_phy_mgmt_agent.rf_source} {altera_10gbaser_phy_mgmt_agent_rsp_fifo.in} {avalon_streaming};add_connection {altera_10gbaser_phy_mgmt_agent_rsp_fifo.out} {altera_10gbaser_phy_mgmt_agent.rf_sink} {avalon_streaming};add_connection {altera_10gbaser_phy_mgmt_agent.rdata_fifo_src} {altera_10gbaser_phy_mgmt_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {altera_10gbaser_phy_mgmt_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/altera_10gbaser_phy_mgmt_agent.cp} {qsys_mm.command};add_connection {eth_10g_mac_csr_agent.m0} {eth_10g_mac_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {eth_10g_mac_csr_agent.m0/eth_10g_mac_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {eth_10g_mac_csr_agent.m0/eth_10g_mac_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {eth_10g_mac_csr_agent.m0/eth_10g_mac_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {eth_10g_mac_csr_agent.rf_source} {eth_10g_mac_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {eth_10g_mac_csr_agent_rsp_fifo.out} {eth_10g_mac_csr_agent.rf_sink} {avalon_streaming};add_connection {eth_10g_mac_csr_agent.rdata_fifo_src} {eth_10g_mac_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {eth_10g_mac_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/eth_10g_mac_csr_agent.cp} {qsys_mm.command};add_connection {eth_loopback_composed_csr_agent.m0} {eth_loopback_composed_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {eth_loopback_composed_csr_agent.m0/eth_loopback_composed_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {eth_loopback_composed_csr_agent.m0/eth_loopback_composed_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {eth_loopback_composed_csr_agent.m0/eth_loopback_composed_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {eth_loopback_composed_csr_agent.rf_source} {eth_loopback_composed_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {eth_loopback_composed_csr_agent_rsp_fifo.out} {eth_loopback_composed_csr_agent.rf_sink} {avalon_streaming};add_connection {eth_loopback_composed_csr_agent.rdata_fifo_src} {eth_loopback_composed_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {eth_loopback_composed_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/eth_loopback_composed_csr_agent.cp} {qsys_mm.command};add_connection {tx_sc_fifo_csr_agent.m0} {tx_sc_fifo_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_sc_fifo_csr_agent.m0/tx_sc_fifo_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_sc_fifo_csr_agent.m0/tx_sc_fifo_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_sc_fifo_csr_agent.m0/tx_sc_fifo_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_sc_fifo_csr_agent.rf_source} {tx_sc_fifo_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_sc_fifo_csr_agent_rsp_fifo.out} {tx_sc_fifo_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_sc_fifo_csr_agent.rdata_fifo_src} {tx_sc_fifo_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {tx_sc_fifo_csr_agent_rdata_fifo.out} {tx_sc_fifo_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {tx_sc_fifo_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/tx_sc_fifo_csr_agent.cp} {qsys_mm.command};add_connection {rx_sc_fifo_csr_agent.m0} {rx_sc_fifo_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_sc_fifo_csr_agent.m0/rx_sc_fifo_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_sc_fifo_csr_agent.m0/rx_sc_fifo_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_sc_fifo_csr_agent.m0/rx_sc_fifo_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_sc_fifo_csr_agent.rf_source} {rx_sc_fifo_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_sc_fifo_csr_agent_rsp_fifo.out} {rx_sc_fifo_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_sc_fifo_csr_agent.rdata_fifo_src} {rx_sc_fifo_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {rx_sc_fifo_csr_agent_rdata_fifo.out} {rx_sc_fifo_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {rx_sc_fifo_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/rx_sc_fifo_csr_agent.cp} {qsys_mm.command};add_connection {eth_mdio_csr_agent.m0} {eth_mdio_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {eth_mdio_csr_agent.m0/eth_mdio_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {eth_mdio_csr_agent.m0/eth_mdio_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {eth_mdio_csr_agent.m0/eth_mdio_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {eth_mdio_csr_agent.rf_source} {eth_mdio_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {eth_mdio_csr_agent_rsp_fifo.out} {eth_mdio_csr_agent.rf_sink} {avalon_streaming};add_connection {eth_mdio_csr_agent.rdata_fifo_src} {eth_mdio_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {eth_mdio_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/eth_mdio_csr_agent.cp} {qsys_mm.command};add_connection {altera_avalon_mm_bridge_avalon_universal_master_0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {altera_avalon_mm_bridge_avalon_universal_master_0_agent.cp/router.sink} {qsys_mm.command};add_connection {altera_10gbaser_phy_mgmt_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {altera_10gbaser_phy_mgmt_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {eth_10g_mac_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {eth_10g_mac_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {eth_loopback_composed_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {eth_loopback_composed_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {tx_sc_fifo_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {tx_sc_fifo_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {rx_sc_fifo_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {rx_sc_fifo_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {eth_mdio_csr_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {eth_mdio_csr_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router.src} {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/altera_avalon_mm_bridge_avalon_universal_master_0_limiter.cmd_sink} {qsys_mm.command};add_connection {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/altera_avalon_mm_bridge_avalon_universal_master_0_limiter.rsp_sink} {qsys_mm.response};add_connection {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.rsp_src} {altera_avalon_mm_bridge_avalon_universal_master_0_agent.rp} {avalon_streaming};preview_set_connection_tag {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.rsp_src/altera_avalon_mm_bridge_avalon_universal_master_0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {cmd_demux.src3} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_004.sink0} {qsys_mm.command};add_connection {rsp_demux_003.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink4} {qsys_mm.response};add_connection {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {altera_avalon_mm_bridge_avalon_universal_master_0_translator.reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {altera_10gbaser_phy_mgmt_translator.reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_10g_mac_csr_translator.reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_loopback_composed_csr_translator.reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_mdio_csr_translator.reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {altera_avalon_mm_bridge_avalon_universal_master_0_agent.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {altera_10gbaser_phy_mgmt_agent.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {altera_10gbaser_phy_mgmt_agent_rsp_fifo.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_10g_mac_csr_agent.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_10g_mac_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_loopback_composed_csr_agent.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_loopback_composed_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_mdio_csr_agent.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_mdio_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {tx_sc_fifo_csr_translator.reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {tx_sc_fifo_csr_agent.clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {tx_sc_fifo_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {tx_sc_fifo_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {rx_sc_fifo_csr_translator.reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {rx_sc_fifo_csr_agent.clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {rx_sc_fifo_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {rx_sc_fifo_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_avalon_mm_bridge_avalon_universal_master_0_translator.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_10gbaser_phy_mgmt_translator.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_10g_mac_csr_translator.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_loopback_composed_csr_translator.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_mdio_csr_translator.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_avalon_mm_bridge_avalon_universal_master_0_agent.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_10gbaser_phy_mgmt_agent.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_10gbaser_phy_mgmt_agent_rsp_fifo.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_10g_mac_csr_agent.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_10g_mac_csr_agent_rsp_fifo.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_loopback_composed_csr_agent.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_loopback_composed_csr_agent_rsp_fifo.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_mdio_csr_agent.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_mdio_csr_agent_rsp_fifo.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_avalon_mm_bridge_reset_reset_bridge.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_10g_mac_csr_reset_reset_bridge.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_sc_fifo_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_sc_fifo_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_sc_fifo_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_sc_fifo_csr_agent_rdata_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_sc_fifo_clk_reset_reset_bridge.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {rx_sc_fifo_csr_translator.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {rx_sc_fifo_csr_agent.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {rx_sc_fifo_csr_agent_rsp_fifo.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {rx_sc_fifo_csr_agent_rdata_fifo.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {rx_sc_fifo_clk_reset_reset_bridge.clk} {clock};add_interface {altera_10gbaser_xgmii_rx_clk} {clock} {slave};set_interface_property {altera_10gbaser_xgmii_rx_clk} {EXPORT_OF} {altera_10gbaser_xgmii_rx_clk_clock_bridge.in_clk};add_interface {mm_clk_module_clk} {clock} {slave};set_interface_property {mm_clk_module_clk} {EXPORT_OF} {mm_clk_module_clk_clock_bridge.in_clk};add_interface {tx_clk_module_clk} {clock} {slave};set_interface_property {tx_clk_module_clk} {EXPORT_OF} {tx_clk_module_clk_clock_bridge.in_clk};add_interface {altera_avalon_mm_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {altera_avalon_mm_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {altera_avalon_mm_bridge_reset_reset_bridge.in_reset};add_interface {eth_10g_mac_csr_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {eth_10g_mac_csr_reset_reset_bridge_in_reset} {EXPORT_OF} {eth_10g_mac_csr_reset_reset_bridge.in_reset};add_interface {rx_sc_fifo_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {rx_sc_fifo_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {rx_sc_fifo_clk_reset_reset_bridge.in_reset};add_interface {tx_sc_fifo_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {tx_sc_fifo_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {tx_sc_fifo_clk_reset_reset_bridge.in_reset};add_interface {altera_avalon_mm_bridge_avalon_universal_master_0} {avalon} {slave};set_interface_property {altera_avalon_mm_bridge_avalon_universal_master_0} {EXPORT_OF} {altera_avalon_mm_bridge_avalon_universal_master_0_translator.avalon_anti_master_0};add_interface {altera_10gbaser_phy_mgmt} {avalon} {master};set_interface_property {altera_10gbaser_phy_mgmt} {EXPORT_OF} {altera_10gbaser_phy_mgmt_translator.avalon_anti_slave_0};add_interface {eth_10g_mac_csr} {avalon} {master};set_interface_property {eth_10g_mac_csr} {EXPORT_OF} {eth_10g_mac_csr_translator.avalon_anti_slave_0};add_interface {eth_loopback_composed_csr} {avalon} {master};set_interface_property {eth_loopback_composed_csr} {EXPORT_OF} {eth_loopback_composed_csr_translator.avalon_anti_slave_0};add_interface {eth_mdio_csr} {avalon} {master};set_interface_property {eth_mdio_csr} {EXPORT_OF} {eth_mdio_csr_translator.avalon_anti_slave_0};add_interface {rx_sc_fifo_csr} {avalon} {master};set_interface_property {rx_sc_fifo_csr} {EXPORT_OF} {rx_sc_fifo_csr_translator.avalon_anti_slave_0};add_interface {tx_sc_fifo_csr} {avalon} {master};set_interface_property {tx_sc_fifo_csr} {EXPORT_OF} {tx_sc_fifo_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.altera_10gbaser.phy_mgmt} {0};set_module_assignment {interconnect_id.altera_avalon_mm_bridge.avalon_universal_master_0} {0};set_module_assignment {interconnect_id.eth_10g_mac.csr} {1};set_module_assignment {interconnect_id.eth_loopback_composed.csr} {2};set_module_assignment {interconnect_id.eth_mdio.csr} {3};set_module_assignment {interconnect_id.rx_sc_fifo.csr} {4};set_module_assignment {interconnect_id.tx_sc_fifo.csr} {5};(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altera_10gbaser_phy_mgmt_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000040800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;eth_10g_mac_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;eth_loopback_composed_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010200&quot;
   end=&quot;0x00000000000010240&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;tx_sc_fifo_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010600&quot;
   end=&quot;0x00000000000010620&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;rx_sc_fifo_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010400&quot;
   end=&quot;0x00000000000010420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;eth_mdio_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000010100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=156250000,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=000010,100000,000100,010000,001000,000001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,3,2,4,5,0,END_ADDRESS=0x8000,0x10100,0x10240,0x10420,0x10620,0x40800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=1:000010:0x0:0x8000:both:1:0:0:1,3:100000:0x10000:0x10100:both:1:0:0:1,2:000100:0x10200:0x10240:both:1:0:0:1,4:010000:0x10400:0x10420:both:1:0:0:1,5:001000:0x10600:0x10620:both:1:0:0:1,0:000001:0x40000:0x40800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x10000,0x10200,0x10400,0x10600,0x40000,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,both,both,both,both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:14.0:AUTO_CLK_CLOCK_RATE=156250000,ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=6)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=6)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=106,CHANNEL_WIDTH=6,DATA_WIDTH=106,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=106,CHANNEL_WIDTH=6,DATA_WIDTH=106,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=106,CHANNEL_WIDTH=6,DATA_WIDTH=106,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=106,CHANNEL_WIDTH=6,DATA_WIDTH=106,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_mm_interconnect_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_DEVICE" value="5ASTFD5K3F40I3ES" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_READDATA} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_READ} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_WRITE} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_CLKEN} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_LOCK} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {altera_10gbaser_phy_mgmt_translator} {altera_merlin_slave_translator};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_DATA_W} {32};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {UAV_DATA_W} {32};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_READLATENCY} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_READDATA} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_READ} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_WRITE} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_ADDRESS} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_LOCK} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {eth_10g_mac_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {eth_10g_mac_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_10g_mac_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_10g_mac_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {eth_10g_mac_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_READ} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {eth_10g_mac_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {eth_10g_mac_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {eth_loopback_composed_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {eth_loopback_composed_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_loopback_composed_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_loopback_composed_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {eth_loopback_composed_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_READ} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {eth_loopback_composed_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_sc_fifo_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_sc_fifo_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_sc_fifo_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_sc_fifo_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {tx_sc_fifo_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_sc_fifo_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_sc_fifo_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_sc_fifo_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_sc_fifo_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_sc_fifo_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {rx_sc_fifo_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_sc_fifo_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {eth_mdio_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {eth_mdio_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {eth_mdio_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {eth_mdio_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {eth_mdio_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {eth_mdio_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_mdio_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_mdio_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {eth_mdio_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_mdio_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {eth_mdio_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_READ} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {eth_mdio_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_mdio_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {eth_mdio_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_mdio_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {eth_mdio_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {eth_mdio_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_mdio_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {eth_mdio_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {eth_mdio_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_QOS_H} {86};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_QOS_L} {86};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {ST_DATA_W} {106};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altera_10gbaser_phy_mgmt_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000040800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;eth_10g_mac_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;eth_loopback_composed_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010200&quot;
   end=&quot;0x00000000000010240&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;tx_sc_fifo_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010600&quot;
   end=&quot;0x00000000000010620&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;rx_sc_fifo_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010400&quot;
   end=&quot;0x00000000000010420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;eth_mdio_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000010100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {ID} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_agent} {USE_WRITERESPONSE} {0};add_instance {altera_10gbaser_phy_mgmt_agent} {altera_merlin_slave_agent};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_DATA_H} {31};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_DATA_L} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {ST_DATA_W} {106};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {ID} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent} {USE_WRITERESPONSE} {0};add_instance {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altera_10gbaser_phy_mgmt_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {eth_10g_mac_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {eth_10g_mac_csr_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {eth_10g_mac_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {eth_10g_mac_csr_agent} {ST_DATA_W} {106};set_instance_parameter_value {eth_10g_mac_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_10g_mac_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_10g_mac_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_10g_mac_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {eth_10g_mac_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {eth_10g_mac_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {eth_10g_mac_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {eth_10g_mac_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {eth_10g_mac_csr_agent} {ID} {1};set_instance_parameter_value {eth_10g_mac_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_10g_mac_csr_agent} {USE_WRITERESPONSE} {0};add_instance {eth_10g_mac_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {eth_10g_mac_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {eth_loopback_composed_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {eth_loopback_composed_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {eth_loopback_composed_csr_agent} {ST_DATA_W} {106};set_instance_parameter_value {eth_loopback_composed_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_loopback_composed_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {eth_loopback_composed_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {eth_loopback_composed_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {eth_loopback_composed_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {eth_loopback_composed_csr_agent} {ID} {2};set_instance_parameter_value {eth_loopback_composed_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent} {USE_WRITERESPONSE} {0};add_instance {eth_loopback_composed_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {eth_loopback_composed_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_sc_fifo_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {tx_sc_fifo_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {tx_sc_fifo_csr_agent} {ST_DATA_W} {106};set_instance_parameter_value {tx_sc_fifo_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_sc_fifo_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_sc_fifo_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_sc_fifo_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_sc_fifo_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_sc_fifo_csr_agent} {ID} {5};set_instance_parameter_value {tx_sc_fifo_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_sc_fifo_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_sc_fifo_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_sc_fifo_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_sc_fifo_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_sc_fifo_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {rx_sc_fifo_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {rx_sc_fifo_csr_agent} {ST_DATA_W} {106};set_instance_parameter_value {rx_sc_fifo_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_sc_fifo_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_sc_fifo_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_sc_fifo_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_sc_fifo_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_sc_fifo_csr_agent} {ID} {4};set_instance_parameter_value {rx_sc_fifo_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_sc_fifo_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_sc_fifo_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_sc_fifo_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_sc_fifo_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {eth_mdio_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {eth_mdio_csr_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {eth_mdio_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {eth_mdio_csr_agent} {ST_DATA_W} {106};set_instance_parameter_value {eth_mdio_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_mdio_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_mdio_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_mdio_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {eth_mdio_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {eth_mdio_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {eth_mdio_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {eth_mdio_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {eth_mdio_csr_agent} {ID} {3};set_instance_parameter_value {eth_mdio_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_mdio_csr_agent} {USE_WRITERESPONSE} {0};add_instance {eth_mdio_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {eth_mdio_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 3 2 4 5 0 };set_instance_parameter_value {router} {CHANNEL_ID} {000010 100000 000100 010000 001000 000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x10000 0x10200 0x10400 0x10600 0x40000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000 0x10100 0x10240 0x10420 0x10620 0x40800 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {106};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {106};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {106};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {106};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {106};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {106};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PIPELINED} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {ST_DATA_W} {106};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {106};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {106};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {106};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {106};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {altera_avalon_mm_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {altera_avalon_mm_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {altera_avalon_mm_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {altera_avalon_mm_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {eth_10g_mac_csr_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {eth_10g_mac_csr_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {eth_10g_mac_csr_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {eth_10g_mac_csr_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {tx_sc_fifo_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {tx_sc_fifo_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {tx_sc_fifo_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {tx_sc_fifo_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {rx_sc_fifo_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {rx_sc_fifo_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {rx_sc_fifo_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {rx_sc_fifo_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {mm_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mm_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {mm_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {tx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altera_10gbaser_xgmii_rx_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altera_10gbaser_xgmii_rx_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {altera_10gbaser_xgmii_rx_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {altera_avalon_mm_bridge_avalon_universal_master_0_translator.avalon_universal_master_0} {altera_avalon_mm_bridge_avalon_universal_master_0_agent.av} {avalon};set_connection_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator.avalon_universal_master_0/altera_avalon_mm_bridge_avalon_universal_master_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator.avalon_universal_master_0/altera_avalon_mm_bridge_avalon_universal_master_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {altera_avalon_mm_bridge_avalon_universal_master_0_translator.avalon_universal_master_0/altera_avalon_mm_bridge_avalon_universal_master_0_agent.av} {defaultConnection} {false};add_connection {altera_10gbaser_phy_mgmt_agent.m0} {altera_10gbaser_phy_mgmt_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {altera_10gbaser_phy_mgmt_agent.m0/altera_10gbaser_phy_mgmt_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {altera_10gbaser_phy_mgmt_agent.m0/altera_10gbaser_phy_mgmt_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {altera_10gbaser_phy_mgmt_agent.m0/altera_10gbaser_phy_mgmt_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {altera_10gbaser_phy_mgmt_agent.rf_source} {altera_10gbaser_phy_mgmt_agent_rsp_fifo.in} {avalon_streaming};add_connection {altera_10gbaser_phy_mgmt_agent_rsp_fifo.out} {altera_10gbaser_phy_mgmt_agent.rf_sink} {avalon_streaming};add_connection {altera_10gbaser_phy_mgmt_agent.rdata_fifo_src} {altera_10gbaser_phy_mgmt_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {altera_10gbaser_phy_mgmt_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/altera_10gbaser_phy_mgmt_agent.cp} {qsys_mm.command};add_connection {eth_10g_mac_csr_agent.m0} {eth_10g_mac_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {eth_10g_mac_csr_agent.m0/eth_10g_mac_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {eth_10g_mac_csr_agent.m0/eth_10g_mac_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {eth_10g_mac_csr_agent.m0/eth_10g_mac_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {eth_10g_mac_csr_agent.rf_source} {eth_10g_mac_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {eth_10g_mac_csr_agent_rsp_fifo.out} {eth_10g_mac_csr_agent.rf_sink} {avalon_streaming};add_connection {eth_10g_mac_csr_agent.rdata_fifo_src} {eth_10g_mac_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {eth_10g_mac_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/eth_10g_mac_csr_agent.cp} {qsys_mm.command};add_connection {eth_loopback_composed_csr_agent.m0} {eth_loopback_composed_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {eth_loopback_composed_csr_agent.m0/eth_loopback_composed_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {eth_loopback_composed_csr_agent.m0/eth_loopback_composed_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {eth_loopback_composed_csr_agent.m0/eth_loopback_composed_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {eth_loopback_composed_csr_agent.rf_source} {eth_loopback_composed_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {eth_loopback_composed_csr_agent_rsp_fifo.out} {eth_loopback_composed_csr_agent.rf_sink} {avalon_streaming};add_connection {eth_loopback_composed_csr_agent.rdata_fifo_src} {eth_loopback_composed_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {eth_loopback_composed_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/eth_loopback_composed_csr_agent.cp} {qsys_mm.command};add_connection {tx_sc_fifo_csr_agent.m0} {tx_sc_fifo_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_sc_fifo_csr_agent.m0/tx_sc_fifo_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_sc_fifo_csr_agent.m0/tx_sc_fifo_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_sc_fifo_csr_agent.m0/tx_sc_fifo_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_sc_fifo_csr_agent.rf_source} {tx_sc_fifo_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_sc_fifo_csr_agent_rsp_fifo.out} {tx_sc_fifo_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_sc_fifo_csr_agent.rdata_fifo_src} {tx_sc_fifo_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {tx_sc_fifo_csr_agent_rdata_fifo.out} {tx_sc_fifo_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {tx_sc_fifo_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/tx_sc_fifo_csr_agent.cp} {qsys_mm.command};add_connection {rx_sc_fifo_csr_agent.m0} {rx_sc_fifo_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_sc_fifo_csr_agent.m0/rx_sc_fifo_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_sc_fifo_csr_agent.m0/rx_sc_fifo_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_sc_fifo_csr_agent.m0/rx_sc_fifo_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_sc_fifo_csr_agent.rf_source} {rx_sc_fifo_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_sc_fifo_csr_agent_rsp_fifo.out} {rx_sc_fifo_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_sc_fifo_csr_agent.rdata_fifo_src} {rx_sc_fifo_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {rx_sc_fifo_csr_agent_rdata_fifo.out} {rx_sc_fifo_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {rx_sc_fifo_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/rx_sc_fifo_csr_agent.cp} {qsys_mm.command};add_connection {eth_mdio_csr_agent.m0} {eth_mdio_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {eth_mdio_csr_agent.m0/eth_mdio_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {eth_mdio_csr_agent.m0/eth_mdio_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {eth_mdio_csr_agent.m0/eth_mdio_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {eth_mdio_csr_agent.rf_source} {eth_mdio_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {eth_mdio_csr_agent_rsp_fifo.out} {eth_mdio_csr_agent.rf_sink} {avalon_streaming};add_connection {eth_mdio_csr_agent.rdata_fifo_src} {eth_mdio_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {eth_mdio_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/eth_mdio_csr_agent.cp} {qsys_mm.command};add_connection {altera_avalon_mm_bridge_avalon_universal_master_0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {altera_avalon_mm_bridge_avalon_universal_master_0_agent.cp/router.sink} {qsys_mm.command};add_connection {altera_10gbaser_phy_mgmt_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {altera_10gbaser_phy_mgmt_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {eth_10g_mac_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {eth_10g_mac_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {eth_loopback_composed_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {eth_loopback_composed_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {tx_sc_fifo_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {tx_sc_fifo_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {rx_sc_fifo_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {rx_sc_fifo_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {eth_mdio_csr_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {eth_mdio_csr_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router.src} {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/altera_avalon_mm_bridge_avalon_universal_master_0_limiter.cmd_sink} {qsys_mm.command};add_connection {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/altera_avalon_mm_bridge_avalon_universal_master_0_limiter.rsp_sink} {qsys_mm.response};add_connection {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.rsp_src} {altera_avalon_mm_bridge_avalon_universal_master_0_agent.rp} {avalon_streaming};preview_set_connection_tag {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.rsp_src/altera_avalon_mm_bridge_avalon_universal_master_0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {cmd_demux.src3} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_004.sink0} {qsys_mm.command};add_connection {rsp_demux_003.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink4} {qsys_mm.response};add_connection {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {altera_avalon_mm_bridge_avalon_universal_master_0_translator.reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {altera_10gbaser_phy_mgmt_translator.reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_10g_mac_csr_translator.reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_loopback_composed_csr_translator.reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_mdio_csr_translator.reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {altera_avalon_mm_bridge_avalon_universal_master_0_agent.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {altera_10gbaser_phy_mgmt_agent.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {altera_10gbaser_phy_mgmt_agent_rsp_fifo.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_10g_mac_csr_agent.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_10g_mac_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_loopback_composed_csr_agent.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_loopback_composed_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_mdio_csr_agent.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {eth_mdio_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {altera_avalon_mm_bridge_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {tx_sc_fifo_csr_translator.reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {tx_sc_fifo_csr_agent.clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {tx_sc_fifo_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {tx_sc_fifo_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {tx_sc_fifo_clk_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {rx_sc_fifo_csr_translator.reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {rx_sc_fifo_csr_agent.clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {rx_sc_fifo_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {rx_sc_fifo_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {rx_sc_fifo_clk_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_avalon_mm_bridge_avalon_universal_master_0_translator.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_10gbaser_phy_mgmt_translator.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_10g_mac_csr_translator.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_loopback_composed_csr_translator.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_mdio_csr_translator.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_avalon_mm_bridge_avalon_universal_master_0_agent.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_10gbaser_phy_mgmt_agent.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_10gbaser_phy_mgmt_agent_rsp_fifo.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_10g_mac_csr_agent.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_10g_mac_csr_agent_rsp_fifo.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_loopback_composed_csr_agent.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_loopback_composed_csr_agent_rsp_fifo.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_mdio_csr_agent.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_mdio_csr_agent_rsp_fifo.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_avalon_mm_bridge_avalon_universal_master_0_limiter.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {altera_avalon_mm_bridge_reset_reset_bridge.clk} {clock};add_connection {mm_clk_module_clk_clock_bridge.out_clk} {eth_10g_mac_csr_reset_reset_bridge.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_sc_fifo_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_sc_fifo_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_sc_fifo_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_sc_fifo_csr_agent_rdata_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_sc_fifo_clk_reset_reset_bridge.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {rx_sc_fifo_csr_translator.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {rx_sc_fifo_csr_agent.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {rx_sc_fifo_csr_agent_rsp_fifo.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {rx_sc_fifo_csr_agent_rdata_fifo.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {altera_10gbaser_xgmii_rx_clk_clock_bridge.out_clk} {rx_sc_fifo_clk_reset_reset_bridge.clk} {clock};add_interface {altera_10gbaser_xgmii_rx_clk} {clock} {slave};set_interface_property {altera_10gbaser_xgmii_rx_clk} {EXPORT_OF} {altera_10gbaser_xgmii_rx_clk_clock_bridge.in_clk};add_interface {mm_clk_module_clk} {clock} {slave};set_interface_property {mm_clk_module_clk} {EXPORT_OF} {mm_clk_module_clk_clock_bridge.in_clk};add_interface {tx_clk_module_clk} {clock} {slave};set_interface_property {tx_clk_module_clk} {EXPORT_OF} {tx_clk_module_clk_clock_bridge.in_clk};add_interface {altera_avalon_mm_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {altera_avalon_mm_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {altera_avalon_mm_bridge_reset_reset_bridge.in_reset};add_interface {eth_10g_mac_csr_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {eth_10g_mac_csr_reset_reset_bridge_in_reset} {EXPORT_OF} {eth_10g_mac_csr_reset_reset_bridge.in_reset};add_interface {rx_sc_fifo_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {rx_sc_fifo_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {rx_sc_fifo_clk_reset_reset_bridge.in_reset};add_interface {tx_sc_fifo_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {tx_sc_fifo_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {tx_sc_fifo_clk_reset_reset_bridge.in_reset};add_interface {altera_avalon_mm_bridge_avalon_universal_master_0} {avalon} {slave};set_interface_property {altera_avalon_mm_bridge_avalon_universal_master_0} {EXPORT_OF} {altera_avalon_mm_bridge_avalon_universal_master_0_translator.avalon_anti_master_0};add_interface {altera_10gbaser_phy_mgmt} {avalon} {master};set_interface_property {altera_10gbaser_phy_mgmt} {EXPORT_OF} {altera_10gbaser_phy_mgmt_translator.avalon_anti_slave_0};add_interface {eth_10g_mac_csr} {avalon} {master};set_interface_property {eth_10g_mac_csr} {EXPORT_OF} {eth_10g_mac_csr_translator.avalon_anti_slave_0};add_interface {eth_loopback_composed_csr} {avalon} {master};set_interface_property {eth_loopback_composed_csr} {EXPORT_OF} {eth_loopback_composed_csr_translator.avalon_anti_slave_0};add_interface {eth_mdio_csr} {avalon} {master};set_interface_property {eth_mdio_csr} {EXPORT_OF} {eth_mdio_csr_translator.avalon_anti_slave_0};add_interface {rx_sc_fifo_csr} {avalon} {master};set_interface_property {rx_sc_fifo_csr} {EXPORT_OF} {rx_sc_fifo_csr_translator.avalon_anti_slave_0};add_interface {tx_sc_fifo_csr} {avalon} {master};set_interface_property {tx_sc_fifo_csr} {EXPORT_OF} {tx_sc_fifo_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.altera_10gbaser.phy_mgmt} {0};set_module_assignment {interconnect_id.altera_avalon_mm_bridge.avalon_universal_master_0} {0};set_module_assignment {interconnect_id.eth_10g_mac.csr} {1};set_module_assignment {interconnect_id.eth_loopback_composed.csr} {2};set_module_assignment {interconnect_id.eth_mdio.csr} {3};set_module_assignment {interconnect_id.rx_sc_fifo.csr} {4};set_module_assignment {interconnect_id.tx_sc_fifo.csr} {5};" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0"
     as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 101 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>55</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 175 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 174 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 167 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 166 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 160 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 154 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 153 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=24,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="qsys_10g:.:mm_interconnect_0:.:eth_10g_design_example_0_mm_pipeline_bridge_translator"
   kind="altera_merlin_slave_translator"
   version="14.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_mm_interconnect_0"
     as="eth_10g_design_example_0_mm_pipeline_bridge_translator" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="altera_10gbaser_phy_mgmt_translator,eth_10g_mac_csr_translator,eth_loopback_composed_csr_translator,tx_sc_fifo_csr_translator,rx_sc_fifo_csr_translator,eth_mdio_csr_translator" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="tx_bridge_s0_translator,rx_bridge_s0_translator" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"
     as="tx_eth_pkt_backpressure_control_csr_translator,tx_eth_pad_inserter_csr_translator,tx_eth_pause_ctrl_gen_csr_translator,tx_eth_address_inserter_csr_translator,tx_eth_packet_underflow_control_avalon_slave_0_translator,tx_eth_frame_decoder_avalom_mm_csr_translator,tx_eth_statistics_collector_csr_translator,tx_eth_crc_inserter_csr_translator" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"
     as="rx_eth_pkt_backpressure_control_csr_translator,rx_eth_crc_pad_rem_csr_translator,rx_eth_crc_checker_csr_translator,rx_eth_frame_decoder_avalom_mm_csr_translator,rx_eth_packet_overflow_control_csr_translator,rx_eth_statistics_collector_csr_translator,rx_eth_lane_decoder_csr_translator" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="local_loopback_control_translator,line_loopback_control_translator" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:14.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;eth_10g_design_example_0_mm_pipeline_bridge_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=0,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=78,PKT_ADDR_SIDEBAND_L=78,PKT_BEGIN_BURST=80,PKT_BURSTWRAP_H=72,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=75,PKT_BURST_SIZE_L=73,PKT_BURST_TYPE_H=77,PKT_BURST_TYPE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=66,PKT_CACHE_H=91,PKT_CACHE_L=88,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=79,PKT_DATA_SIDEBAND_L=79,PKT_DEST_ID_H=83,PKT_DEST_ID_L=83,PKT_ORI_BURST_SIZE_H=96,PKT_ORI_BURST_SIZE_L=94,PKT_PROTECTION_H=87,PKT_PROTECTION_L=85,PKT_QOS_H=81,PKT_QOS_L=81,PKT_RESPONSE_STATUS_H=93,PKT_RESPONSE_STATUS_L=92,PKT_SRC_ID_H=82,PKT_SRC_ID_L=82,PKT_THREAD_ID_H=84,PKT_THREAD_ID_L=84,PKT_TRANS_COMPRESSED_READ=60,PKT_TRANS_EXCLUSIVE=65,PKT_TRANS_LOCK=64,PKT_TRANS_POSTED=61,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=97,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="qsys_10g:.:mm_interconnect_0:.:mm_bridge_m0_agent"
   kind="altera_merlin_master_agent"
   version="14.0"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_10g_mm_interconnect_0" as="mm_bridge_m0_agent" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="altera_avalon_mm_bridge_avalon_universal_master_0_agent" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="merlin_master_translator_avalon_universal_master_0_agent" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"
     as="tx_bridge_m0_agent" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"
     as="rx_bridge_m0_agent" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="mm_pipeline_bridge_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_BEGIN_BURST=80,PKT_BURSTWRAP_H=72,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=75,PKT_BURST_SIZE_L=73,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=66,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=83,PKT_DEST_ID_L=83,PKT_ORI_BURST_SIZE_H=96,PKT_ORI_BURST_SIZE_L=94,PKT_PROTECTION_H=87,PKT_PROTECTION_L=85,PKT_RESPONSE_STATUS_H=93,PKT_RESPONSE_STATUS_L=92,PKT_SRC_ID_H=82,PKT_SRC_ID_L=82,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=60,PKT_TRANS_LOCK=64,PKT_TRANS_POSTED=61,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=97,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="qsys_10g:.:mm_interconnect_0:.:eth_10g_design_example_0_mm_pipeline_bridge_agent"
   kind="altera_merlin_slave_agent"
   version="14.0"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_mm_interconnect_0"
     as="eth_10g_design_example_0_mm_pipeline_bridge_agent" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="altera_10gbaser_phy_mgmt_agent,eth_10g_mac_csr_agent,eth_loopback_composed_csr_agent,tx_sc_fifo_csr_agent,rx_sc_fifo_csr_agent,eth_mdio_csr_agent" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="tx_bridge_s0_agent,rx_bridge_s0_agent" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"
     as="tx_eth_pkt_backpressure_control_csr_agent,tx_eth_pad_inserter_csr_agent,tx_eth_pause_ctrl_gen_csr_agent,tx_eth_address_inserter_csr_agent,tx_eth_packet_underflow_control_avalon_slave_0_agent,tx_eth_frame_decoder_avalom_mm_csr_agent,tx_eth_statistics_collector_csr_agent,tx_eth_crc_inserter_csr_agent" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"
     as="rx_eth_pkt_backpressure_control_csr_agent,rx_eth_crc_pad_rem_csr_agent,rx_eth_crc_checker_csr_agent,rx_eth_frame_decoder_avalom_mm_csr_agent,rx_eth_packet_overflow_control_csr_agent,rx_eth_statistics_collector_csr_agent,rx_eth_lane_decoder_csr_agent" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="local_loopback_control_agent,line_loopback_control_agent" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=0,CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x80000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_DEST_ID_H=83,PKT_DEST_ID_L=83,PKT_PROTECTION_H=87,PKT_PROTECTION_L=85,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x80000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=97,TYPE_OF_TRANSACTION=both"
   instancePathKey="qsys_10g:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="14.0"
   name="qsys_10g_mm_interconnect_0_router">
  <parameter name="END_ADDRESS" value="0x80000" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="PKT_ADDR_H" value="59" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="63" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="85" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="PKT_PROTECTION_H" value="87" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="ST_DATA_W" value="97" />
  <parameter name="PKT_DEST_ID_L" value="83" />
  <parameter name="PKT_TRANS_WRITE" value="62" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="PKT_DEST_ID_H" value="83" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x80000:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DECODER_TYPE" value="0" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_10g_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 140 starting:altera_merlin_router "submodules/qsys_10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=0,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_DEST_ID_H=83,PKT_DEST_ID_L=83,PKT_PROTECTION_H=87,PKT_PROTECTION_L=85,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=97,TYPE_OF_TRANSACTION=both"
   instancePathKey="qsys_10g:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="14.0"
   name="qsys_10g_mm_interconnect_0_router_001">
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="PKT_ADDR_H" value="59" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="63" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="85" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="PKT_PROTECTION_H" value="87" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="ST_DATA_W" value="97" />
  <parameter name="PKT_DEST_ID_L" value="83" />
  <parameter name="PKT_TRANS_WRITE" value="62" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="PKT_DEST_ID_H" value="83" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DECODER_TYPE" value="1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_10g_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 139 starting:altera_merlin_router "submodules/qsys_10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:14.0:ADAPTER_VERSION=13.1,AUTO_CR0_CLOCK_RATE=0,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=72,OUT_BYTE_CNT_H=66,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=59,PKT_ADDR_L=36,PKT_BEGIN_BURST=80,PKT_BURSTWRAP_H=72,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=75,PKT_BURST_SIZE_L=73,PKT_BURST_TYPE_H=77,PKT_BURST_TYPE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=66,PKT_TRANS_COMPRESSED_READ=60,PKT_TRANS_READ=63,PKT_TRANS_WRITE=62,ST_CHANNEL_W=1,ST_DATA_W=97"
   instancePathKey="qsys_10g:.:mm_interconnect_0:.:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="14.0"
   name="altera_merlin_burst_adapter">
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="60" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="0" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_mm_interconnect_0"
     as="eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 138 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=97,VALID_WIDTH=1"
   instancePathKey="qsys_10g:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="qsys_10g_mm_interconnect_0_cmd_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="97" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_10g_mm_interconnect_0" as="cmd_demux,rsp_demux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 137 starting:altera_merlin_demultiplexer "submodules/qsys_10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=64,ST_CHANNEL_W=1,ST_DATA_W=97,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys_10g:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="qsys_10g_mm_interconnect_0_cmd_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="97" />
  <parameter name="PKT_TRANS_LOCK" value="64" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_10g_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 136 starting:altera_merlin_multiplexer "submodules/qsys_10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=64,ST_CHANNEL_W=1,ST_DATA_W=97,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys_10g:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="qsys_10g_mm_interconnect_0_rsp_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:66) trans_exclusive(65) trans_lock(64) trans_read(63) trans_write(62) trans_posted(61) trans_compressed_read(60) addr(59:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="97" />
  <parameter name="PKT_TRANS_LOCK" value="64" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_10g_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 134 starting:altera_merlin_multiplexer "submodules/qsys_10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_10g_tx_register_map:14.0:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_register_map"
   kind="altera_eth_10g_tx_register_map"
   version="14.0"
   name="altera_eth_10g_tx_register_map">
  <parameter name="AUTO_TX_10G_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_CSR_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_TX_1G_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_register_map" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 131 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_packet_underflow_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_eth_packet_underflow_control"
   kind="altera_eth_packet_underflow_control"
   version="14.0"
   name="altera_eth_packet_underflow_control">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_eth_packet_underflow_control" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 130 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_pad_inserter:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_eth_pad_inserter"
   kind="altera_eth_pad_inserter"
   version="14.0"
   name="altera_eth_pad_inserter">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pad_inserter.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_eth_pad_inserter" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 129 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_pkt_backpressure_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_eth_pkt_backpressure_control"
   kind="altera_eth_pkt_backpressure_control"
   version="14.0"
   name="altera_eth_pkt_backpressure_control">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_eth_pkt_backpressure_control,rx_eth_pkt_backpressure_control" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 128 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_pause_beat_conversion:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_eth_pause_beat_conversion"
   kind="altera_eth_pause_beat_conversion"
   version="14.0"
   name="altera_eth_pause_beat_conversion">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v"
       type="VERILOG_ENCRYPT" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_eth_pause_beat_conversion" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 127 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_pause_ctrl_gen:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_eth_pause_ctrl_gen"
   kind="altera_eth_pause_ctrl_gen"
   version="14.0"
   name="altera_eth_pause_ctrl_gen">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_controller.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_gen.v"
       type="VERILOG_ENCRYPT" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_eth_pause_ctrl_gen" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 126 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_st_pause_ctrl_error_adapter"
   kind="error_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter">
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outErrorWidth" value="2" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inErrorWidth" value="1" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_st_pause_ctrl_error_adapter" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 125 starting:error_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="multiplexer:14.0:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_st_mux_flow_control_user_frame"
   kind="multiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame">
  <parameter name="useHighBitsOfChannel" value="true" />
  <parameter name="packetScheduling" value="true" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="symbolsPerBeat" value="8" />
  <parameter name="outChannelWidth" value="1" />
  <parameter name="schedulingSize" value="2" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="inErrorWidth" value="2" />
  <parameter name="usePackets" value="true" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="numInputInterfaces" value="2" />
  <parameter name="errorWidth" value="2" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_st_mux_flow_control_user_frame" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 124 starting:multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_address_inserter:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_eth_address_inserter"
   kind="altera_eth_address_inserter"
   version="14.0"
   name="altera_eth_address_inserter">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_address_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_address_inserter.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_eth_address_inserter" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 123 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_crc:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_eth_crc_inserter"
   kind="altera_eth_crc"
   version="14.0"
   name="altera_eth_crc">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/crc32.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/gf_mult32_kc.v"
       type="VERILOG_ENCRYPT" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_eth_crc_inserter,rx_eth_crc_checker" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 122 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_pipeline_stage:14.0:AUTO_CR0_CLOCK_RATE=156250000,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_st_pipeline_stage_rs"
   kind="altera_avalon_st_pipeline_stage"
   version="14.0"
   name="altera_avalon_st_pipeline_stage">
  <parameter name="AUTO_CR0_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_st_pipeline_stage_rs" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 121 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_splitter:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_st_splitter_1"
   kind="altera_avalon_st_splitter"
   version="14.0"
   name="altera_avalon_st_splitter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_st_splitter_1,tx_st_status_splitter,tx_st_splitter_xgmii,rx_st_splitter_xgmii,rx_st_frame_status_splitter,rx_st_status_splitter,txrx_st_splitter_link_fault_status" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed"
     as="local_splitter,line_splitter" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 120 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_st_timing_adapter_frame_decoder"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder">
  <parameter name="inUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="3" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_st_timing_adapter_frame_decoder" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 119 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_frame_decoder:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_eth_frame_decoder"
   kind="altera_eth_frame_decoder"
   version="14.0"
   name="altera_eth_frame_decoder">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_eth_frame_decoder,rx_eth_frame_decoder" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 118 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_st_error_adapter_stat"
   kind="error_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat">
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="false" />
  <parameter
     name="inErrorDescriptor"
     value="payload_length,oversize,undersize,crc,underflow,user" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inBitsPerSymbol" value="40" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outErrorWidth" value="7" />
  <parameter
     name="outErrorDescriptor"
     value="phy,user,underflow,crc,payload_length,oversize,undersize" />
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_st_error_adapter_stat" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 117 starting:error_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_st_timing_adapter_splitter_status_in"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in">
  <parameter name="inUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inBitsPerSymbol" value="40" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="7" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_st_timing_adapter_splitter_status_in,rx_st_timing_adapter_splitter_status_in" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 116 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_st_timing_adapter_splitter_status_output"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output">
  <parameter name="inUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inBitsPerSymbol" value="40" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="7" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_st_timing_adapter_splitter_status_output,tx_st_timing_adapter_splitter_status_statistics,rx_st_timing_adapter_splitter_status_statistics,rx_st_timing_adapter_splitter_status_output" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 115 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_10gmem_statistics_collector:14.0:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_eth_statistics_collector"
   kind="altera_eth_10gmem_statistics_collector"
   version="14.0"
   name="altera_eth_10gmem_statistics_collector">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_eth_statistics_collector,rx_eth_statistics_collector" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 112 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_delay:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_st_status_output_delay_to_statistic"
   kind="altera_avalon_st_delay"
   version="14.0"
   name="altera_avalon_st_delay">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_st_status_output_delay_to_statistic,rx_st_status_output_delay,rx_st_status_statistics_delay" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 111 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_packet_formatter:14.0:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_eth_packet_formatter"
   kind="altera_eth_packet_formatter"
   version="14.0"
   name="altera_eth_packet_formatter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_formatter.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_eth_packet_formatter" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 110 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_xgmii_termination:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_eth_xgmii_termination"
   kind="altera_eth_xgmii_termination"
   version="14.0"
   name="altera_eth_xgmii_termination">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_eth_xgmii_termination" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 109 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_st_timing_adapter_splitter_in"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in">
  <parameter name="inUseValid" value="false" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inBitsPerSymbol" value="9" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_st_timing_adapter_splitter_in,rx_st_timing_adapter_interface_conversion" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_st_timing_adapter_splitter_out_0"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0">
  <parameter name="inUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="false" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inBitsPerSymbol" value="9" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_st_timing_adapter_splitter_out_0,rx_st_timing_adapter_lane_decoder,rx_st_timing_adapter_link_fault_detection" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 106 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_link_fault_generation:14.0:AUTO_CLK_CLOCK_RATE=156250000"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:tx_eth_link_fault_generation"
   kind="altera_eth_link_fault_generation"
   version="14.0"
   name="altera_eth_link_fault_generation">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="tx_eth_link_fault_generation" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 105 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_10g_rx_register_map:14.0:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:rx_register_map"
   kind="altera_eth_10g_rx_register_map"
   version="14.0"
   name="altera_eth_10g_rx_register_map">
  <parameter name="AUTO_RX_10G_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_CSR_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_RX_1G_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rx_register_map" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 103 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_link_fault_detection:14.0:AUTO_CLK_CLOCK_RATE=156250000"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:rx_eth_link_fault_detection"
   kind="altera_eth_link_fault_detection"
   version="14.0"
   name="altera_eth_link_fault_detection">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rx_eth_link_fault_detection" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 98 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_lane_decoder:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:rx_eth_lane_decoder"
   kind="altera_eth_lane_decoder"
   version="14.0"
   name="altera_eth_lane_decoder">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_lane_decoder.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rx_eth_lane_decoder" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 97 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:rx_st_timing_adapter_frame_status_in"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in">
  <parameter name="inUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="1" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rx_st_timing_adapter_frame_status_in" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 95 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:rx_timing_adapter_frame_status_out_frame_decoder"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder">
  <parameter name="inUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="1" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rx_timing_adapter_frame_status_out_frame_decoder,rx_timing_adapter_frame_status_out_crc_checker" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 91 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_frame_status_merger:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:rx_eth_frame_status_merger"
   kind="altera_eth_frame_status_merger"
   version="14.0"
   name="altera_eth_frame_status_merger">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v"
       type="VERILOG_ENCRYPT" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rx_eth_frame_status_merger" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 89 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_crc_pad_rem:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:rx_eth_crc_pad_rem"
   kind="altera_eth_crc_pad_rem"
   version="14.0"
   name="altera_eth_crc_pad_rem">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.ocp"
       type="OTHER" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_packet_stripper.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rx_eth_crc_pad_rem" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 88 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_packet_overflow_control:14.0:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:rx_eth_packet_overflow_control"
   kind="altera_eth_packet_overflow_control"
   version="14.0"
   name="altera_eth_packet_overflow_control">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rx_eth_packet_overflow_control" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 87 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:14.0:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:rx_st_error_adapter_stat"
   kind="error_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat">
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="false" />
  <parameter
     name="inErrorDescriptor"
     value="payload_length,oversize,undersize,crc,phy" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inBitsPerSymbol" value="40" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outErrorWidth" value="7" />
  <parameter
     name="outErrorDescriptor"
     value="phy,user,underflow,crc,payload_length,oversize,undersize" />
  <parameter name="inErrorWidth" value="5" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rx_st_error_adapter_stat" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 85 starting:error_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:txrx_timing_adapter_link_fault_status_rx"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx">
  <parameter name="inUseValid" value="false" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inBitsPerSymbol" value="2" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="txrx_timing_adapter_link_fault_status_rx" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 78 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:txrx_timing_adapter_link_fault_status_export"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export">
  <parameter name="inUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="false" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inBitsPerSymbol" value="2" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="txrx_timing_adapter_link_fault_status_export,rxtx_timing_adapter_link_fault_status_tx" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 76 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:rxtx_timing_adapter_pauselen_rx"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx">
  <parameter name="inUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inBitsPerSymbol" value="16" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rxtx_timing_adapter_pauselen_rx" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 73 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:rxtx_timing_adapter_pauselen_tx"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx">
  <parameter name="inUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inBitsPerSymbol" value="16" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="rxtx_timing_adapter_pauselen_tx" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 71 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.0:AUTO_DEVICE=5ASTFD5K3F40I3ES,AUTO_DEVICE_FAMILY=Arria V,COMPOSE_CONTENTS=add_instance {merlin_master_translator_avalon_universal_master_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READDATA} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READ} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WRITE} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_CLKEN} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_LOCK} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {tx_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {tx_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {rx_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {merlin_master_translator_avalon_universal_master_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_H} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_L} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_H} {79};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_L} {76};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_QOS_H} {69};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_QOS_L} {69};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ST_DATA_W} {85};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ID} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {USE_WRITERESPONSE} {0};add_instance {tx_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {tx_bridge_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {tx_bridge_s0_agent} {ST_DATA_W} {85};set_instance_parameter_value {tx_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_bridge_s0_agent} {ID} {1};set_instance_parameter_value {tx_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_agent} {USE_WRITERESPONSE} {0};add_instance {tx_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {rx_bridge_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {rx_bridge_s0_agent} {ST_DATA_W} {85};set_instance_parameter_value {rx_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_bridge_s0_agent} {ID} {0};set_instance_parameter_value {rx_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_agent} {USE_WRITERESPONSE} {0};add_instance {rx_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x4000 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x8000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {50};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router} {PKT_TRANS_READ} {54};set_instance_parameter_value {router} {ST_DATA_W} {85};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {50};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_001} {ST_DATA_W} {85};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {50};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_002} {ST_DATA_W} {85};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {merlin_master_translator_avalon_universal_master_0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_DEST_ID_H} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_DEST_ID_L} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_SRC_ID_H} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_SRC_ID_L} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PIPELINED} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {ST_DATA_W} {85};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_THREAD_ID_H} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_THREAD_ID_L} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {85};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {85};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {85};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {85};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {85};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {85};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {85};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {85};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {85};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {85};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {merlin_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {tx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {rx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {csr_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {csr_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {csr_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {tx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {rx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0} {merlin_master_translator_avalon_universal_master_0_agent.av} {avalon};set_connection_parameter_value {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0/merlin_master_translator_avalon_universal_master_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0/merlin_master_translator_avalon_universal_master_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0/merlin_master_translator_avalon_universal_master_0_agent.av} {defaultConnection} {false};add_connection {tx_bridge_s0_agent.m0} {tx_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_bridge_s0_agent.m0/tx_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_bridge_s0_agent.m0/tx_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_bridge_s0_agent.m0/tx_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_bridge_s0_agent.rf_source} {tx_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_bridge_s0_agent_rsp_fifo.out} {tx_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {tx_bridge_s0_agent.rdata_fifo_src} {tx_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {tx_bridge_s0_agent_rdata_fifo.out} {tx_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {tx_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/tx_bridge_s0_agent.cp} {qsys_mm.command};add_connection {rx_bridge_s0_agent.m0} {rx_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_bridge_s0_agent.m0/rx_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_bridge_s0_agent.m0/rx_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_bridge_s0_agent.m0/rx_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_bridge_s0_agent.rf_source} {rx_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_bridge_s0_agent_rsp_fifo.out} {rx_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {rx_bridge_s0_agent.rdata_fifo_src} {rx_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {rx_bridge_s0_agent_rdata_fifo.out} {rx_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {rx_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/rx_bridge_s0_agent.cp} {qsys_mm.command};add_connection {merlin_master_translator_avalon_universal_master_0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {merlin_master_translator_avalon_universal_master_0_agent.cp/router.sink} {qsys_mm.command};add_connection {tx_bridge_s0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {tx_bridge_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {rx_bridge_s0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {rx_bridge_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {merlin_master_translator_avalon_universal_master_0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/merlin_master_translator_avalon_universal_master_0_limiter.cmd_sink} {qsys_mm.command};add_connection {merlin_master_translator_avalon_universal_master_0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {merlin_master_translator_avalon_universal_master_0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {merlin_master_translator_avalon_universal_master_0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/merlin_master_translator_avalon_universal_master_0_limiter.rsp_sink} {qsys_mm.response};add_connection {merlin_master_translator_avalon_universal_master_0_limiter.rsp_src} {merlin_master_translator_avalon_universal_master_0_agent.rp} {avalon_streaming};preview_set_connection_tag {merlin_master_translator_avalon_universal_master_0_limiter.rsp_src/merlin_master_translator_avalon_universal_master_0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {merlin_master_translator_avalon_universal_master_0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {merlin_master_translator_avalon_universal_master_0_translator.reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {merlin_master_translator_avalon_universal_master_0_agent.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {merlin_master_translator_avalon_universal_master_0_limiter.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_avalon_universal_master_0_translator.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_avalon_universal_master_0_agent.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_avalon_universal_master_0_limiter.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_reset_reset_bridge.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_reset_reset_bridge.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_reset_reset_bridge.clk} {clock};add_interface {csr_clk_module_clk} {clock} {slave};set_interface_property {csr_clk_module_clk} {EXPORT_OF} {csr_clk_module_clk_clock_bridge.in_clk};add_interface {rx_clk_module_clk} {clock} {slave};set_interface_property {rx_clk_module_clk} {EXPORT_OF} {rx_clk_module_clk_clock_bridge.in_clk};add_interface {tx_clk_module_clk} {clock} {slave};set_interface_property {tx_clk_module_clk} {EXPORT_OF} {tx_clk_module_clk_clock_bridge.in_clk};add_interface {merlin_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {merlin_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {merlin_master_translator_reset_reset_bridge.in_reset};add_interface {rx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {rx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {rx_bridge_reset_reset_bridge.in_reset};add_interface {tx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {tx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {tx_bridge_reset_reset_bridge.in_reset};add_interface {merlin_master_translator_avalon_universal_master_0} {avalon} {slave};set_interface_property {merlin_master_translator_avalon_universal_master_0} {EXPORT_OF} {merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0};add_interface {rx_bridge_s0} {avalon} {master};set_interface_property {rx_bridge_s0} {EXPORT_OF} {rx_bridge_s0_translator.avalon_anti_slave_0};add_interface {tx_bridge_s0} {avalon} {master};set_interface_property {tx_bridge_s0} {EXPORT_OF} {tx_bridge_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.merlin_master_translator.avalon_universal_master_0} {0};set_module_assignment {interconnect_id.rx_bridge.s0} {0};set_module_assignment {interconnect_id.tx_bridge.s0} {1};(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=156250000,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=66,PKT_ADDR_SIDEBAND_L=66,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BURST_TYPE_H=65,PKT_BURST_TYPE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_CACHE_H=79,PKT_CACHE_L=76,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=67,PKT_DATA_SIDEBAND_L=67,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=84,PKT_ORI_BURST_SIZE_L=82,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_QOS_H=69,PKT_QOS_L=69,PKT_RESPONSE_STATUS_H=81,PKT_RESPONSE_STATUS_L=80,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=72,PKT_THREAD_ID_L=72,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=84,PKT_ORI_BURST_SIZE_L=82,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_RESPONSE_STATUS_H=81,PKT_RESPONSE_STATUS_L=80,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=86,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=84,PKT_ORI_BURST_SIZE_L=82,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_RESPONSE_STATUS_H=81,PKT_RESPONSE_STATUS_L=80,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=86,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x4000,0x8000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:10:0x0:0x4000:both:1:0:0:1,1:01:0x4000:0x8000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x4000,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:14.0:AUTO_CLK_CLOCK_RATE=156250000,ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=72,PKT_THREAD_ID_L=72,PKT_TRANS_POSTED=52,PKT_TRANS_WRITE=53,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=2)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=2)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=1)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=85,CHANNEL_WIDTH=2,DATA_WIDTH=85,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=85,CHANNEL_WIDTH=2,DATA_WIDTH=85,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=85,CHANNEL_WIDTH=2,DATA_WIDTH=85,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=85,CHANNEL_WIDTH=2,DATA_WIDTH=85,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_DEVICE" value="5ASTFD5K3F40I3ES" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {merlin_master_translator_avalon_universal_master_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READDATA} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READ} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WRITE} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_CLKEN} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_LOCK} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {tx_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {tx_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {rx_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {merlin_master_translator_avalon_universal_master_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_H} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_L} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_H} {79};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_L} {76};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_QOS_H} {69};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_QOS_L} {69};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ST_DATA_W} {85};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ID} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {USE_WRITERESPONSE} {0};add_instance {tx_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {tx_bridge_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {tx_bridge_s0_agent} {ST_DATA_W} {85};set_instance_parameter_value {tx_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_bridge_s0_agent} {ID} {1};set_instance_parameter_value {tx_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_agent} {USE_WRITERESPONSE} {0};add_instance {tx_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {rx_bridge_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {rx_bridge_s0_agent} {ST_DATA_W} {85};set_instance_parameter_value {rx_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_bridge_s0_agent} {ID} {0};set_instance_parameter_value {rx_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_agent} {USE_WRITERESPONSE} {0};add_instance {rx_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x4000 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x8000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {50};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router} {PKT_TRANS_READ} {54};set_instance_parameter_value {router} {ST_DATA_W} {85};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {50};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_001} {ST_DATA_W} {85};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {50};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_002} {ST_DATA_W} {85};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {merlin_master_translator_avalon_universal_master_0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_DEST_ID_H} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_DEST_ID_L} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_SRC_ID_H} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_SRC_ID_L} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PIPELINED} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {ST_DATA_W} {85};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_THREAD_ID_H} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_THREAD_ID_L} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {85};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {85};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {85};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {85};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {85};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {85};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {85};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {85};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {85};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {85};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {merlin_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {tx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {rx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {csr_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {csr_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {csr_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {tx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {rx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0} {merlin_master_translator_avalon_universal_master_0_agent.av} {avalon};set_connection_parameter_value {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0/merlin_master_translator_avalon_universal_master_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0/merlin_master_translator_avalon_universal_master_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0/merlin_master_translator_avalon_universal_master_0_agent.av} {defaultConnection} {false};add_connection {tx_bridge_s0_agent.m0} {tx_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_bridge_s0_agent.m0/tx_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_bridge_s0_agent.m0/tx_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_bridge_s0_agent.m0/tx_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_bridge_s0_agent.rf_source} {tx_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_bridge_s0_agent_rsp_fifo.out} {tx_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {tx_bridge_s0_agent.rdata_fifo_src} {tx_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {tx_bridge_s0_agent_rdata_fifo.out} {tx_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {tx_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/tx_bridge_s0_agent.cp} {qsys_mm.command};add_connection {rx_bridge_s0_agent.m0} {rx_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_bridge_s0_agent.m0/rx_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_bridge_s0_agent.m0/rx_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_bridge_s0_agent.m0/rx_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_bridge_s0_agent.rf_source} {rx_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_bridge_s0_agent_rsp_fifo.out} {rx_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {rx_bridge_s0_agent.rdata_fifo_src} {rx_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {rx_bridge_s0_agent_rdata_fifo.out} {rx_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {rx_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/rx_bridge_s0_agent.cp} {qsys_mm.command};add_connection {merlin_master_translator_avalon_universal_master_0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {merlin_master_translator_avalon_universal_master_0_agent.cp/router.sink} {qsys_mm.command};add_connection {tx_bridge_s0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {tx_bridge_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {rx_bridge_s0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {rx_bridge_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {merlin_master_translator_avalon_universal_master_0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/merlin_master_translator_avalon_universal_master_0_limiter.cmd_sink} {qsys_mm.command};add_connection {merlin_master_translator_avalon_universal_master_0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {merlin_master_translator_avalon_universal_master_0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {merlin_master_translator_avalon_universal_master_0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/merlin_master_translator_avalon_universal_master_0_limiter.rsp_sink} {qsys_mm.response};add_connection {merlin_master_translator_avalon_universal_master_0_limiter.rsp_src} {merlin_master_translator_avalon_universal_master_0_agent.rp} {avalon_streaming};preview_set_connection_tag {merlin_master_translator_avalon_universal_master_0_limiter.rsp_src/merlin_master_translator_avalon_universal_master_0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {merlin_master_translator_avalon_universal_master_0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {merlin_master_translator_avalon_universal_master_0_translator.reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {merlin_master_translator_avalon_universal_master_0_agent.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {merlin_master_translator_avalon_universal_master_0_limiter.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_avalon_universal_master_0_translator.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_avalon_universal_master_0_agent.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_avalon_universal_master_0_limiter.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_reset_reset_bridge.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_reset_reset_bridge.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_reset_reset_bridge.clk} {clock};add_interface {csr_clk_module_clk} {clock} {slave};set_interface_property {csr_clk_module_clk} {EXPORT_OF} {csr_clk_module_clk_clock_bridge.in_clk};add_interface {rx_clk_module_clk} {clock} {slave};set_interface_property {rx_clk_module_clk} {EXPORT_OF} {rx_clk_module_clk_clock_bridge.in_clk};add_interface {tx_clk_module_clk} {clock} {slave};set_interface_property {tx_clk_module_clk} {EXPORT_OF} {tx_clk_module_clk_clock_bridge.in_clk};add_interface {merlin_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {merlin_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {merlin_master_translator_reset_reset_bridge.in_reset};add_interface {rx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {rx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {rx_bridge_reset_reset_bridge.in_reset};add_interface {tx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {tx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {tx_bridge_reset_reset_bridge.in_reset};add_interface {merlin_master_translator_avalon_universal_master_0} {avalon} {slave};set_interface_property {merlin_master_translator_avalon_universal_master_0} {EXPORT_OF} {merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0};add_interface {rx_bridge_s0} {avalon} {master};set_interface_property {rx_bridge_s0} {EXPORT_OF} {rx_bridge_s0_translator.avalon_anti_slave_0};add_interface {tx_bridge_s0} {avalon} {master};set_interface_property {tx_bridge_s0} {EXPORT_OF} {tx_bridge_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.merlin_master_translator.avalon_universal_master_0} {0};set_module_assignment {interconnect_id.rx_bridge.s0} {0};set_module_assignment {interconnect_id.tx_bridge.s0} {1};" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 70 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 139 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 138 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 135 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 134 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 132 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 130 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 153 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.0:AUTO_DEVICE=5ASTFD5K3F40I3ES,AUTO_DEVICE_FAMILY=Arria V,COMPOSE_CONTENTS=add_instance {tx_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {tx_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tx_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {tx_eth_pkt_backpressure_control_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_pad_inserter_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_pause_ctrl_gen_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_address_inserter_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_packet_underflow_control_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_frame_decoder_avalom_mm_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_statistics_collector_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_READLATENCY} {2};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_crc_inserter_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_CACHE_H} {82};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_CACHE_L} {79};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {66};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {66};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_QOS_H} {68};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_QOS_L} {68};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {65};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {65};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_bridge_m0_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_bridge_m0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000510&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;tx_eth_address_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000000810&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000308&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {tx_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {tx_bridge_m0_agent} {ID} {0};set_instance_parameter_value {tx_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {tx_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {tx_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {tx_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_pkt_backpressure_control_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ID} {6};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_pad_inserter_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ID} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_pad_inserter_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_pause_ctrl_gen_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ID} {5};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_address_inserter_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ID} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_address_inserter_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_packet_underflow_control_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ID} {3};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_frame_decoder_avalom_mm_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ID} {2};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_statistics_collector_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ID} {7};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_statistics_collector_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_crc_inserter_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ID} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_crc_inserter_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {6 4 1 3 5 0 2 7 };set_instance_parameter_value {router} {CHANNEL_ID} {00000001 00000010 10000000 00010000 00000100 00001000 00100000 01000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both read both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x200 0x300 0x500 0x800 0x2000 0x3000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x108 0x208 0x308 0x510 0x810 0x2080 0x3100 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {88};set_instance_parameter_value {router} {ST_CHANNEL_W} {8};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {7};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {88};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {88};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {88};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {88};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {88};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {49};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_006} {ST_DATA_W} {88};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {49};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_007} {ST_DATA_W} {88};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {49};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_008} {ST_DATA_W} {88};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {tx_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {tx_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {tx_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {tx_bridge_m0_limiter} {ST_DATA_W} {88};set_instance_parameter_value {tx_bridge_m0_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_bridge_m0_limiter} {VALID_WIDTH} {8};set_instance_parameter_value {tx_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {tx_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {tx_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_bridge_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {8};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {8};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {8};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {tx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {tx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {tx_bridge_m0_translator.avalon_universal_master_0} {tx_bridge_m0_agent.av} {avalon};set_connection_parameter_value {tx_bridge_m0_translator.avalon_universal_master_0/tx_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {tx_bridge_m0_translator.avalon_universal_master_0/tx_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {tx_bridge_m0_translator.avalon_universal_master_0/tx_bridge_m0_agent.av} {defaultConnection} {false};add_connection {tx_eth_pkt_backpressure_control_csr_agent.m0} {tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_pkt_backpressure_control_csr_agent.m0/tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_pkt_backpressure_control_csr_agent.m0/tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_pkt_backpressure_control_csr_agent.m0/tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_pkt_backpressure_control_csr_agent.rf_source} {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.out} {tx_eth_pkt_backpressure_control_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_src} {tx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {tx_eth_pkt_backpressure_control_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/tx_eth_pkt_backpressure_control_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_pad_inserter_csr_agent.m0} {tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_pad_inserter_csr_agent.m0/tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_pad_inserter_csr_agent.m0/tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_pad_inserter_csr_agent.m0/tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_pad_inserter_csr_agent.rf_source} {tx_eth_pad_inserter_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_pad_inserter_csr_agent_rsp_fifo.out} {tx_eth_pad_inserter_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_pad_inserter_csr_agent.rdata_fifo_src} {tx_eth_pad_inserter_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {tx_eth_pad_inserter_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/tx_eth_pad_inserter_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_pause_ctrl_gen_csr_agent.m0} {tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_pause_ctrl_gen_csr_agent.m0/tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_pause_ctrl_gen_csr_agent.m0/tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_pause_ctrl_gen_csr_agent.m0/tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_pause_ctrl_gen_csr_agent.rf_source} {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.out} {tx_eth_pause_ctrl_gen_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_pause_ctrl_gen_csr_agent.rdata_fifo_src} {tx_eth_pause_ctrl_gen_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {tx_eth_pause_ctrl_gen_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/tx_eth_pause_ctrl_gen_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_address_inserter_csr_agent.m0} {tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_address_inserter_csr_agent.m0/tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_address_inserter_csr_agent.m0/tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_address_inserter_csr_agent.m0/tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_address_inserter_csr_agent.rf_source} {tx_eth_address_inserter_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_address_inserter_csr_agent_rsp_fifo.out} {tx_eth_address_inserter_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_address_inserter_csr_agent.rdata_fifo_src} {tx_eth_address_inserter_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {tx_eth_address_inserter_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/tx_eth_address_inserter_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0} {tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0/tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0/tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0/tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.rf_source} {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.out} {tx_eth_packet_underflow_control_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.rdata_fifo_src} {tx_eth_packet_underflow_control_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {tx_eth_packet_underflow_control_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/tx_eth_packet_underflow_control_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.m0} {tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent.m0/tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent.m0/tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent.m0/tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.rf_source} {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.out} {tx_eth_frame_decoder_avalom_mm_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_src} {tx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {tx_eth_frame_decoder_avalom_mm_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/tx_eth_frame_decoder_avalom_mm_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_statistics_collector_csr_agent.m0} {tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_statistics_collector_csr_agent.m0/tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_statistics_collector_csr_agent.m0/tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_statistics_collector_csr_agent.m0/tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_statistics_collector_csr_agent.rf_source} {tx_eth_statistics_collector_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_statistics_collector_csr_agent_rsp_fifo.out} {tx_eth_statistics_collector_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_statistics_collector_csr_agent.rdata_fifo_src} {tx_eth_statistics_collector_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {tx_eth_statistics_collector_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/tx_eth_statistics_collector_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_crc_inserter_csr_agent.m0} {tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_crc_inserter_csr_agent.m0/tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_crc_inserter_csr_agent.m0/tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_crc_inserter_csr_agent.m0/tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_crc_inserter_csr_agent.rf_source} {tx_eth_crc_inserter_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_crc_inserter_csr_agent_rsp_fifo.out} {tx_eth_crc_inserter_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_crc_inserter_csr_agent.rdata_fifo_src} {tx_eth_crc_inserter_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {tx_eth_crc_inserter_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/tx_eth_crc_inserter_csr_agent.cp} {qsys_mm.command};add_connection {tx_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {tx_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {tx_eth_pkt_backpressure_control_csr_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_pkt_backpressure_control_csr_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {tx_eth_pad_inserter_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_pad_inserter_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {tx_eth_pause_ctrl_gen_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_pause_ctrl_gen_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {tx_eth_address_inserter_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_address_inserter_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_packet_underflow_control_avalon_slave_0_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_frame_decoder_avalom_mm_csr_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {tx_eth_statistics_collector_csr_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_statistics_collector_csr_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {tx_eth_crc_inserter_csr_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_crc_inserter_csr_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router.src} {tx_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/tx_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {tx_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {tx_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {tx_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/tx_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {tx_bridge_m0_limiter.rsp_src} {tx_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {tx_bridge_m0_limiter.rsp_src/tx_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {tx_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_m0_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pkt_backpressure_control_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pad_inserter_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pause_ctrl_gen_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_address_inserter_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_packet_underflow_control_avalon_slave_0_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_frame_decoder_avalom_mm_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_statistics_collector_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_crc_inserter_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_m0_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pkt_backpressure_control_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pad_inserter_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pad_inserter_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pause_ctrl_gen_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_address_inserter_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_address_inserter_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_packet_underflow_control_avalon_slave_0_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_frame_decoder_avalom_mm_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_statistics_collector_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_statistics_collector_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_crc_inserter_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_crc_inserter_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_m0_limiter.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_m0_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pkt_backpressure_control_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pad_inserter_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pause_ctrl_gen_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_address_inserter_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_packet_underflow_control_avalon_slave_0_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_frame_decoder_avalom_mm_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_statistics_collector_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_crc_inserter_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_m0_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pkt_backpressure_control_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pad_inserter_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pad_inserter_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pause_ctrl_gen_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_address_inserter_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_address_inserter_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_packet_underflow_control_avalon_slave_0_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_frame_decoder_avalom_mm_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_statistics_collector_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_statistics_collector_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_crc_inserter_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_crc_inserter_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_m0_limiter.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_reset_reset_bridge.clk} {clock};add_interface {tx_clk_module_clk} {clock} {slave};set_interface_property {tx_clk_module_clk} {EXPORT_OF} {tx_clk_module_clk_clock_bridge.in_clk};add_interface {tx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {tx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {tx_bridge_reset_reset_bridge.in_reset};add_interface {tx_bridge_m0} {avalon} {slave};set_interface_property {tx_bridge_m0} {EXPORT_OF} {tx_bridge_m0_translator.avalon_anti_master_0};add_interface {tx_eth_address_inserter_csr} {avalon} {master};set_interface_property {tx_eth_address_inserter_csr} {EXPORT_OF} {tx_eth_address_inserter_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_crc_inserter_csr} {avalon} {master};set_interface_property {tx_eth_crc_inserter_csr} {EXPORT_OF} {tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_frame_decoder_avalom_mm_csr} {avalon} {master};set_interface_property {tx_eth_frame_decoder_avalom_mm_csr} {EXPORT_OF} {tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_packet_underflow_control_avalon_slave_0} {avalon} {master};set_interface_property {tx_eth_packet_underflow_control_avalon_slave_0} {EXPORT_OF} {tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {tx_eth_pad_inserter_csr} {avalon} {master};set_interface_property {tx_eth_pad_inserter_csr} {EXPORT_OF} {tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_pause_ctrl_gen_csr} {avalon} {master};set_interface_property {tx_eth_pause_ctrl_gen_csr} {EXPORT_OF} {tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_pkt_backpressure_control_csr} {avalon} {master};set_interface_property {tx_eth_pkt_backpressure_control_csr} {EXPORT_OF} {tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_statistics_collector_csr} {avalon} {master};set_interface_property {tx_eth_statistics_collector_csr} {EXPORT_OF} {tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.tx_bridge.m0} {0};set_module_assignment {interconnect_id.tx_eth_address_inserter.csr} {0};set_module_assignment {interconnect_id.tx_eth_crc_inserter.csr} {1};set_module_assignment {interconnect_id.tx_eth_frame_decoder.avalom_mm_csr} {2};set_module_assignment {interconnect_id.tx_eth_packet_underflow_control.avalon_slave_0} {3};set_module_assignment {interconnect_id.tx_eth_pad_inserter.csr} {4};set_module_assignment {interconnect_id.tx_eth_pause_ctrl_gen.csr} {5};set_module_assignment {interconnect_id.tx_eth_pkt_backpressure_control.csr} {6};set_module_assignment {interconnect_id.tx_eth_statistics_collector.csr} {7};(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000510&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;tx_eth_address_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000000810&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000308&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=156250000,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=65,PKT_ADDR_SIDEBAND_L=65,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_CACHE_H=82,PKT_CACHE_L=79,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=66,PKT_DATA_SIDEBAND_L=66,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_QOS_H=68,PKT_QOS_L=68,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_THREAD_ID_H=75,PKT_THREAD_ID_L=75,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=6,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=7,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=00000001,00000010,10000000,00010000,00000100,00001000,00100000,01000000,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,4,1,3,5,0,2,7,END_ADDRESS=0x8,0x108,0x208,0x308,0x510,0x810,0x2080,0x3100,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,SLAVES_INFO=6:00000001:0x0:0x8:both:1:0:0:1,4:00000010:0x100:0x108:both:1:0:0:1,1:10000000:0x200:0x208:both:1:0:0:1,3:00010000:0x300:0x308:read:1:0:0:1,5:00000100:0x500:0x510:both:1:0:0:1,0:00001000:0x800:0x810:both:1:0:0:1,2:00100000:0x2000:0x2080:both:1:0:0:1,7:01000000:0x3000:0x3100:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100,0x200,0x300,0x500,0x800,0x2000,0x3000,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both,both,both,read,both,both,both,both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:14.0:AUTO_CLK_CLOCK_RATE=156250000,ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=2,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_THREAD_ID_H=75,PKT_THREAD_ID_L=75,PKT_TRANS_POSTED=51,PKT_TRANS_WRITE=52,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=8)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=8,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=8)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=8,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_DEVICE" value="5ASTFD5K3F40I3ES" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {tx_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {tx_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tx_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {tx_eth_pkt_backpressure_control_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_pad_inserter_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_pause_ctrl_gen_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_address_inserter_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_packet_underflow_control_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_frame_decoder_avalom_mm_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_statistics_collector_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_READLATENCY} {2};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_crc_inserter_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_CACHE_H} {82};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_CACHE_L} {79};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {66};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {66};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_QOS_H} {68};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_QOS_L} {68};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {65};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {65};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_bridge_m0_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_bridge_m0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000510&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;tx_eth_address_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000000810&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000308&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {tx_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {tx_bridge_m0_agent} {ID} {0};set_instance_parameter_value {tx_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {tx_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {tx_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {tx_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_pkt_backpressure_control_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ID} {6};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_pad_inserter_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ID} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_pad_inserter_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_pause_ctrl_gen_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ID} {5};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_address_inserter_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ID} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_address_inserter_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_packet_underflow_control_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ID} {3};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_frame_decoder_avalom_mm_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ID} {2};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_statistics_collector_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ID} {7};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_statistics_collector_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_crc_inserter_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ID} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_crc_inserter_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {6 4 1 3 5 0 2 7 };set_instance_parameter_value {router} {CHANNEL_ID} {00000001 00000010 10000000 00010000 00000100 00001000 00100000 01000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both read both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x200 0x300 0x500 0x800 0x2000 0x3000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x108 0x208 0x308 0x510 0x810 0x2080 0x3100 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {88};set_instance_parameter_value {router} {ST_CHANNEL_W} {8};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {7};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {88};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {88};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {88};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {88};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {88};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {49};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_006} {ST_DATA_W} {88};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {49};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_007} {ST_DATA_W} {88};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {49};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_008} {ST_DATA_W} {88};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {tx_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {tx_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_DEST_ID_H} {74};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_DEST_ID_L} {72};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_SRC_ID_H} {71};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {tx_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {tx_bridge_m0_limiter} {ST_DATA_W} {88};set_instance_parameter_value {tx_bridge_m0_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {tx_bridge_m0_limiter} {VALID_WIDTH} {8};set_instance_parameter_value {tx_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {tx_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {tx_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_bridge_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {8};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {8};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {8};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {tx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {tx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {tx_bridge_m0_translator.avalon_universal_master_0} {tx_bridge_m0_agent.av} {avalon};set_connection_parameter_value {tx_bridge_m0_translator.avalon_universal_master_0/tx_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {tx_bridge_m0_translator.avalon_universal_master_0/tx_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {tx_bridge_m0_translator.avalon_universal_master_0/tx_bridge_m0_agent.av} {defaultConnection} {false};add_connection {tx_eth_pkt_backpressure_control_csr_agent.m0} {tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_pkt_backpressure_control_csr_agent.m0/tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_pkt_backpressure_control_csr_agent.m0/tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_pkt_backpressure_control_csr_agent.m0/tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_pkt_backpressure_control_csr_agent.rf_source} {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.out} {tx_eth_pkt_backpressure_control_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_src} {tx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {tx_eth_pkt_backpressure_control_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/tx_eth_pkt_backpressure_control_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_pad_inserter_csr_agent.m0} {tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_pad_inserter_csr_agent.m0/tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_pad_inserter_csr_agent.m0/tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_pad_inserter_csr_agent.m0/tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_pad_inserter_csr_agent.rf_source} {tx_eth_pad_inserter_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_pad_inserter_csr_agent_rsp_fifo.out} {tx_eth_pad_inserter_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_pad_inserter_csr_agent.rdata_fifo_src} {tx_eth_pad_inserter_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {tx_eth_pad_inserter_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/tx_eth_pad_inserter_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_pause_ctrl_gen_csr_agent.m0} {tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_pause_ctrl_gen_csr_agent.m0/tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_pause_ctrl_gen_csr_agent.m0/tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_pause_ctrl_gen_csr_agent.m0/tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_pause_ctrl_gen_csr_agent.rf_source} {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.out} {tx_eth_pause_ctrl_gen_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_pause_ctrl_gen_csr_agent.rdata_fifo_src} {tx_eth_pause_ctrl_gen_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {tx_eth_pause_ctrl_gen_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/tx_eth_pause_ctrl_gen_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_address_inserter_csr_agent.m0} {tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_address_inserter_csr_agent.m0/tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_address_inserter_csr_agent.m0/tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_address_inserter_csr_agent.m0/tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_address_inserter_csr_agent.rf_source} {tx_eth_address_inserter_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_address_inserter_csr_agent_rsp_fifo.out} {tx_eth_address_inserter_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_address_inserter_csr_agent.rdata_fifo_src} {tx_eth_address_inserter_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {tx_eth_address_inserter_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/tx_eth_address_inserter_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0} {tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0/tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0/tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0/tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.rf_source} {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.out} {tx_eth_packet_underflow_control_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.rdata_fifo_src} {tx_eth_packet_underflow_control_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {tx_eth_packet_underflow_control_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/tx_eth_packet_underflow_control_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.m0} {tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent.m0/tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent.m0/tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent.m0/tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.rf_source} {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.out} {tx_eth_frame_decoder_avalom_mm_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_src} {tx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {tx_eth_frame_decoder_avalom_mm_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/tx_eth_frame_decoder_avalom_mm_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_statistics_collector_csr_agent.m0} {tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_statistics_collector_csr_agent.m0/tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_statistics_collector_csr_agent.m0/tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_statistics_collector_csr_agent.m0/tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_statistics_collector_csr_agent.rf_source} {tx_eth_statistics_collector_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_statistics_collector_csr_agent_rsp_fifo.out} {tx_eth_statistics_collector_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_statistics_collector_csr_agent.rdata_fifo_src} {tx_eth_statistics_collector_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {tx_eth_statistics_collector_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/tx_eth_statistics_collector_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_crc_inserter_csr_agent.m0} {tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_crc_inserter_csr_agent.m0/tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_crc_inserter_csr_agent.m0/tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_crc_inserter_csr_agent.m0/tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_crc_inserter_csr_agent.rf_source} {tx_eth_crc_inserter_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_crc_inserter_csr_agent_rsp_fifo.out} {tx_eth_crc_inserter_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_crc_inserter_csr_agent.rdata_fifo_src} {tx_eth_crc_inserter_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {tx_eth_crc_inserter_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/tx_eth_crc_inserter_csr_agent.cp} {qsys_mm.command};add_connection {tx_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {tx_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {tx_eth_pkt_backpressure_control_csr_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_pkt_backpressure_control_csr_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {tx_eth_pad_inserter_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_pad_inserter_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {tx_eth_pause_ctrl_gen_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_pause_ctrl_gen_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {tx_eth_address_inserter_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_address_inserter_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_packet_underflow_control_avalon_slave_0_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_frame_decoder_avalom_mm_csr_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {tx_eth_statistics_collector_csr_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_statistics_collector_csr_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {tx_eth_crc_inserter_csr_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_crc_inserter_csr_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router.src} {tx_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/tx_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {tx_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {tx_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {tx_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/tx_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {tx_bridge_m0_limiter.rsp_src} {tx_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {tx_bridge_m0_limiter.rsp_src/tx_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {tx_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_m0_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pkt_backpressure_control_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pad_inserter_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pause_ctrl_gen_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_address_inserter_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_packet_underflow_control_avalon_slave_0_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_frame_decoder_avalom_mm_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_statistics_collector_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_crc_inserter_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_m0_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pkt_backpressure_control_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pad_inserter_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pad_inserter_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pause_ctrl_gen_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_address_inserter_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_address_inserter_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_packet_underflow_control_avalon_slave_0_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_frame_decoder_avalom_mm_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_statistics_collector_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_statistics_collector_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_crc_inserter_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_crc_inserter_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_m0_limiter.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_m0_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pkt_backpressure_control_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pad_inserter_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pause_ctrl_gen_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_address_inserter_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_packet_underflow_control_avalon_slave_0_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_frame_decoder_avalom_mm_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_statistics_collector_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_crc_inserter_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_m0_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pkt_backpressure_control_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pad_inserter_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pad_inserter_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pause_ctrl_gen_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_address_inserter_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_address_inserter_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_packet_underflow_control_avalon_slave_0_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_frame_decoder_avalom_mm_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_statistics_collector_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_statistics_collector_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_crc_inserter_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_crc_inserter_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_m0_limiter.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_reset_reset_bridge.clk} {clock};add_interface {tx_clk_module_clk} {clock} {slave};set_interface_property {tx_clk_module_clk} {EXPORT_OF} {tx_clk_module_clk_clock_bridge.in_clk};add_interface {tx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {tx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {tx_bridge_reset_reset_bridge.in_reset};add_interface {tx_bridge_m0} {avalon} {slave};set_interface_property {tx_bridge_m0} {EXPORT_OF} {tx_bridge_m0_translator.avalon_anti_master_0};add_interface {tx_eth_address_inserter_csr} {avalon} {master};set_interface_property {tx_eth_address_inserter_csr} {EXPORT_OF} {tx_eth_address_inserter_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_crc_inserter_csr} {avalon} {master};set_interface_property {tx_eth_crc_inserter_csr} {EXPORT_OF} {tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_frame_decoder_avalom_mm_csr} {avalon} {master};set_interface_property {tx_eth_frame_decoder_avalom_mm_csr} {EXPORT_OF} {tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_packet_underflow_control_avalon_slave_0} {avalon} {master};set_interface_property {tx_eth_packet_underflow_control_avalon_slave_0} {EXPORT_OF} {tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {tx_eth_pad_inserter_csr} {avalon} {master};set_interface_property {tx_eth_pad_inserter_csr} {EXPORT_OF} {tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_pause_ctrl_gen_csr} {avalon} {master};set_interface_property {tx_eth_pause_ctrl_gen_csr} {EXPORT_OF} {tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_pkt_backpressure_control_csr} {avalon} {master};set_interface_property {tx_eth_pkt_backpressure_control_csr} {EXPORT_OF} {tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_statistics_collector_csr} {avalon} {master};set_interface_property {tx_eth_statistics_collector_csr} {EXPORT_OF} {tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.tx_bridge.m0} {0};set_module_assignment {interconnect_id.tx_eth_address_inserter.csr} {0};set_module_assignment {interconnect_id.tx_eth_crc_inserter.csr} {1};set_module_assignment {interconnect_id.tx_eth_frame_decoder.avalom_mm_csr} {2};set_module_assignment {interconnect_id.tx_eth_packet_underflow_control.avalon_slave_0} {3};set_module_assignment {interconnect_id.tx_eth_pad_inserter.csr} {4};set_module_assignment {interconnect_id.tx_eth_pause_ctrl_gen.csr} {5};set_module_assignment {interconnect_id.tx_eth_pkt_backpressure_control.csr} {6};set_module_assignment {interconnect_id.tx_eth_statistics_collector.csr} {7};" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 93 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 99 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 98 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 89 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 88 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 80 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 72 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.0:AUTO_DEVICE=5ASTFD5K3F40I3ES,AUTO_DEVICE_FAMILY=Arria V,COMPOSE_CONTENTS=add_instance {rx_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {rx_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {rx_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {rx_eth_pkt_backpressure_control_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_crc_pad_rem_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_crc_checker_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_frame_decoder_avalom_mm_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_packet_overflow_control_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_statistics_collector_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_READLATENCY} {2};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_lane_decoder_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_CACHE_H} {82};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_CACHE_L} {79};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {66};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {66};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_QOS_H} {68};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_QOS_L} {68};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {65};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {65};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_bridge_m0_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_bridge_m0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_eth_crc_checker_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000310&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000508&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {rx_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {rx_bridge_m0_agent} {ID} {0};set_instance_parameter_value {rx_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {rx_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {rx_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {rx_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_pkt_backpressure_control_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ID} {5};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_crc_pad_rem_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ID} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_crc_checker_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ID} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_crc_checker_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_frame_decoder_avalom_mm_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ID} {2};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_packet_overflow_control_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ID} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_statistics_collector_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ID} {6};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_statistics_collector_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_lane_decoder_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ID} {3};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_lane_decoder_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {5 1 0 4 3 2 6 };set_instance_parameter_value {router} {CHANNEL_ID} {0000001 0000010 0000100 0010000 1000000 0001000 0100000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both read both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x200 0x300 0x500 0x2000 0x3000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x110 0x208 0x310 0x508 0x2080 0x3100 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {88};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {5};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {6};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {88};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {88};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {88};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {88};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {88};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {49};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_006} {ST_DATA_W} {88};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {49};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_007} {ST_DATA_W} {88};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {rx_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {rx_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {rx_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {rx_bridge_m0_limiter} {ST_DATA_W} {88};set_instance_parameter_value {rx_bridge_m0_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_bridge_m0_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {rx_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {rx_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {rx_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_bridge_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {7};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {7};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {rx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {rx_bridge_m0_translator.avalon_universal_master_0} {rx_bridge_m0_agent.av} {avalon};set_connection_parameter_value {rx_bridge_m0_translator.avalon_universal_master_0/rx_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {rx_bridge_m0_translator.avalon_universal_master_0/rx_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {rx_bridge_m0_translator.avalon_universal_master_0/rx_bridge_m0_agent.av} {defaultConnection} {false};add_connection {rx_eth_pkt_backpressure_control_csr_agent.m0} {rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_pkt_backpressure_control_csr_agent.m0/rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_pkt_backpressure_control_csr_agent.m0/rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_pkt_backpressure_control_csr_agent.m0/rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_pkt_backpressure_control_csr_agent.rf_source} {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.out} {rx_eth_pkt_backpressure_control_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_src} {rx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {rx_eth_pkt_backpressure_control_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/rx_eth_pkt_backpressure_control_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_crc_pad_rem_csr_agent.m0} {rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_crc_pad_rem_csr_agent.m0/rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_crc_pad_rem_csr_agent.m0/rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_crc_pad_rem_csr_agent.m0/rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_crc_pad_rem_csr_agent.rf_source} {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.out} {rx_eth_crc_pad_rem_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_crc_pad_rem_csr_agent.rdata_fifo_src} {rx_eth_crc_pad_rem_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {rx_eth_crc_pad_rem_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/rx_eth_crc_pad_rem_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_crc_checker_csr_agent.m0} {rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_crc_checker_csr_agent.m0/rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_crc_checker_csr_agent.m0/rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_crc_checker_csr_agent.m0/rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_crc_checker_csr_agent.rf_source} {rx_eth_crc_checker_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_crc_checker_csr_agent_rsp_fifo.out} {rx_eth_crc_checker_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_crc_checker_csr_agent.rdata_fifo_src} {rx_eth_crc_checker_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {rx_eth_crc_checker_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/rx_eth_crc_checker_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.m0} {rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent.m0/rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent.m0/rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent.m0/rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.rf_source} {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.out} {rx_eth_frame_decoder_avalom_mm_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_src} {rx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {rx_eth_frame_decoder_avalom_mm_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/rx_eth_frame_decoder_avalom_mm_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_packet_overflow_control_csr_agent.m0} {rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_packet_overflow_control_csr_agent.m0/rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_packet_overflow_control_csr_agent.m0/rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_packet_overflow_control_csr_agent.m0/rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_packet_overflow_control_csr_agent.rf_source} {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.out} {rx_eth_packet_overflow_control_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_packet_overflow_control_csr_agent.rdata_fifo_src} {rx_eth_packet_overflow_control_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {rx_eth_packet_overflow_control_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/rx_eth_packet_overflow_control_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_statistics_collector_csr_agent.m0} {rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_statistics_collector_csr_agent.m0/rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_statistics_collector_csr_agent.m0/rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_statistics_collector_csr_agent.m0/rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_statistics_collector_csr_agent.rf_source} {rx_eth_statistics_collector_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_statistics_collector_csr_agent_rsp_fifo.out} {rx_eth_statistics_collector_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_statistics_collector_csr_agent.rdata_fifo_src} {rx_eth_statistics_collector_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {rx_eth_statistics_collector_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/rx_eth_statistics_collector_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_lane_decoder_csr_agent.m0} {rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_lane_decoder_csr_agent.m0/rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_lane_decoder_csr_agent.m0/rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_lane_decoder_csr_agent.m0/rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_lane_decoder_csr_agent.rf_source} {rx_eth_lane_decoder_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_lane_decoder_csr_agent_rsp_fifo.out} {rx_eth_lane_decoder_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_lane_decoder_csr_agent.rdata_fifo_src} {rx_eth_lane_decoder_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {rx_eth_lane_decoder_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/rx_eth_lane_decoder_csr_agent.cp} {qsys_mm.command};add_connection {rx_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {rx_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {rx_eth_pkt_backpressure_control_csr_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_pkt_backpressure_control_csr_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {rx_eth_crc_pad_rem_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_crc_pad_rem_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {rx_eth_crc_checker_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_crc_checker_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_frame_decoder_avalom_mm_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {rx_eth_packet_overflow_control_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_packet_overflow_control_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {rx_eth_statistics_collector_csr_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_statistics_collector_csr_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {rx_eth_lane_decoder_csr_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_lane_decoder_csr_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router.src} {rx_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/rx_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {rx_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {rx_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {rx_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/rx_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {rx_bridge_m0_limiter.rsp_src} {rx_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rx_bridge_m0_limiter.rsp_src/rx_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rx_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_m0_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_pkt_backpressure_control_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_pad_rem_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_checker_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_frame_decoder_avalom_mm_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_packet_overflow_control_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_statistics_collector_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_lane_decoder_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_m0_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_pkt_backpressure_control_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_pad_rem_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_checker_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_checker_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_frame_decoder_avalom_mm_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_packet_overflow_control_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_statistics_collector_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_statistics_collector_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_lane_decoder_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_lane_decoder_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_m0_limiter.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_m0_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_pkt_backpressure_control_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_pad_rem_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_checker_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_frame_decoder_avalom_mm_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_packet_overflow_control_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_statistics_collector_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_lane_decoder_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_m0_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_pkt_backpressure_control_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_pad_rem_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_checker_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_checker_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_frame_decoder_avalom_mm_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_packet_overflow_control_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_statistics_collector_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_statistics_collector_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_lane_decoder_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_lane_decoder_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_m0_limiter.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_reset_reset_bridge.clk} {clock};add_interface {rx_clk_module_clk} {clock} {slave};set_interface_property {rx_clk_module_clk} {EXPORT_OF} {rx_clk_module_clk_clock_bridge.in_clk};add_interface {rx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {rx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {rx_bridge_reset_reset_bridge.in_reset};add_interface {rx_bridge_m0} {avalon} {slave};set_interface_property {rx_bridge_m0} {EXPORT_OF} {rx_bridge_m0_translator.avalon_anti_master_0};add_interface {rx_eth_crc_checker_csr} {avalon} {master};set_interface_property {rx_eth_crc_checker_csr} {EXPORT_OF} {rx_eth_crc_checker_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_crc_pad_rem_csr} {avalon} {master};set_interface_property {rx_eth_crc_pad_rem_csr} {EXPORT_OF} {rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_frame_decoder_avalom_mm_csr} {avalon} {master};set_interface_property {rx_eth_frame_decoder_avalom_mm_csr} {EXPORT_OF} {rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_lane_decoder_csr} {avalon} {master};set_interface_property {rx_eth_lane_decoder_csr} {EXPORT_OF} {rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_packet_overflow_control_csr} {avalon} {master};set_interface_property {rx_eth_packet_overflow_control_csr} {EXPORT_OF} {rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_pkt_backpressure_control_csr} {avalon} {master};set_interface_property {rx_eth_pkt_backpressure_control_csr} {EXPORT_OF} {rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_statistics_collector_csr} {avalon} {master};set_interface_property {rx_eth_statistics_collector_csr} {EXPORT_OF} {rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.rx_bridge.m0} {0};set_module_assignment {interconnect_id.rx_eth_crc_checker.csr} {0};set_module_assignment {interconnect_id.rx_eth_crc_pad_rem.csr} {1};set_module_assignment {interconnect_id.rx_eth_frame_decoder.avalom_mm_csr} {2};set_module_assignment {interconnect_id.rx_eth_lane_decoder.csr} {3};set_module_assignment {interconnect_id.rx_eth_packet_overflow_control.csr} {4};set_module_assignment {interconnect_id.rx_eth_pkt_backpressure_control.csr} {5};set_module_assignment {interconnect_id.rx_eth_statistics_collector.csr} {6};(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_eth_crc_checker_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000310&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000508&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=156250000,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=65,PKT_ADDR_SIDEBAND_L=65,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_CACHE_H=82,PKT_CACHE_L=79,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=66,PKT_DATA_SIDEBAND_L=66,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_QOS_H=68,PKT_QOS_L=68,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_THREAD_ID_H=75,PKT_THREAD_ID_L=75,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=88,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=6,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=0000001,0000010,0000100,0010000,1000000,0001000,0100000,DECODER_TYPE=0,DEFAULT_CHANNEL=5,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,1,0,4,3,2,6,END_ADDRESS=0x8,0x110,0x208,0x310,0x508,0x2080,0x3100,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,SLAVES_INFO=5:0000001:0x0:0x8:both:1:0:0:1,1:0000010:0x100:0x110:both:1:0:0:1,0:0000100:0x200:0x208:both:1:0:0:1,4:0010000:0x300:0x310:read:1:0:0:1,3:1000000:0x500:0x508:both:1:0:0:1,2:0001000:0x2000:0x2080:both:1:0:0:1,6:0100000:0x3000:0x3100:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100,0x200,0x300,0x500,0x2000,0x3000,ST_CHANNEL_W=7,ST_DATA_W=88,TYPE_OF_TRANSACTION=both,both,both,read,both,both,both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:14.0:AUTO_CLK_CLOCK_RATE=156250000,ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=2,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_THREAD_ID_H=75,PKT_THREAD_ID_L=75,PKT_TRANS_POSTED=51,PKT_TRANS_WRITE=52,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=7,ST_DATA_W=88,VALID_WIDTH=7)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=7,ST_CHANNEL_W=7,ST_DATA_W=88,VALID_WIDTH=7)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=7,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=7,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=7,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=7,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=7,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=7,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=7,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=7,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=7,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_DEVICE" value="5ASTFD5K3F40I3ES" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {rx_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {rx_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {rx_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {rx_eth_pkt_backpressure_control_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_crc_pad_rem_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_crc_checker_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_frame_decoder_avalom_mm_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_packet_overflow_control_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_statistics_collector_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_READLATENCY} {2};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_lane_decoder_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_CACHE_H} {82};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_CACHE_L} {79};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {66};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {66};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_QOS_H} {68};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_QOS_L} {68};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {65};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {65};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_bridge_m0_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_bridge_m0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_eth_crc_checker_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000310&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000508&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {rx_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {rx_bridge_m0_agent} {ID} {0};set_instance_parameter_value {rx_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {rx_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {rx_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {rx_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_pkt_backpressure_control_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ID} {5};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_crc_pad_rem_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ID} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_crc_checker_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ID} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_crc_checker_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_frame_decoder_avalom_mm_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ID} {2};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_packet_overflow_control_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ID} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_statistics_collector_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ID} {6};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_statistics_collector_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_lane_decoder_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ID} {3};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_lane_decoder_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {5 1 0 4 3 2 6 };set_instance_parameter_value {router} {CHANNEL_ID} {0000001 0000010 0000100 0010000 1000000 0001000 0100000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both read both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x200 0x300 0x500 0x2000 0x3000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x110 0x208 0x310 0x508 0x2080 0x3100 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {88};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {5};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {6};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {88};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {88};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {88};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {88};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {88};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {49};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_006} {ST_DATA_W} {88};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {49};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_007} {ST_DATA_W} {88};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {rx_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {rx_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {rx_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {rx_bridge_m0_limiter} {ST_DATA_W} {88};set_instance_parameter_value {rx_bridge_m0_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {rx_bridge_m0_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {rx_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {rx_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {rx_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_bridge_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {7};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {7};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {rx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {rx_bridge_m0_translator.avalon_universal_master_0} {rx_bridge_m0_agent.av} {avalon};set_connection_parameter_value {rx_bridge_m0_translator.avalon_universal_master_0/rx_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {rx_bridge_m0_translator.avalon_universal_master_0/rx_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {rx_bridge_m0_translator.avalon_universal_master_0/rx_bridge_m0_agent.av} {defaultConnection} {false};add_connection {rx_eth_pkt_backpressure_control_csr_agent.m0} {rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_pkt_backpressure_control_csr_agent.m0/rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_pkt_backpressure_control_csr_agent.m0/rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_pkt_backpressure_control_csr_agent.m0/rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_pkt_backpressure_control_csr_agent.rf_source} {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.out} {rx_eth_pkt_backpressure_control_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_src} {rx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {rx_eth_pkt_backpressure_control_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/rx_eth_pkt_backpressure_control_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_crc_pad_rem_csr_agent.m0} {rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_crc_pad_rem_csr_agent.m0/rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_crc_pad_rem_csr_agent.m0/rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_crc_pad_rem_csr_agent.m0/rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_crc_pad_rem_csr_agent.rf_source} {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.out} {rx_eth_crc_pad_rem_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_crc_pad_rem_csr_agent.rdata_fifo_src} {rx_eth_crc_pad_rem_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {rx_eth_crc_pad_rem_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/rx_eth_crc_pad_rem_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_crc_checker_csr_agent.m0} {rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_crc_checker_csr_agent.m0/rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_crc_checker_csr_agent.m0/rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_crc_checker_csr_agent.m0/rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_crc_checker_csr_agent.rf_source} {rx_eth_crc_checker_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_crc_checker_csr_agent_rsp_fifo.out} {rx_eth_crc_checker_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_crc_checker_csr_agent.rdata_fifo_src} {rx_eth_crc_checker_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {rx_eth_crc_checker_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/rx_eth_crc_checker_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.m0} {rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent.m0/rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent.m0/rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent.m0/rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.rf_source} {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.out} {rx_eth_frame_decoder_avalom_mm_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_src} {rx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {rx_eth_frame_decoder_avalom_mm_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/rx_eth_frame_decoder_avalom_mm_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_packet_overflow_control_csr_agent.m0} {rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_packet_overflow_control_csr_agent.m0/rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_packet_overflow_control_csr_agent.m0/rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_packet_overflow_control_csr_agent.m0/rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_packet_overflow_control_csr_agent.rf_source} {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.out} {rx_eth_packet_overflow_control_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_packet_overflow_control_csr_agent.rdata_fifo_src} {rx_eth_packet_overflow_control_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {rx_eth_packet_overflow_control_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/rx_eth_packet_overflow_control_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_statistics_collector_csr_agent.m0} {rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_statistics_collector_csr_agent.m0/rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_statistics_collector_csr_agent.m0/rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_statistics_collector_csr_agent.m0/rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_statistics_collector_csr_agent.rf_source} {rx_eth_statistics_collector_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_statistics_collector_csr_agent_rsp_fifo.out} {rx_eth_statistics_collector_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_statistics_collector_csr_agent.rdata_fifo_src} {rx_eth_statistics_collector_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {rx_eth_statistics_collector_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/rx_eth_statistics_collector_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_lane_decoder_csr_agent.m0} {rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_lane_decoder_csr_agent.m0/rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_lane_decoder_csr_agent.m0/rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_lane_decoder_csr_agent.m0/rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_lane_decoder_csr_agent.rf_source} {rx_eth_lane_decoder_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_lane_decoder_csr_agent_rsp_fifo.out} {rx_eth_lane_decoder_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_lane_decoder_csr_agent.rdata_fifo_src} {rx_eth_lane_decoder_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {rx_eth_lane_decoder_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/rx_eth_lane_decoder_csr_agent.cp} {qsys_mm.command};add_connection {rx_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {rx_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {rx_eth_pkt_backpressure_control_csr_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_pkt_backpressure_control_csr_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {rx_eth_crc_pad_rem_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_crc_pad_rem_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {rx_eth_crc_checker_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_crc_checker_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_frame_decoder_avalom_mm_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {rx_eth_packet_overflow_control_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_packet_overflow_control_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {rx_eth_statistics_collector_csr_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_statistics_collector_csr_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {rx_eth_lane_decoder_csr_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_lane_decoder_csr_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router.src} {rx_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/rx_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {rx_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {rx_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {rx_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/rx_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {rx_bridge_m0_limiter.rsp_src} {rx_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rx_bridge_m0_limiter.rsp_src/rx_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rx_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_m0_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_pkt_backpressure_control_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_pad_rem_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_checker_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_frame_decoder_avalom_mm_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_packet_overflow_control_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_statistics_collector_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_lane_decoder_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_m0_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_pkt_backpressure_control_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_pad_rem_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_checker_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_checker_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_frame_decoder_avalom_mm_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_packet_overflow_control_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_statistics_collector_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_statistics_collector_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_lane_decoder_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_lane_decoder_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_m0_limiter.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_m0_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_pkt_backpressure_control_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_pad_rem_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_checker_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_frame_decoder_avalom_mm_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_packet_overflow_control_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_statistics_collector_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_lane_decoder_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_m0_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_pkt_backpressure_control_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_pad_rem_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_checker_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_checker_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_frame_decoder_avalom_mm_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_packet_overflow_control_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_statistics_collector_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_statistics_collector_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_lane_decoder_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_lane_decoder_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_m0_limiter.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_reset_reset_bridge.clk} {clock};add_interface {rx_clk_module_clk} {clock} {slave};set_interface_property {rx_clk_module_clk} {EXPORT_OF} {rx_clk_module_clk_clock_bridge.in_clk};add_interface {rx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {rx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {rx_bridge_reset_reset_bridge.in_reset};add_interface {rx_bridge_m0} {avalon} {slave};set_interface_property {rx_bridge_m0} {EXPORT_OF} {rx_bridge_m0_translator.avalon_anti_master_0};add_interface {rx_eth_crc_checker_csr} {avalon} {master};set_interface_property {rx_eth_crc_checker_csr} {EXPORT_OF} {rx_eth_crc_checker_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_crc_pad_rem_csr} {avalon} {master};set_interface_property {rx_eth_crc_pad_rem_csr} {EXPORT_OF} {rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_frame_decoder_avalom_mm_csr} {avalon} {master};set_interface_property {rx_eth_frame_decoder_avalom_mm_csr} {EXPORT_OF} {rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_lane_decoder_csr} {avalon} {master};set_interface_property {rx_eth_lane_decoder_csr} {EXPORT_OF} {rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_packet_overflow_control_csr} {avalon} {master};set_interface_property {rx_eth_packet_overflow_control_csr} {EXPORT_OF} {rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_pkt_backpressure_control_csr} {avalon} {master};set_interface_property {rx_eth_pkt_backpressure_control_csr} {EXPORT_OF} {rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_statistics_collector_csr} {avalon} {master};set_interface_property {rx_eth_statistics_collector_csr} {EXPORT_OF} {rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.rx_bridge.m0} {0};set_module_assignment {interconnect_id.rx_eth_crc_checker.csr} {0};set_module_assignment {interconnect_id.rx_eth_crc_pad_rem.csr} {1};set_module_assignment {interconnect_id.rx_eth_frame_decoder.avalom_mm_csr} {2};set_module_assignment {interconnect_id.rx_eth_lane_decoder.csr} {3};set_module_assignment {interconnect_id.rx_eth_packet_overflow_control.csr} {4};set_module_assignment {interconnect_id.rx_eth_pkt_backpressure_control.csr} {5};set_module_assignment {interconnect_id.rx_eth_statistics_collector.csr} {6};" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac"
     as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 146 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>50</b> modules, <b>167</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>eth_10g_mac</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 48 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 47 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 39 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 38 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 31 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 24 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_loopback_composed:.:lc_splitter_timing_adapter"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter">
  <parameter name="inUseValid" value="false" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inBitsPerSymbol" value="72" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed"
     as="lc_splitter_timing_adapter,line_splitter_timing_adapter" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 188 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter"</message>
   <message level="Info" culprit="lc_splitter_timing_adapter"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>timing_adapter</b> "<b>lc_splitter_timing_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_loopback:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=72,EMPTY_WIDTH=0,ERROR_WIDTH=0,NUM_OF_INPUT=2,SYMBOLS_PER_BEAT=1,USE_PACKETS=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_loopback_composed:.:line_loopback"
   kind="altera_eth_loopback"
   version="14.0"
   name="altera_eth_loopback">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_loopback.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback/altera_eth_loopback_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/ethernet/altera_eth_10g_design_example/design_example_components/altera_eth_loopback/altera_eth_loopback.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed"
     as="line_loopback,local_loopback" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 186 starting:altera_eth_loopback "submodules/altera_eth_loopback"</message>
   <message level="Info" culprit="line_loopback"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>altera_eth_loopback</b> "<b>line_loopback</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.0:inBitsPerSymbol=72,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_loopback_composed:.:line_lb_timing_adapter"
   kind="timing_adapter"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter">
  <parameter name="inUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="false" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inBitsPerSymbol" value="72" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed"
     as="line_lb_timing_adapter,lc_lb_timing_adapter" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 185 starting:timing_adapter "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter"</message>
   <message level="Info" culprit="line_lb_timing_adapter"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>timing_adapter</b> "<b>line_lb_timing_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.0:AUTO_DEVICE=5ASTFD5K3F40I3ES,AUTO_DEVICE_FAMILY=Arria V,COMPOSE_CONTENTS=add_instance {mm_pipeline_bridge_avalon_universal_master_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_READ} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_LOCK} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {local_loopback_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {local_loopback_control_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {local_loopback_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {local_loopback_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {local_loopback_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {local_loopback_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {local_loopback_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {local_loopback_control_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {local_loopback_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {local_loopback_control_translator} {AV_READLATENCY} {1};set_instance_parameter_value {local_loopback_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {local_loopback_control_translator} {USE_READDATA} {1};set_instance_parameter_value {local_loopback_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {local_loopback_control_translator} {USE_READ} {1};set_instance_parameter_value {local_loopback_control_translator} {USE_WRITE} {1};set_instance_parameter_value {local_loopback_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {local_loopback_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_LOCK} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {local_loopback_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {local_loopback_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {local_loopback_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {local_loopback_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {local_loopback_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {local_loopback_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {line_loopback_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {line_loopback_control_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {line_loopback_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {line_loopback_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {line_loopback_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {line_loopback_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {line_loopback_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {line_loopback_control_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {line_loopback_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {line_loopback_control_translator} {AV_READLATENCY} {1};set_instance_parameter_value {line_loopback_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {line_loopback_control_translator} {USE_READDATA} {1};set_instance_parameter_value {line_loopback_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {line_loopback_control_translator} {USE_READ} {1};set_instance_parameter_value {line_loopback_control_translator} {USE_WRITE} {1};set_instance_parameter_value {line_loopback_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {line_loopback_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_LOCK} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {line_loopback_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {line_loopback_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {line_loopback_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {line_loopback_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {line_loopback_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {line_loopback_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_pipeline_bridge_avalon_universal_master_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_THREAD_ID_H} {63};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_THREAD_ID_L} {63};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_CACHE_H} {70};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_CACHE_L} {67};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_H} {58};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_L} {58};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_QOS_H} {60};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_QOS_L} {60};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_H} {57};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_L} {57};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {ST_DATA_W} {76};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;local_loopback_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000008&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;line_loopback_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {ID} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {USE_WRITERESPONSE} {0};add_instance {local_loopback_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {local_loopback_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {local_loopback_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {local_loopback_control_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {local_loopback_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {local_loopback_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {local_loopback_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {local_loopback_control_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {local_loopback_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {local_loopback_control_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {local_loopback_control_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {local_loopback_control_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {local_loopback_control_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {local_loopback_control_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {local_loopback_control_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {local_loopback_control_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {local_loopback_control_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {local_loopback_control_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {local_loopback_control_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {local_loopback_control_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {local_loopback_control_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {local_loopback_control_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {local_loopback_control_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {local_loopback_control_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {local_loopback_control_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {local_loopback_control_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {local_loopback_control_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {local_loopback_control_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {local_loopback_control_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {local_loopback_control_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {local_loopback_control_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {local_loopback_control_agent} {ST_DATA_W} {76};set_instance_parameter_value {local_loopback_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {local_loopback_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {local_loopback_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {local_loopback_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {local_loopback_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {local_loopback_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {local_loopback_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {local_loopback_control_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {local_loopback_control_agent} {ID} {1};set_instance_parameter_value {local_loopback_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {local_loopback_control_agent} {USE_WRITERESPONSE} {0};add_instance {local_loopback_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {77};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {local_loopback_control_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {line_loopback_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {line_loopback_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {line_loopback_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {line_loopback_control_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {line_loopback_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {line_loopback_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {line_loopback_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {line_loopback_control_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {line_loopback_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {line_loopback_control_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {line_loopback_control_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {line_loopback_control_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {line_loopback_control_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {line_loopback_control_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {line_loopback_control_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {line_loopback_control_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {line_loopback_control_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {line_loopback_control_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {line_loopback_control_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {line_loopback_control_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {line_loopback_control_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {line_loopback_control_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {line_loopback_control_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {line_loopback_control_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {line_loopback_control_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {line_loopback_control_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {line_loopback_control_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {line_loopback_control_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {line_loopback_control_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {line_loopback_control_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {line_loopback_control_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {line_loopback_control_agent} {ST_DATA_W} {76};set_instance_parameter_value {line_loopback_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {line_loopback_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {line_loopback_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {line_loopback_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {line_loopback_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {line_loopback_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {line_loopback_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {line_loopback_control_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {line_loopback_control_agent} {ID} {0};set_instance_parameter_value {line_loopback_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {line_loopback_control_agent} {USE_WRITERESPONSE} {0};add_instance {line_loopback_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {77};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {line_loopback_control_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x10 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {41};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router} {PKT_TRANS_READ} {45};set_instance_parameter_value {router} {ST_DATA_W} {76};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {41};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_001} {ST_DATA_W} {76};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {41};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_002} {ST_DATA_W} {76};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_pipeline_bridge_avalon_universal_master_0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_DEST_ID_H} {62};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_DEST_ID_L} {62};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_SRC_ID_H} {61};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_SRC_ID_L} {61};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {ST_DATA_W} {76};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_THREAD_ID_H} {63};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_THREAD_ID_L} {63};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {76};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {76};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {76};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {76};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {76};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {76};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {76};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {76};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {76};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {76};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {mm_pipeline_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_pipeline_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_pipeline_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_pipeline_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {local_loopback_clock_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {local_loopback_clock_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {local_loopback_clock_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {local_loopback_clock_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {line_loopback_clock_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {line_loopback_clock_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {line_loopback_clock_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {line_loopback_clock_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {csr_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {csr_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {csr_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {rx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {tx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_universal_master_0} {mm_pipeline_bridge_avalon_universal_master_0_agent.av} {avalon};set_connection_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_universal_master_0/mm_pipeline_bridge_avalon_universal_master_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_universal_master_0/mm_pipeline_bridge_avalon_universal_master_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_universal_master_0/mm_pipeline_bridge_avalon_universal_master_0_agent.av} {defaultConnection} {false};add_connection {local_loopback_control_agent.m0} {local_loopback_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {local_loopback_control_agent.m0/local_loopback_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {local_loopback_control_agent.m0/local_loopback_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {local_loopback_control_agent.m0/local_loopback_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {local_loopback_control_agent.rf_source} {local_loopback_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {local_loopback_control_agent_rsp_fifo.out} {local_loopback_control_agent.rf_sink} {avalon_streaming};add_connection {local_loopback_control_agent.rdata_fifo_src} {local_loopback_control_agent_rdata_fifo.in} {avalon_streaming};add_connection {local_loopback_control_agent_rdata_fifo.out} {local_loopback_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {local_loopback_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/local_loopback_control_agent.cp} {qsys_mm.command};add_connection {line_loopback_control_agent.m0} {line_loopback_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {line_loopback_control_agent.m0/line_loopback_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {line_loopback_control_agent.m0/line_loopback_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {line_loopback_control_agent.m0/line_loopback_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {line_loopback_control_agent.rf_source} {line_loopback_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {line_loopback_control_agent_rsp_fifo.out} {line_loopback_control_agent.rf_sink} {avalon_streaming};add_connection {line_loopback_control_agent.rdata_fifo_src} {line_loopback_control_agent_rdata_fifo.in} {avalon_streaming};add_connection {line_loopback_control_agent_rdata_fifo.out} {line_loopback_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {line_loopback_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/line_loopback_control_agent.cp} {qsys_mm.command};add_connection {mm_pipeline_bridge_avalon_universal_master_0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_pipeline_bridge_avalon_universal_master_0_agent.cp/router.sink} {qsys_mm.command};add_connection {local_loopback_control_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {local_loopback_control_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {line_loopback_control_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {line_loopback_control_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {mm_pipeline_bridge_avalon_universal_master_0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_pipeline_bridge_avalon_universal_master_0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_pipeline_bridge_avalon_universal_master_0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_pipeline_bridge_avalon_universal_master_0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_pipeline_bridge_avalon_universal_master_0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_pipeline_bridge_avalon_universal_master_0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_pipeline_bridge_avalon_universal_master_0_limiter.rsp_src} {mm_pipeline_bridge_avalon_universal_master_0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_pipeline_bridge_avalon_universal_master_0_limiter.rsp_src/mm_pipeline_bridge_avalon_universal_master_0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {mm_pipeline_bridge_avalon_universal_master_0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {mm_pipeline_bridge_avalon_universal_master_0_translator.reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {mm_pipeline_bridge_avalon_universal_master_0_agent.clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {mm_pipeline_bridge_avalon_universal_master_0_limiter.clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {local_loopback_control_translator.reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {local_loopback_control_agent.clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {local_loopback_control_agent_rsp_fifo.clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {local_loopback_control_agent_rdata_fifo.clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {line_loopback_control_translator.reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {line_loopback_control_agent.clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {line_loopback_control_agent_rsp_fifo.clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {line_loopback_control_agent_rdata_fifo.clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {mm_pipeline_bridge_avalon_universal_master_0_translator.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {mm_pipeline_bridge_avalon_universal_master_0_agent.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {mm_pipeline_bridge_avalon_universal_master_0_limiter.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {mm_pipeline_bridge_reset_reset_bridge.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {local_loopback_control_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {local_loopback_control_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {local_loopback_control_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {local_loopback_control_agent_rdata_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {local_loopback_clock_reset_reset_bridge.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {line_loopback_control_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {line_loopback_control_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {line_loopback_control_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {line_loopback_control_agent_rdata_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {line_loopback_clock_reset_reset_bridge.clk} {clock};add_interface {csr_clk_module_clk} {clock} {slave};set_interface_property {csr_clk_module_clk} {EXPORT_OF} {csr_clk_module_clk_clock_bridge.in_clk};add_interface {rx_clk_module_clk} {clock} {slave};set_interface_property {rx_clk_module_clk} {EXPORT_OF} {rx_clk_module_clk_clock_bridge.in_clk};add_interface {tx_clk_module_clk} {clock} {slave};set_interface_property {tx_clk_module_clk} {EXPORT_OF} {tx_clk_module_clk_clock_bridge.in_clk};add_interface {line_loopback_clock_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {line_loopback_clock_reset_reset_bridge_in_reset} {EXPORT_OF} {line_loopback_clock_reset_reset_bridge.in_reset};add_interface {local_loopback_clock_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {local_loopback_clock_reset_reset_bridge_in_reset} {EXPORT_OF} {local_loopback_clock_reset_reset_bridge.in_reset};add_interface {mm_pipeline_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_pipeline_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_pipeline_bridge_reset_reset_bridge.in_reset};add_interface {mm_pipeline_bridge_avalon_universal_master_0} {avalon} {slave};set_interface_property {mm_pipeline_bridge_avalon_universal_master_0} {EXPORT_OF} {mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_anti_master_0};add_interface {line_loopback_control} {avalon} {master};set_interface_property {line_loopback_control} {EXPORT_OF} {line_loopback_control_translator.avalon_anti_slave_0};add_interface {local_loopback_control} {avalon} {master};set_interface_property {local_loopback_control} {EXPORT_OF} {local_loopback_control_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.line_loopback.control} {0};set_module_assignment {interconnect_id.local_loopback.control} {1};set_module_assignment {interconnect_id.mm_pipeline_bridge.avalon_universal_master_0} {0};(altera_merlin_master_translator:14.0:AUTO_CLK_CLOCK_RATE=156250000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;local_loopback_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000008&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;line_loopback_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=156250000,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=57,PKT_ADDR_SIDEBAND_L=57,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BURST_TYPE_H=56,PKT_BURST_TYPE_L=55,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=48,PKT_CACHE_H=70,PKT_CACHE_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=58,PKT_DATA_SIDEBAND_L=58,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_ORI_BURST_SIZE_H=75,PKT_ORI_BURST_SIZE_L=73,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_QOS_H=60,PKT_QOS_L=60,PKT_RESPONSE_STATUS_H=72,PKT_RESPONSE_STATUS_L=71,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_THREAD_ID_H=63,PKT_THREAD_ID_L=63,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_EXCLUSIVE=47,PKT_TRANS_LOCK=46,PKT_TRANS_POSTED=43,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=76,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=48,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_ORI_BURST_SIZE_H=75,PKT_ORI_BURST_SIZE_L=73,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_RESPONSE_STATUS_H=72,PKT_RESPONSE_STATUS_L=71,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_LOCK=46,PKT_TRANS_POSTED=43,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=76,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=77,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=48,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_ORI_BURST_SIZE_H=75,PKT_ORI_BURST_SIZE_L=73,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_RESPONSE_STATUS_H=72,PKT_RESPONSE_STATUS_L=71,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_LOCK=46,PKT_TRANS_POSTED=43,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=76,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=77,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.0:AUTO_DEVICE_FAMILY=Arria V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x8,0x10,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:10:0x0:0x8:both:1:0:0:1,1:01:0x8:0x10:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:14.0:AUTO_CLK_CLOCK_RATE=156250000,ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=48,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_THREAD_ID_H=63,PKT_THREAD_ID_L=63,PKT_TRANS_POSTED=43,PKT_TRANS_WRITE=44,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=2)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=2)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=46,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=46,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=1)(altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=46,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=76,CHANNEL_WIDTH=2,DATA_WIDTH=76,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=76,CHANNEL_WIDTH=2,DATA_WIDTH=76,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=76,CHANNEL_WIDTH=2,DATA_WIDTH=76,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=76,CHANNEL_WIDTH=2,DATA_WIDTH=76,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_reset_bridge:14.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon:14.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(avalon_streaming:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(reset:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)(clock:14.0:)"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_loopback_composed:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_DEVICE" value="5ASTFD5K3F40I3ES" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_pipeline_bridge_avalon_universal_master_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_READ} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_LOCK} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {local_loopback_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {local_loopback_control_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {local_loopback_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {local_loopback_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {local_loopback_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {local_loopback_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {local_loopback_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {local_loopback_control_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {local_loopback_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {local_loopback_control_translator} {AV_READLATENCY} {1};set_instance_parameter_value {local_loopback_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {local_loopback_control_translator} {USE_READDATA} {1};set_instance_parameter_value {local_loopback_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {local_loopback_control_translator} {USE_READ} {1};set_instance_parameter_value {local_loopback_control_translator} {USE_WRITE} {1};set_instance_parameter_value {local_loopback_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {local_loopback_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_LOCK} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {local_loopback_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {local_loopback_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {local_loopback_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {local_loopback_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {local_loopback_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {local_loopback_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {local_loopback_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {local_loopback_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {line_loopback_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {line_loopback_control_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {line_loopback_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {line_loopback_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {line_loopback_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {line_loopback_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {line_loopback_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {line_loopback_control_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {line_loopback_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {line_loopback_control_translator} {AV_READLATENCY} {1};set_instance_parameter_value {line_loopback_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {line_loopback_control_translator} {USE_READDATA} {1};set_instance_parameter_value {line_loopback_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {line_loopback_control_translator} {USE_READ} {1};set_instance_parameter_value {line_loopback_control_translator} {USE_WRITE} {1};set_instance_parameter_value {line_loopback_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {line_loopback_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_LOCK} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {line_loopback_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {line_loopback_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {line_loopback_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {line_loopback_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {line_loopback_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {line_loopback_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {line_loopback_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {line_loopback_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_pipeline_bridge_avalon_universal_master_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_THREAD_ID_H} {63};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_THREAD_ID_L} {63};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_CACHE_H} {70};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_CACHE_L} {67};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_H} {58};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_L} {58};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_QOS_H} {60};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_QOS_L} {60};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_H} {57};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_L} {57};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {ST_DATA_W} {76};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;local_loopback_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000008&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;line_loopback_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {ID} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_agent} {USE_WRITERESPONSE} {0};add_instance {local_loopback_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {local_loopback_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {local_loopback_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {local_loopback_control_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {local_loopback_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {local_loopback_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {local_loopback_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {local_loopback_control_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {local_loopback_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {local_loopback_control_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {local_loopback_control_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {local_loopback_control_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {local_loopback_control_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {local_loopback_control_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {local_loopback_control_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {local_loopback_control_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {local_loopback_control_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {local_loopback_control_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {local_loopback_control_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {local_loopback_control_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {local_loopback_control_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {local_loopback_control_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {local_loopback_control_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {local_loopback_control_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {local_loopback_control_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {local_loopback_control_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {local_loopback_control_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {local_loopback_control_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {local_loopback_control_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {local_loopback_control_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {local_loopback_control_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {local_loopback_control_agent} {ST_DATA_W} {76};set_instance_parameter_value {local_loopback_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {local_loopback_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {local_loopback_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {local_loopback_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {local_loopback_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {local_loopback_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {local_loopback_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {local_loopback_control_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {local_loopback_control_agent} {ID} {1};set_instance_parameter_value {local_loopback_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {local_loopback_control_agent} {USE_WRITERESPONSE} {0};add_instance {local_loopback_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {77};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {local_loopback_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {local_loopback_control_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {local_loopback_control_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {line_loopback_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {line_loopback_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {line_loopback_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {line_loopback_control_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {line_loopback_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {line_loopback_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {line_loopback_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {line_loopback_control_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {line_loopback_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {line_loopback_control_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {line_loopback_control_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {line_loopback_control_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {line_loopback_control_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {line_loopback_control_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {line_loopback_control_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {line_loopback_control_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {line_loopback_control_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {line_loopback_control_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {line_loopback_control_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {line_loopback_control_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {line_loopback_control_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {line_loopback_control_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {line_loopback_control_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {line_loopback_control_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {line_loopback_control_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {line_loopback_control_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {line_loopback_control_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {line_loopback_control_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {line_loopback_control_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {line_loopback_control_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {line_loopback_control_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {line_loopback_control_agent} {ST_DATA_W} {76};set_instance_parameter_value {line_loopback_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {line_loopback_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {line_loopback_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {line_loopback_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {line_loopback_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {line_loopback_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {line_loopback_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {line_loopback_control_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {line_loopback_control_agent} {ID} {0};set_instance_parameter_value {line_loopback_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {line_loopback_control_agent} {USE_WRITERESPONSE} {0};add_instance {line_loopback_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {77};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {line_loopback_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {line_loopback_control_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {line_loopback_control_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x10 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {41};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router} {PKT_TRANS_READ} {45};set_instance_parameter_value {router} {ST_DATA_W} {76};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {41};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_001} {ST_DATA_W} {76};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {41};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_002} {ST_DATA_W} {76};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_pipeline_bridge_avalon_universal_master_0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_DEST_ID_H} {62};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_DEST_ID_L} {62};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_SRC_ID_H} {61};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_SRC_ID_L} {61};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {ST_DATA_W} {76};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_THREAD_ID_H} {63};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {PKT_THREAD_ID_L} {63};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {76};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {76};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {76};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {76};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {76};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {76};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {76};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {76};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {76};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {76};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {mm_pipeline_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_pipeline_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_pipeline_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_pipeline_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {local_loopback_clock_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {local_loopback_clock_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {local_loopback_clock_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {local_loopback_clock_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {line_loopback_clock_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {line_loopback_clock_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {line_loopback_clock_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {line_loopback_clock_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {csr_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {csr_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {csr_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {rx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {tx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_universal_master_0} {mm_pipeline_bridge_avalon_universal_master_0_agent.av} {avalon};set_connection_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_universal_master_0/mm_pipeline_bridge_avalon_universal_master_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_universal_master_0/mm_pipeline_bridge_avalon_universal_master_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_universal_master_0/mm_pipeline_bridge_avalon_universal_master_0_agent.av} {defaultConnection} {false};add_connection {local_loopback_control_agent.m0} {local_loopback_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {local_loopback_control_agent.m0/local_loopback_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {local_loopback_control_agent.m0/local_loopback_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {local_loopback_control_agent.m0/local_loopback_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {local_loopback_control_agent.rf_source} {local_loopback_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {local_loopback_control_agent_rsp_fifo.out} {local_loopback_control_agent.rf_sink} {avalon_streaming};add_connection {local_loopback_control_agent.rdata_fifo_src} {local_loopback_control_agent_rdata_fifo.in} {avalon_streaming};add_connection {local_loopback_control_agent_rdata_fifo.out} {local_loopback_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {local_loopback_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/local_loopback_control_agent.cp} {qsys_mm.command};add_connection {line_loopback_control_agent.m0} {line_loopback_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {line_loopback_control_agent.m0/line_loopback_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {line_loopback_control_agent.m0/line_loopback_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {line_loopback_control_agent.m0/line_loopback_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {line_loopback_control_agent.rf_source} {line_loopback_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {line_loopback_control_agent_rsp_fifo.out} {line_loopback_control_agent.rf_sink} {avalon_streaming};add_connection {line_loopback_control_agent.rdata_fifo_src} {line_loopback_control_agent_rdata_fifo.in} {avalon_streaming};add_connection {line_loopback_control_agent_rdata_fifo.out} {line_loopback_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {line_loopback_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/line_loopback_control_agent.cp} {qsys_mm.command};add_connection {mm_pipeline_bridge_avalon_universal_master_0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_pipeline_bridge_avalon_universal_master_0_agent.cp/router.sink} {qsys_mm.command};add_connection {local_loopback_control_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {local_loopback_control_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {line_loopback_control_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {line_loopback_control_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {mm_pipeline_bridge_avalon_universal_master_0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_pipeline_bridge_avalon_universal_master_0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_pipeline_bridge_avalon_universal_master_0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_pipeline_bridge_avalon_universal_master_0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_pipeline_bridge_avalon_universal_master_0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_pipeline_bridge_avalon_universal_master_0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_pipeline_bridge_avalon_universal_master_0_limiter.rsp_src} {mm_pipeline_bridge_avalon_universal_master_0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_pipeline_bridge_avalon_universal_master_0_limiter.rsp_src/mm_pipeline_bridge_avalon_universal_master_0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {mm_pipeline_bridge_avalon_universal_master_0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {mm_pipeline_bridge_avalon_universal_master_0_translator.reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {mm_pipeline_bridge_avalon_universal_master_0_agent.clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {mm_pipeline_bridge_avalon_universal_master_0_limiter.clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {mm_pipeline_bridge_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {local_loopback_control_translator.reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {local_loopback_control_agent.clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {local_loopback_control_agent_rsp_fifo.clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {local_loopback_control_agent_rdata_fifo.clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {local_loopback_clock_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {line_loopback_control_translator.reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {line_loopback_control_agent.clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {line_loopback_control_agent_rsp_fifo.clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {line_loopback_control_agent_rdata_fifo.clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {line_loopback_clock_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {mm_pipeline_bridge_avalon_universal_master_0_translator.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {mm_pipeline_bridge_avalon_universal_master_0_agent.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {mm_pipeline_bridge_avalon_universal_master_0_limiter.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {mm_pipeline_bridge_reset_reset_bridge.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {local_loopback_control_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {local_loopback_control_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {local_loopback_control_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {local_loopback_control_agent_rdata_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {local_loopback_clock_reset_reset_bridge.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {line_loopback_control_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {line_loopback_control_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {line_loopback_control_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {line_loopback_control_agent_rdata_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {line_loopback_clock_reset_reset_bridge.clk} {clock};add_interface {csr_clk_module_clk} {clock} {slave};set_interface_property {csr_clk_module_clk} {EXPORT_OF} {csr_clk_module_clk_clock_bridge.in_clk};add_interface {rx_clk_module_clk} {clock} {slave};set_interface_property {rx_clk_module_clk} {EXPORT_OF} {rx_clk_module_clk_clock_bridge.in_clk};add_interface {tx_clk_module_clk} {clock} {slave};set_interface_property {tx_clk_module_clk} {EXPORT_OF} {tx_clk_module_clk_clock_bridge.in_clk};add_interface {line_loopback_clock_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {line_loopback_clock_reset_reset_bridge_in_reset} {EXPORT_OF} {line_loopback_clock_reset_reset_bridge.in_reset};add_interface {local_loopback_clock_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {local_loopback_clock_reset_reset_bridge_in_reset} {EXPORT_OF} {local_loopback_clock_reset_reset_bridge.in_reset};add_interface {mm_pipeline_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_pipeline_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_pipeline_bridge_reset_reset_bridge.in_reset};add_interface {mm_pipeline_bridge_avalon_universal_master_0} {avalon} {slave};set_interface_property {mm_pipeline_bridge_avalon_universal_master_0} {EXPORT_OF} {mm_pipeline_bridge_avalon_universal_master_0_translator.avalon_anti_master_0};add_interface {line_loopback_control} {avalon} {master};set_interface_property {line_loopback_control} {EXPORT_OF} {line_loopback_control_translator.avalon_anti_slave_0};add_interface {local_loopback_control} {avalon} {master};set_interface_property {local_loopback_control} {EXPORT_OF} {local_loopback_control_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.line_loopback.control} {0};set_module_assignment {interconnect_id.local_loopback.control} {1};set_module_assignment {interconnect_id.mm_pipeline_bridge.avalon_universal_master_0} {0};" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed"
     as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 177 starting:altera_mm_interconnect "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>eth_loopback_composed</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 26 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="altera_avalon_mm_bridge"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 144 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_translator</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 143 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="eth_10g_design_example_0_mm_pipeline_bridge_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>eth_10g_design_example_0_mm_pipeline_bridge_agent</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 108 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_sc_fifo"><![CDATA["<b>eth_10g_design_example_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 13 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 12 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 9 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 8 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 6 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 4 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys_10g">queue size: 153 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=000010,100000,000100,010000,001000,000001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,3,2,4,5,0,END_ADDRESS=0x8000,0x10100,0x10240,0x10420,0x10620,0x40800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=1:000010:0x0:0x8000:both:1:0:0:1,3:100000:0x10000:0x10100:both:1:0:0:1,2:000100:0x10200:0x10240:both:1:0:0:1,4:010000:0x10400:0x10420:both:1:0:0:1,5:001000:0x10600:0x10620:both:1:0:0:1,0:000001:0x40000:0x40800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x10000,0x10200,0x10400,0x10600,0x40000,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,both,both,both,both"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router">
  <parameter
     name="END_ADDRESS"
     value="0x8000,0x10100,0x10240,0x10420,0x10620,0x40800" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="CHANNEL_ID" value="000010,100000,000100,010000,001000,000001" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x10000,0x10200,0x10400,0x10600,0x40000" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both,both" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter
     name="SLAVES_INFO"
     value="1:000010:0x0:0x8000:both:1:0:0:1,3:100000:0x10000:0x10100:both:1:0:0:1,2:000100:0x10200:0x10240:both:1:0:0:1,4:010000:0x10400:0x10420:both:1:0:0:1,5:001000:0x10600:0x10620:both:1:0:0:1,0:000001:0x40000:0x40800:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="1,3,2,4,5,0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DECODER_TYPE" value="0" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="router" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 175 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001">
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DECODER_TYPE" value="1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="router_001,router_002,router_003,router_004,router_005,router_006" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 174 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:14.0:AUTO_CLK_CLOCK_RATE=156250000,ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=6"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:mm_interconnect_0:.:altera_avalon_mm_bridge_avalon_universal_master_0_limiter"
   kind="altera_merlin_traffic_limiter"
   version="14.0"
   name="altera_merlin_traffic_limiter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="altera_avalon_mm_bridge_avalon_universal_master_0_limiter" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="merlin_master_translator_avalon_universal_master_0_limiter" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"
     as="tx_bridge_m0_limiter" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"
     as="rx_bridge_m0_limiter" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="mm_pipeline_bridge_avalon_universal_master_0_limiter" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 168 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="altera_avalon_mm_bridge_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>altera_avalon_mm_bridge_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=6"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="6" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="VALID_WIDTH" value="6" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 167 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 166 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 160 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 154 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:14.0:AUTO_DEVICE_FAMILY=Arria V,AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=106,CHANNEL_WIDTH=6,DATA_WIDTH=106,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="14.0"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="CHANNEL_WIDTH" value="6" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="106" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="USE_CHANNEL" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 153 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x4000,0x8000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:10:0x0:0x4000:both:1:0:0:1,1:01:0x4000:0x8000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x4000,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router">
  <parameter name="END_ADDRESS" value="0x4000,0x8000" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0,0x4000" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="73" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="PKT_PROTECTION_H" value="75" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="PKT_DEST_ID_L" value="71" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="PKT_DEST_ID_H" value="71" />
  <parameter
     name="SLAVES_INFO"
     value="0:10:0x0:0x4000:both:1:0:0:1,1:01:0x4000:0x8000:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DECODER_TYPE" value="0" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="router" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 139 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=both"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001">
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="73" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="PKT_PROTECTION_H" value="75" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="PKT_DEST_ID_L" value="71" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="PKT_DEST_ID_H" value="71" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DECODER_TYPE" value="1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 138 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=2"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 135 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 134 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=1"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 132 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0"
     as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 130 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=00000001,00000010,10000000,00010000,00000100,00001000,00100000,01000000,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,4,1,3,5,0,2,7,END_ADDRESS=0x8,0x108,0x208,0x308,0x510,0x810,0x2080,0x3100,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,SLAVES_INFO=6:00000001:0x0:0x8:both:1:0:0:1,4:00000010:0x100:0x108:both:1:0:0:1,1:10000000:0x200:0x208:both:1:0:0:1,3:00010000:0x300:0x308:read:1:0:0:1,5:00000100:0x500:0x510:both:1:0:0:1,0:00001000:0x800:0x810:both:1:0:0:1,2:00100000:0x2000:0x2080:both:1:0:0:1,7:01000000:0x3000:0x3100:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100,0x200,0x300,0x500,0x800,0x2000,0x3000,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both,both,both,read,both,both,both,both"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router">
  <parameter
     name="END_ADDRESS"
     value="0x8,0x108,0x208,0x308,0x510,0x810,0x2080,0x3100" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="CHANNEL_ID"
     value="00000001,00000010,10000000,00010000,00000100,00001000,00100000,01000000" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x100,0x200,0x300,0x500,0x800,0x2000,0x3000" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,read,both,both,both,both" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="76" />
  <parameter name="DEFAULT_CHANNEL" value="6" />
  <parameter name="PKT_PROTECTION_H" value="78" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="PKT_DEST_ID_L" value="72" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="7" />
  <parameter name="PKT_DEST_ID_H" value="74" />
  <parameter
     name="SLAVES_INFO"
     value="6:00000001:0x0:0x8:both:1:0:0:1,4:00000010:0x100:0x108:both:1:0:0:1,1:10000000:0x200:0x208:both:1:0:0:1,3:00010000:0x300:0x308:read:1:0:0:1,5:00000100:0x500:0x510:both:1:0:0:1,0:00001000:0x800:0x810:both:1:0:0:1,2:00100000:0x2000:0x2080:both:1:0:0:1,7:01000000:0x3000:0x3100:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="6,4,1,3,5,0,2,7" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DECODER_TYPE" value="0" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"
     as="router" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 99 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001">
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="76" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="PKT_PROTECTION_H" value="78" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="PKT_DEST_ID_L" value="72" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="PKT_DEST_ID_H" value="74" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DECODER_TYPE" value="1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"
     as="router_001,router_002,router_003,router_004,router_005,router_006,router_007,router_008" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 98 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=8,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=8"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="8" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="VALID_WIDTH" value="8" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 89 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 88 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 80 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=8,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1"
     as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 72 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=0000001,0000010,0000100,0010000,1000000,0001000,0100000,DECODER_TYPE=0,DEFAULT_CHANNEL=5,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,1,0,4,3,2,6,END_ADDRESS=0x8,0x110,0x208,0x310,0x508,0x2080,0x3100,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,SLAVES_INFO=5:0000001:0x0:0x8:both:1:0:0:1,1:0000010:0x100:0x110:both:1:0:0:1,0:0000100:0x200:0x208:both:1:0:0:1,4:0010000:0x300:0x310:read:1:0:0:1,3:1000000:0x500:0x508:both:1:0:0:1,2:0001000:0x2000:0x2080:both:1:0:0:1,6:0100000:0x3000:0x3100:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100,0x200,0x300,0x500,0x2000,0x3000,ST_CHANNEL_W=7,ST_DATA_W=88,TYPE_OF_TRANSACTION=both,both,both,read,both,both,both"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_2:.:router"
   kind="altera_merlin_router"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router">
  <parameter name="END_ADDRESS" value="0x8,0x110,0x208,0x310,0x508,0x2080,0x3100" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="CHANNEL_ID"
     value="0000001,0000010,0000100,0010000,1000000,0001000,0100000" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x100,0x200,0x300,0x500,0x2000,0x3000" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,read,both,both,both" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="76" />
  <parameter name="DEFAULT_CHANNEL" value="5" />
  <parameter name="PKT_PROTECTION_H" value="78" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="PKT_DEST_ID_L" value="72" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="6" />
  <parameter name="PKT_DEST_ID_H" value="74" />
  <parameter
     name="SLAVES_INFO"
     value="5:0000001:0x0:0x8:both:1:0:0:1,1:0000010:0x100:0x110:both:1:0:0:1,0:0000100:0x200:0x208:both:1:0:0:1,4:0010000:0x300:0x310:read:1:0:0:1,3:1000000:0x500:0x508:both:1:0:0:1,2:0001000:0x2000:0x2080:both:1:0:0:1,6:0100000:0x3000:0x3100:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="5,1,0,4,3,2,6" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DECODER_TYPE" value="0" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"
     as="router" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 48 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=88,TYPE_OF_TRANSACTION=both"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_2:.:router_001"
   kind="altera_merlin_router"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001">
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="76" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="PKT_PROTECTION_H" value="78" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="PKT_DEST_ID_L" value="72" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="PKT_DEST_ID_H" value="74" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DECODER_TYPE" value="1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"
     as="router_001,router_002,router_003,router_004,router_005,router_006,router_007" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 47 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=7,ST_CHANNEL_W=7,ST_DATA_W=88,VALID_WIDTH=7"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_2:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="7" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="VALID_WIDTH" value="7" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 39 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=7,ST_DATA_W=88,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_2:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 38 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=88,VALID_WIDTH=1"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_2:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 31 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=7,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=7,ST_DATA_W=88,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_10g_mac:.:mm_interconnect_2:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2"
     as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 24 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x8,0x10,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:10:0x0:0x8:both:1:0:0:1,1:01:0x8:0x10:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_loopback_composed:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router">
  <parameter name="END_ADDRESS" value="0x8,0x10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0,0x8" />
  <parameter name="PKT_ADDR_H" value="41" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="PKT_TRANS_READ" value="45" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="64" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="PKT_PROTECTION_H" value="66" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="PKT_DEST_ID_L" value="62" />
  <parameter name="PKT_TRANS_WRITE" value="44" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="PKT_DEST_ID_H" value="62" />
  <parameter
     name="SLAVES_INFO"
     value="0:10:0x0:0x8:both:1:0:0:1,1:01:0x8:0x10:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DECODER_TYPE" value="0" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="router" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 13 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.0:AUTO_CLK_CLOCK_RATE=156250000,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_loopback_composed:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001">
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="PKT_ADDR_H" value="41" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="45" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_PROTECTION_L" value="64" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="PKT_PROTECTION_H" value="66" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="PKT_DEST_ID_L" value="62" />
  <parameter name="PKT_TRANS_WRITE" value="44" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="PKT_DEST_ID_H" value="62" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DECODER_TYPE" value="1" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 12 starting:altera_merlin_router "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=2"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_loopback_composed:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 9 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=46,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_loopback_composed:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="PKT_TRANS_LOCK" value="46" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 8 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.0:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=1"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_loopback_composed:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 6 starting:altera_merlin_demultiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Arria V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=46,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys_10g:.:eth_10g_design_example_0:.:eth_loopback_composed:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.0"
   name="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="PKT_TRANS_LOCK" value="46" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0"
     as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="qsys_10g">queue size: 4 starting:altera_merlin_multiplexer "submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/pervices-project/10GE/jtag-test/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
</deploy>
