# Compile of testbench_pack.vhd was successful.
# Compile of elevator_ctrl.vhd was successful.
# Compile of elevator_ctrl_tb.vhd was successful.
# Compile of floor_counter.vhd was successful.
# Compile of one_sec_timer.vhd was successful.
# Compile of resolver_comb.vhd was successful.
# Compile of resolver_fsm.vhd was successful.
# Compile of ssd.vhd was successful.
# Compile of unit_control.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim work.elevator_ctrl_tb
# vsim work.elevator_ctrl_tb 
# Start time: 22:16:48 on Sep 15,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.testbench_pack(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.elevator_ctrl_tb(bench)#1
# Loading work.resolver_fsm(rtl)#1
# Loading work.unit_control(rtl)#1
# ** Warning: (vsim-8523) Cannot reference the signal "/elevator_ctrl_tb/control_unit_inst/current_state" before it has been elaborated.
#    Time: 0 ns  Iteration: 0  Instance: /elevator_ctrl_tb File: D:/Academic edu/Misc/PT intern/repos/pti-final-project/elevator_ctrl_tb.vhd
add wave -position insertpoint  \
sim:/elevator_ctrl_tb/buttons \
sim:/elevator_ctrl_tb/clk \
sim:/elevator_ctrl_tb/clk_period \
sim:/elevator_ctrl_tb/door_open \
sim:/elevator_ctrl_tb/downs \
sim:/elevator_ctrl_tb/floor_s \
sim:/elevator_ctrl_tb/mv_down \
sim:/elevator_ctrl_tb/mv_up \
sim:/elevator_ctrl_tb/req_s \
sim:/elevator_ctrl_tb/reset_n \
sim:/elevator_ctrl_tb/ups
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aatta  Hostname: MYLOLY  ProcessID: 34004
#           Attempting to use alternate WLF file "./wlftixjvyb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftixjvyb
run -all
# ** Note: 100
#    Time: 0 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 1, CHECK time is 7510 ns
#    Time: 7510 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 2, CHECK time is 10010 ns
#    Time: 10010 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 3, CHECK time is 14010 ns
#    Time: 14010 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 4, CHECK time is 18010 ns
#    Time: 18010 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 5, CHECK time is 23510 ns
#    Time: 23510 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 6, CHECK time is 33510 ns
#    Time: 33510 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 7, CHECK time is 37510 ns
#    Time: 37510 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 8, CHECK time is 43510 ns
#    Time: 43510 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 9, CHECK time is 59510 ns
#    Time: 59510 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 10, CHECK time is 63510 ns
#    Time: 63510 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 11, CHECK time is 73510 ns
#    Time: 73510 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 12, CHECK time is 75010 ns
#    Time: 75010 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 13, CHECK time is 81010 ns
#    Time: 81010 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 14, CHECK time is 91510 ns
#    Time: 91510 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# ** Note: BLOCK 15, CHECK time is 102010 ns
#    Time: 102010 ns  Iteration: 0  Instance: /elevator_ctrl_tb
# Break in Process p1 at D:/Academic edu/Misc/PT intern/repos/pti-final-project/elevator_ctrl_tb.vhd line 246
# End time: 22:20:18 on Sep 15,2022, Elapsed time: 0:03:30
# Errors: 0, Warnings: 5
