
---------- Begin Simulation Statistics ----------
simSeconds                                   0.009320                       # Number of seconds simulated (Second)
simTicks                                   9319690500                       # Number of ticks simulated (Tick)
finalTick                                419262338500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     19.91                       # Real time elapsed on the host (Second)
hostTickRate                                467995925                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     778436                       # Number of bytes of host memory used (Byte)
simInsts                                     11070058                       # Number of instructions simulated (Count)
simOps                                       11100982                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   555889                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     557442                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         18639381                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.683765                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.593907                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch           10      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        518612     30.69%     30.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       537948     31.84%     62.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     62.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       498423     29.50%     92.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       124711      7.38%     99.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         9916      0.59%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1689620                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            5      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        39656     21.85%     21.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        58985     32.50%     54.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     54.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        62341     34.35%     88.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        20246     11.15%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          279      0.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        181512                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            5      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        26762      9.89%      9.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       122072     45.09%     54.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     54.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        83093     30.69%     85.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        34424     12.72%     98.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         4368      1.61%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       270724                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            5      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       478956     31.76%     31.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       478963     31.76%     63.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     63.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       436082     28.92%     92.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       104465      6.93%     99.36% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.36% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         9637      0.64%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      1508108                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            5      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        26762      9.89%      9.89% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       122072     45.09%     54.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     54.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        83093     30.69%     85.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        34424     12.72%     98.39% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.39% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         4368      1.61%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       270724                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       273102     16.16%     16.16% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       889298     52.63%     68.80% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       518612     30.69%     99.49% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         8608      0.51%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1689620                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        28999     48.28%     48.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        31046     51.69%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           21      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        60066                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            498433                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       243027                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            270724                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           7571                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       241456                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         29268                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1689620                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               210906                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1094409                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.647725                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            7949                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            9916                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8608                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1308                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           10      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       518612     30.69%     30.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       537948     31.84%     62.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     62.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       498423     29.50%     92.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       124711      7.38%     99.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         9916      0.59%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1689620                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           10      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       514088     86.37%     86.37% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         8067      1.36%     87.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     87.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        59770     10.04%     97.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         3360      0.56%     98.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         9916      1.67%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        595211                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       122072     57.88%     57.88% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     57.88% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        57733     27.37%     85.25% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        31101     14.75%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       210906                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       122072     57.88%     57.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     57.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        57733     27.37%     85.25% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        31101     14.75%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       210906                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         9916                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         8608                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1308                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         3783                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        14284                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               577604                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 577597                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              98641                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 478956                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              452194                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             26762                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             11070058                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               11100982                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.683765                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.593907                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            5      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      5904672     53.19%     53.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        17942      0.16%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1804      0.02%     53.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     53.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     53.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6197      0.06%     53.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          802      0.01%     53.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          802      0.01%     53.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp         5395      0.05%     53.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        27412      0.25%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         4456      0.04%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         3869      0.03%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3070606     27.66%     81.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1969810     17.74%     99.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         3608      0.03%     99.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1804      0.02%     99.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        27128      0.24%     99.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        11889      0.11%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore        12112      0.11%     99.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         4456      0.04%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        26213      0.24%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     11100982                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        4669015                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4669015                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4669015                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4669015                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        28708                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           28708                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        28708                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          28708                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1066472500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1066472500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1066472500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1066472500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4697723                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4697723                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4697723                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4697723                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006111                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006111                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006111                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006111                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 37148.965445                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 37148.965445                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 37148.965445                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 37148.965445                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        18250                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             18250                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2380                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2380                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2380                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2380                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        26328                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        26328                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        26328                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        26328                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    889170500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    889170500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    889170500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    889170500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005604                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005604                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005604                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005604                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 33772.808417                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 33772.808417                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 33772.808417                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 33772.808417                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  26328                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2684484                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2684484                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        22374                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         22374                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    679934500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    679934500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2706858                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2706858                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008266                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008266                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 30389.492268                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 30389.492268                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           65                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           65                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22309                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22309                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    656327000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    656327000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008242                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008242                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 29419.830562                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 29419.830562                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1984531                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1984531                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6334                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6334                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    386538000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    386538000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1990865                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1990865                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003182                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003182                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61025.892011                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61025.892011                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2315                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2315                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4019                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4019                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    232843500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    232843500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002019                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002019                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 57935.680518                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 57935.680518                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8740836                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              26328                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             331.997721                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          155                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          324                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            9421774                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           9421774                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       274493                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             6663707                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 1804                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               80183                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            3527557                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           2341680                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        4117923                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4117923                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4117923                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4117923                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        69869                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           69869                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        69869                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          69869                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    925010500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    925010500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    925010500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    925010500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4187792                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4187792                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4187792                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4187792                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.016684                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.016684                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.016684                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.016684                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13239.211954                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13239.211954                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13239.211954                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13239.211954                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        69869                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             69869                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        69869                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        69869                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        69869                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        69869                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    855140500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    855140500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    855140500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    855140500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.016684                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.016684                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.016684                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.016684                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12239.197641                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12239.197641                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12239.197641                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12239.197641                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  69869                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4117923                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4117923                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        69869                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         69869                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    925010500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    925010500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4187792                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4187792                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.016684                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.016684                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13239.211954                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13239.211954                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        69869                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        69869                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    855140500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    855140500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.016684                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.016684                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12239.197641                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12239.197641                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.958137                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             30421891                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              69869                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             435.413288                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.958137                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999918                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999918                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          364                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            8445454                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           8445454                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 11070058                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   11100982                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     5                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  69643                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  18520                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     88163                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 69643                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 18520                       # number of overall hits (Count)
system.l2.overallHits::total                    88163                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  226                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 7634                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    7860                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 226                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                7634                       # number of overall misses (Count)
system.l2.overallMisses::total                   7860                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        19009500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       650007500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          669017000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19009500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      650007500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         669017000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              69869                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              26154                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 96023                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             69869                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             26154                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                96023                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.003235                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.291887                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.081855                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.003235                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.291887                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.081855                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84112.831858                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85146.384595                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85116.666667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 84112.831858                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85146.384595                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85116.666667                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 3866                       # number of writebacks (Count)
system.l2.writebacks::total                      3866                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              226                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             7634                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                7860                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             226                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            7634                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               7860                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16739500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    573667500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      590407000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16739500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    573667500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     590407000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.003235                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.291887                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.081855                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.003235                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.291887                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.081855                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 74068.584071                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 75146.384595                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75115.394402                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74068.584071                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 75146.384595                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75115.394402                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           8236                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           11                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             11                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          174                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             174                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          174                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           174                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          174                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          174                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      3284000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      3284000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18873.563218                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18873.563218                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           69643                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              69643                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           226                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              226                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19009500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19009500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        69869                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          69869                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.003235                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.003235                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84112.831858                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84112.831858                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          226                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          226                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16739500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16739500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.003235                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.003235                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74068.584071                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74068.584071                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1369                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1369                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2483                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2483                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    207468500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      207468500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           3852                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              3852                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.644600                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.644600                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 83555.577930                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83555.577930                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2483                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2483                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    182638500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    182638500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.644600                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.644600                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 73555.577930                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73555.577930                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          17151                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             17151                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         5151                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            5151                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    442539000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    442539000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        22302                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         22302                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.230966                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.230966                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85913.220734                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85913.220734                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         5151                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         5151                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    391029000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    391029000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.230966                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.230966                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75913.220734                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75913.220734                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        69869                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            69869                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        69869                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        69869                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        18250                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            18250                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        18250                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        18250                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9264196                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       8236                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                    1124.841671                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     333.769200                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       261.642281                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3500.588518                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.081487                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.063878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.854636                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   50                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1154                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2838                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   49                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1547388                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1547388                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      3866.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       227.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      7576.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000624056500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          224                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          224                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               21736                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               3645                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        7861                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       3866                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      7861                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     3866                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     58                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  7861                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 3866                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    7778                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    225                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    225                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    225                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          224                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      34.750000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.879038                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     19.591112                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               1      0.45%      0.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11              5      2.23%      2.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            16      7.14%      9.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            32     14.29%     24.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            30     13.39%     37.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            17      7.59%     45.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            24     10.71%     55.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            19      8.48%     64.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39            12      5.36%     69.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             4      1.79%     71.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47            14      6.25%     77.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51             9      4.02%     81.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55             6      2.68%     84.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59             4      1.79%     86.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63             3      1.34%     87.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             6      2.68%     90.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             5      2.23%     92.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             6      2.68%     95.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             5      2.23%     97.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             1      0.45%     97.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87             3      1.34%     99.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-95             1      0.45%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             1      0.45%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           224                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          224                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.258929                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.229423                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.004434                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               83     37.05%     37.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                8      3.57%     40.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              125     55.80%     96.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                8      3.57%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           224                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  503104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               247424                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              53982908.55259625                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              26548521.11236956                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    9319683000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     794720.13                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        14528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       484864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       247424                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1558850.049795108614                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 52025762.014307238162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 26548521.112369555980                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          227                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         7634                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         3866                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7415250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    259489000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 218787851750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32666.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     33991.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  56592822.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        14528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       488576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         503104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        14528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        14528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       247424                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       247424                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          227                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         7634                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            7861                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         3866                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           3866                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1558850                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       52424059                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          53982909                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1558850                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1558850                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     26548521                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         26548521                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     26548521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1558850                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      52424059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         80531430                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 7803                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                3866                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          597                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          549                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          415                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          549                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          343                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               120598000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              39015000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          266904250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15455.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34205.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2502                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1447                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            32.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           37.43                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         7722                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    96.737633                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    82.318293                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    90.578436                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5624     72.83%     72.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1779     23.04%     95.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          179      2.32%     98.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           53      0.69%     98.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           26      0.34%     99.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           13      0.17%     99.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           19      0.25%     99.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           11      0.14%     99.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           18      0.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         7722                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            499392                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         247424                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               53.584612                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               26.548521                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.63                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.42                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               33.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        28917000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        15365955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       28317240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       8628660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 735724080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2798629320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1222182240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    4837764495                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   519.090682                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3148684750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    311220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5860206750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        26225220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        13939035                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       27424740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      11551860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 735724080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2284041300                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1655357760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    4754263995                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   510.131103                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4284631500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    311220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4727950750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5378                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3866                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3935                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2483                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2483                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5378                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            174                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        23697                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   23697                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       750528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   750528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8035                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     8035    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8035                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            33591000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           42750750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          15836                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         7801                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              92172                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        22116                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        69869                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            12448                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              3852                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             3852                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          69869                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         22302                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           174                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          174                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       209608                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        78984                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 288592                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      8943296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2841856                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                11785152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            8236                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    247424                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            104433                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004271                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.065211                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  103987     99.57%     99.57% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     446      0.43%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              104433                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 419262338500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          184316000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         104805000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          39318499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        192394                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        96197                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             446                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          446                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         2838011                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        15801370                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.024375                       # Number of seconds simulated (Second)
simTicks                                  24375087000                       # Number of ticks simulated (Tick)
finalTick                                434317735000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     37.64                       # Real time elapsed on the host (Second)
hostTickRate                                647605953                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     779460                       # Number of bytes of host memory used (Byte)
simInsts                                     22073313                       # Number of instructions simulated (Count)
simOps                                       22104237                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   586451                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     587272                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         48750174                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.208557                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.452784                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          458      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1164698     29.52%     29.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1177177     29.84%     59.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          472      0.01%     59.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1210001     30.67%     90.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       377770      9.58%     99.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        14243      0.36%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3944819                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            5      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        80700     22.29%     22.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        93628     25.86%     48.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           17      0.00%     48.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       147315     40.68%     88.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        40025     11.05%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          422      0.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        362112                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          452      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        33613      8.52%      8.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       150620     38.17%     46.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           18      0.00%     46.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       153833     38.98%     85.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        50366     12.76%     98.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         5703      1.45%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       394605                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          452      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1083999     30.26%     30.27% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1083548     30.24%     60.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          455      0.01%     60.53% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1062685     29.66%     90.19% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       337743      9.43%     99.61% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.61% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        13821      0.39%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      3582703                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          452      0.11%      0.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        33613      8.52%      8.63% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       150620     38.17%     46.80% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           18      0.00%     46.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       153833     38.98%     85.79% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        50366     12.76%     98.55% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.55% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         5703      1.45%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       394605                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       626820     15.89%     15.89% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2140890     54.27%     70.16% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1164698     29.52%     99.69% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        12411      0.31%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3944819                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        53479     45.16%     45.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        64916     54.82%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           26      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       118421                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1210459                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       622575                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            394605                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          15878                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       331473                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         63132                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              3944819                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               293005                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2584935                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.655273                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           16328                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           14715                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              12411                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2304                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          458      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1164698     29.52%     29.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1177177     29.84%     59.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          472      0.01%     59.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1210001     30.67%     90.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       377770      9.58%     99.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        14243      0.36%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3944819                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          458      0.03%      0.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1156571     85.05%     85.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        15902      1.17%     86.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          468      0.03%     86.29% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       162459     11.95%     98.23% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         9783      0.72%     98.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        14243      1.05%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1359884                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       150620     51.41%     51.41% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     51.41% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        95782     32.69%     84.09% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        46603     15.91%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       293005                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       150620     51.41%     51.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     51.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        95782     32.69%     84.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        46603     15.91%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       293005                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        14715                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        12411                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2304                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         4403                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        20436                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1258349                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1258343                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             174345                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1083999                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1050386                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             33613                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             22073313                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               22104237                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.208557                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.452784                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          453      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     11975102     54.18%     54.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        42010      0.19%     54.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            4      0.00%     54.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     54.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     54.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1804      0.01%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6197      0.03%     54.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          802      0.00%     54.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          802      0.00%     54.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp         5395      0.02%     54.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     54.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        27412      0.12%     54.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         4456      0.02%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         3869      0.02%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      5868716     26.55%     81.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      4070555     18.42%     99.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         3608      0.02%     99.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1804      0.01%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        29544      0.13%     99.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        14305      0.06%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore        12112      0.05%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         4456      0.02%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        30829      0.14%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     22104237                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        8934689                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8934689                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       8934689                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8934689                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       204528                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          204528                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       204528                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         204528                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10020183500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10020183500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10020183500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10020183500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      9139217                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       9139217                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      9139217                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      9139217                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.022379                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.022379                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.022379                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.022379                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 48991.744407                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 48991.744407                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 48991.744407                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 48991.744407                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       142114                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            142114                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         3315                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3315                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         3315                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3315                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       201213                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       201213                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       201213                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       201213                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   9639847000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   9639847000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   9639847000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   9639847000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.022016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.022016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.022016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.022016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 47908.668923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 47908.668923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 47908.668923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 47908.668923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 201213                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4879883                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4879883                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       165308                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        165308                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7991261500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7991261500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5045191                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5045191                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.032765                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.032765                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 48341.650132                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 48341.650132                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          899                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          899                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       164409                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       164409                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7800170000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7800170000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.032587                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.032587                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 47443.692255                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 47443.692255                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4054806                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4054806                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        39220                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        39220                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2028922000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2028922000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4094026                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4094026                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.009580                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.009580                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 51731.820500                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 51731.820500                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2416                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2416                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        36804                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        36804                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1839677000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1839677000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.008990                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.008990                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 49985.789588                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 49985.789588                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13967175                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             201725                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              69.238691                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          330                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          131                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           18479647                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          18479647                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       468263                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            13236046                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 1804                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               85382                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            6549323                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           4581192                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        8949234                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8949234                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8949234                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8949234                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        95092                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           95092                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        95092                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          95092                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1277915500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1277915500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1277915500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1277915500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9044326                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9044326                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9044326                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9044326                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.010514                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.010514                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.010514                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.010514                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13438.727758                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13438.727758                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13438.727758                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13438.727758                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        95092                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             95092                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        95092                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        95092                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        95092                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        95092                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1182822500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1182822500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1182822500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1182822500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.010514                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.010514                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.010514                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.010514                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12438.717242                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12438.717242                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12438.717242                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12438.717242                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  95092                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8949234                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8949234                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        95092                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         95092                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1277915500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1277915500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9044326                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9044326                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.010514                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.010514                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13438.727758                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13438.727758                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        95092                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        95092                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1182822500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1182822500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.010514                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.010514                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12438.717242                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12438.717242                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.983994                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             55673763                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              95604                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             582.337172                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.983994                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999969                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999969                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           66                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          428                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           18183745                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          18183745                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 22073313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   22104237                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   453                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  94515                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 102183                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    196698                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 94515                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                102183                       # number of overall hits (Count)
system.l2.overallHits::total                   196698                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  577                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                98856                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   99433                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 577                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               98856                       # number of overall misses (Count)
system.l2.overallMisses::total                  99433                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        47700000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      8252548500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8300248500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       47700000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     8252548500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8300248500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              95092                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             201039                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                296131                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             95092                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            201039                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               296131                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.006068                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.491725                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.335774                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.006068                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.491725                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.335774                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82668.977470                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83480.501942                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83475.792745                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82668.977470                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83480.501942                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83475.792745                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                47218                       # number of writebacks (Count)
system.l2.writebacks::total                     47218                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              577                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            98856                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               99433                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             577                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           98856                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              99433                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     41920000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7263988500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7305908500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     41920000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7263988500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7305908500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.006068                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.491725                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.335774                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.006068                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.491725                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.335774                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72651.646447                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73480.501942                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73475.692175                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72651.646447                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73480.501942                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73475.692175                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         100189                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           23                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             23                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          174                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             174                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          174                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           174                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          174                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          174                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      3284000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      3284000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18873.563218                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18873.563218                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           94515                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              94515                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           577                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              577                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     47700000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     47700000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        95092                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          95092                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.006068                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.006068                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82668.977470                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82668.977470                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          577                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          577                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     41920000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     41920000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.006068                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.006068                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72651.646447                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72651.646447                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              20108                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 20108                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            16529                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               16529                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1563660000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1563660000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          36637                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             36637                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.451156                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.451156                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 94601.004295                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 94601.004295                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        16529                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           16529                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1398370000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1398370000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.451156                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.451156                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 84601.004295                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 84601.004295                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          82075                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             82075                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        82327                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           82327                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6688888500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6688888500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       164402                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        164402                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.500766                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.500766                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81247.810560                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81247.810560                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        82327                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        82327                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5865618500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5865618500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.500766                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.500766                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71247.810560                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71247.810560                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        95092                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            95092                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        95092                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        95092                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       142114                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           142114                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       142114                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       142114                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10062848                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     104285                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      96.493724                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     161.446479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       127.139051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3807.414470                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.039416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.031040                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.929545                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  182                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  344                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2456                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1111                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4841069                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4841069                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     47219.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       578.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     98538.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002675218500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2780                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2780                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              247939                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              44497                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       99434                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      47219                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     99434                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    47219                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    318                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 99434                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                47219                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   94054                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5061                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2715                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2791                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2785                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2785                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2791                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2802                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2797                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2799                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2780                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2780                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2780                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.655396                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.684239                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     86.726792                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2751     98.96%     98.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            3      0.11%     99.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            4      0.14%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            8      0.29%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            3      0.11%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            5      0.18%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.07%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2780                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2780                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.988129                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.957061                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.031112                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1404     50.50%     50.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               94      3.38%     53.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1194     42.95%     96.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               87      3.13%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2780                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   20352                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6363776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3022016                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              261077057.89932156                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              123979701.07757974                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   24375011500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     166208.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        36992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6306432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3022528                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1517615.096102016047                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 258724491.937198013067                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 124000706.130812987685                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          578                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        98856                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        47219                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     18202000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3191601000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 587394691750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31491.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32285.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  12439795.25                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        36992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6326784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6363776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        36992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        36992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3022016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3022016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          578                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        98856                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           99434                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        47219                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          47219                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1517615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      259559443                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         261077058                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1517615                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1517615                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    123979701                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        123979701                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    123979701                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1517615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     259559443                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        385056759                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                99116                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               47227                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         6068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6415                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6300                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5805                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3085                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2828                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2739                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1351378000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             495580000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3209803000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13634.31                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32384.31                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               57697                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              11392                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            58.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           24.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        77254                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   121.234991                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    94.061670                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   134.230475                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        50135     64.90%     64.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        19021     24.62%     89.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5664      7.33%     96.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          935      1.21%     98.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          233      0.30%     98.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          107      0.14%     98.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           86      0.11%     98.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           65      0.08%     98.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1008      1.30%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        77254                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           6343424                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3022528                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              260.242107                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              124.000706                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.97                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.21                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       284400480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       151158645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      358049580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     126156960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1924437840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   8348954730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2329496160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   13522654395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   554.773585                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5975359750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    814060000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17586088250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       267214500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       142020285                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      349667220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     120367980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1924437840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   7880200980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2724074400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   13407983205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   550.069143                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   7010166500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    814060000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16554972250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               82905                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         47219                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             52156                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              16529                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             16529                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          82905                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            174                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       298417                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  298417                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      9385792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9385792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              99608                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    99608    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                99608                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           418962500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          535347250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         198983                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        99375                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             259495                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       189332                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        95092                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           112070                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             36637                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            36637                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          95092                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        164402                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           174                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          174                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       285277                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       603639                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 888916                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     12171840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     21961792                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                34133632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          100189                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3021952                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            396494                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002111                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.045897                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  395657     99.79%     99.79% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     837      0.21%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              396494                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 434317735000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          533511000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         142639500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         301645999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        592610                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       296305                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             837                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          837                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        16533399                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        32216775                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
