# ğŸ§  MIPS CPU Project

A combined overview of my **Single-Cycle MIPS** and **Pipelined MIPS** processor implementations, including architecture, datapath, control logic, and hazard handling.

---

## ğŸš€ Project Overview

This repository contains two CPU designs implementing the MIPS instruction set:

1. **Single-Cycle MIPS Processor**
2. **Five-Stage Pipelined MIPS Processor**

Both versions follow the classic MIPS architecture with the standard stages:

* **IF** â€“ Instruction Fetch
* **ID** â€“ Instruction Decode & Register Read
* **EX** â€“ Execute / ALU
* **MEM** â€“ Memory Access
* **WB** â€“ Write Back

The processors run the same instruction set and share similar datapath components, but differ in execution timing, performance, and complexity.

---

# 1. ğŸŸ¦ Single-Cycle MIPS

### âœ” Summary

The **single-cycle CPU** executes every instruction in **one long clock cycle**.
All stages (IF â†’ ID â†’ EX â†’ MEM â†’ WB) happen sequentially within the same cycle.

### ğŸ”§ Architecture

* Instruction Memory
* Register File
* ALU
* Data Memory
* Control Unit
* Sign Extender
* PC & PC Increment Logic
* Multiple multiplexers connecting datapath components

### ğŸŸ¢ Advantages

* Simple to understand
* No hazards (only one instruction active)
* Easy to debug and simulate

### ğŸ”´ Limitations

* **Very long clock cycle** (determined by slowest instruction)
* Inefficient hardware usage
* Not scalable for real performance

---

# 2. ğŸŸ© Pipelined MIPS (5-Stage Pipeline)

### âœ” Summary

The pipelined CPU breaks instruction execution into five stages and processes multiple instructions simultaneously.

Once the pipeline is filled, it completes **one instruction per clock cycle**.

### ğŸ”§ Architecture Extensions

* Pipeline registers:

  * **IF/ID**, **ID/EX**, **EX/MEM**, **MEM/WB**
* Forwarding Unit
* Hazard Detection Unit
* Stall Logic
* Branch/Jump Flush Logic

### ğŸŸ¢ Advantages

* Much higher throughput
* Shorter clock cycle
* Realistic CPU design

### ğŸ”´ Challenges

* Data hazards
* Control hazards
* Additional hardware complexity

---

# 3. ğŸ“Š Performance Comparison

| Feature           | Single-Cycle | Pipelined                 |
| ----------------- | ------------ | ------------------------- |
| CPI               | 1            | â‰ˆ 1                       |
| Clock Speed       | Slow         | Fast                      |
| Throughput        | Low          | High                      |
| Hazards           | None         | Yes (resolved with logic) |
| Design Complexity | Low          | High                      |

---

# 4. âš™ï¸ Hazards (Pipeline Only)

### ğŸ”¸ Data Hazards

Handled using:

* Forwarding
* Stalls (for LW-use cases)

### ğŸ”¸ Control Hazards

Handled using:

* Branch flush
* Possible early branch resolution

### ğŸ”¸ Structural Hazards

Avoided using **separate instruction and data memories**.

---

# 5. ğŸ§© Shared Components in Both Versions

* ALU
* Register File
* Sign Extender
* Instruction Memory
* Data Memory
* PC logic
* Control Unit (extended in pipelined version)

Both CPUs run the same MIPS instructions â€” they only differ in timing and datapath organization.

---

# 6. ğŸ§ª Testbenches

Both designs include testbenches for:

* ALU
* Register File
* Control Unit
* Full CPU execution
* Pipeline hazard cases (forwarding, stalls, branches)

---

# 7. ğŸ§‘â€ğŸ’» Author

I am a computer engineering student interested in low-level hardware design, CPU architecture, and FPGA systems.
This project helped me understand the transition from a simple single-cycle architecture to a fully pipelined CPU with hazard handling and realistic performance considerations.


