
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -99.96

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[0]$_DFFE_PN0P_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    65  188.59    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.07    0.06    0.30 ^ qnr.dep[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.30   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ qnr.dep[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.27    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
     2    3.03    0.01    0.08    0.08 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
                                         dc_diff_doe (net)
                  0.01    0.00    0.08 v rle.ddstrb$_DFF_P_/D (DFF_X2)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CK (DFF_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[0]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    65  188.59    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.07    0.06    0.30 ^ qnr.dep[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.30   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ qnr.dep[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.04    1.24   library recovery time
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.94   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     7  101.38    0.11    0.23    0.23 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.12    0.03    0.26 ^ _068764_/A (BUF_X4)
     5   37.36    0.02    0.05    0.31 ^ _068764_/Z (BUF_X4)
                                         _004529_ (net)
                  0.02    0.01    0.31 ^ _068765_/A (INV_X2)
     2   16.78    0.01    0.02    0.33 v _068765_/ZN (INV_X2)
                                         _004530_ (net)
                  0.01    0.00    0.33 v _068766_/A (BUF_X16)
    10  112.79    0.01    0.03    0.36 v _068766_/Z (BUF_X16)
                                         _004531_ (net)
                  0.06    0.05    0.42 v _068770_/A (BUF_X8)
    10   70.98    0.01    0.05    0.47 v _068770_/Z (BUF_X8)
                                         _004533_ (net)
                  0.02    0.02    0.48 v _070373_/A (BUF_X8)
    10  100.20    0.01    0.04    0.52 v _070373_/Z (BUF_X8)
                                         _005078_ (net)
                  0.06    0.05    0.57 v _071095_/A1 (NOR2_X2)
     3   12.01    0.04    0.07    0.64 ^ _071095_/ZN (NOR2_X2)
                                         _056421_ (net)
                  0.04    0.00    0.64 ^ _071096_/A (INV_X1)
     1    3.48    0.01    0.02    0.66 v _071096_/ZN (INV_X1)
                                         _050855_ (net)
                  0.01    0.00    0.66 v _118957_/B (FA_X1)
     4   12.40    0.03    0.14    0.80 ^ _118957_/S (FA_X1)
                                         _050857_ (net)
                  0.03    0.00    0.80 ^ _118959_/CI (FA_X1)
     1    2.92    0.02    0.10    0.90 v _118959_/S (FA_X1)
                                         _050864_ (net)
                  0.02    0.00    0.90 v _118961_/CI (FA_X1)
     1    2.85    0.01    0.12    1.02 ^ _118961_/S (FA_X1)
                                         _050871_ (net)
                  0.01    0.00    1.02 ^ _118962_/CI (FA_X1)
     1    1.80    0.01    0.09    1.11 v _118962_/S (FA_X1)
                                         _050873_ (net)
                  0.01    0.00    1.11 v _077807_/A (INV_X1)
     1    3.64    0.01    0.02    1.13 ^ _077807_/ZN (INV_X1)
                                         _064761_ (net)
                  0.01    0.00    1.13 ^ _123650_/B (HA_X1)
     1    1.59    0.02    0.04    1.17 ^ _123650_/S (HA_X1)
                                         _064763_ (net)
                  0.02    0.00    1.17 ^ _103522_/A (CLKBUF_X2)
     4   10.53    0.01    0.04    1.21 ^ _103522_/Z (CLKBUF_X2)
                                         _028522_ (net)
                  0.01    0.00    1.21 ^ _103532_/A2 (NAND2_X1)
     2    3.27    0.01    0.02    1.23 v _103532_/ZN (NAND2_X1)
                                         _028531_ (net)
                  0.01    0.00    1.23 v _103534_/A1 (NOR3_X1)
     1    3.55    0.04    0.05    1.28 ^ _103534_/ZN (NOR3_X1)
                                         _028533_ (net)
                  0.04    0.00    1.28 ^ _103535_/B2 (AOI21_X2)
     2    5.73    0.01    0.02    1.30 v _103535_/ZN (AOI21_X2)
                                         _028534_ (net)
                  0.01    0.00    1.30 v _103560_/B1 (OAI21_X1)
     2    5.99    0.04    0.05    1.35 ^ _103560_/ZN (OAI21_X1)
                                         _028557_ (net)
                  0.04    0.00    1.35 ^ _103577_/A1 (NAND3_X1)
     2    3.57    0.02    0.03    1.39 v _103577_/ZN (NAND3_X1)
                                         _028572_ (net)
                  0.02    0.00    1.39 v _103600_/B1 (OAI21_X1)
     1    4.29    0.03    0.04    1.43 ^ _103600_/ZN (OAI21_X1)
                                         _028593_ (net)
                  0.03    0.00    1.43 ^ _103606_/A (XNOR2_X2)
     1   19.42    0.05    0.06    1.49 ^ _103606_/ZN (XNOR2_X2)
                                         _028599_ (net)
                  0.05    0.01    1.50 ^ _103607_/B1 (AOI21_X1)
     1    1.17    0.02    0.02    1.52 v _103607_/ZN (AOI21_X1)
                                         _002338_ (net)
                  0.02    0.00    1.52 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  1.52   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[0]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    65  188.59    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.07    0.06    0.30 ^ qnr.dep[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.30   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ qnr.dep[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.04    1.24   library recovery time
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.94   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     7  101.38    0.11    0.23    0.23 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.12    0.03    0.26 ^ _068764_/A (BUF_X4)
     5   37.36    0.02    0.05    0.31 ^ _068764_/Z (BUF_X4)
                                         _004529_ (net)
                  0.02    0.01    0.31 ^ _068765_/A (INV_X2)
     2   16.78    0.01    0.02    0.33 v _068765_/ZN (INV_X2)
                                         _004530_ (net)
                  0.01    0.00    0.33 v _068766_/A (BUF_X16)
    10  112.79    0.01    0.03    0.36 v _068766_/Z (BUF_X16)
                                         _004531_ (net)
                  0.06    0.05    0.42 v _068770_/A (BUF_X8)
    10   70.98    0.01    0.05    0.47 v _068770_/Z (BUF_X8)
                                         _004533_ (net)
                  0.02    0.02    0.48 v _070373_/A (BUF_X8)
    10  100.20    0.01    0.04    0.52 v _070373_/Z (BUF_X8)
                                         _005078_ (net)
                  0.06    0.05    0.57 v _071095_/A1 (NOR2_X2)
     3   12.01    0.04    0.07    0.64 ^ _071095_/ZN (NOR2_X2)
                                         _056421_ (net)
                  0.04    0.00    0.64 ^ _071096_/A (INV_X1)
     1    3.48    0.01    0.02    0.66 v _071096_/ZN (INV_X1)
                                         _050855_ (net)
                  0.01    0.00    0.66 v _118957_/B (FA_X1)
     4   12.40    0.03    0.14    0.80 ^ _118957_/S (FA_X1)
                                         _050857_ (net)
                  0.03    0.00    0.80 ^ _118959_/CI (FA_X1)
     1    2.92    0.02    0.10    0.90 v _118959_/S (FA_X1)
                                         _050864_ (net)
                  0.02    0.00    0.90 v _118961_/CI (FA_X1)
     1    2.85    0.01    0.12    1.02 ^ _118961_/S (FA_X1)
                                         _050871_ (net)
                  0.01    0.00    1.02 ^ _118962_/CI (FA_X1)
     1    1.80    0.01    0.09    1.11 v _118962_/S (FA_X1)
                                         _050873_ (net)
                  0.01    0.00    1.11 v _077807_/A (INV_X1)
     1    3.64    0.01    0.02    1.13 ^ _077807_/ZN (INV_X1)
                                         _064761_ (net)
                  0.01    0.00    1.13 ^ _123650_/B (HA_X1)
     1    1.59    0.02    0.04    1.17 ^ _123650_/S (HA_X1)
                                         _064763_ (net)
                  0.02    0.00    1.17 ^ _103522_/A (CLKBUF_X2)
     4   10.53    0.01    0.04    1.21 ^ _103522_/Z (CLKBUF_X2)
                                         _028522_ (net)
                  0.01    0.00    1.21 ^ _103532_/A2 (NAND2_X1)
     2    3.27    0.01    0.02    1.23 v _103532_/ZN (NAND2_X1)
                                         _028531_ (net)
                  0.01    0.00    1.23 v _103534_/A1 (NOR3_X1)
     1    3.55    0.04    0.05    1.28 ^ _103534_/ZN (NOR3_X1)
                                         _028533_ (net)
                  0.04    0.00    1.28 ^ _103535_/B2 (AOI21_X2)
     2    5.73    0.01    0.02    1.30 v _103535_/ZN (AOI21_X2)
                                         _028534_ (net)
                  0.01    0.00    1.30 v _103560_/B1 (OAI21_X1)
     2    5.99    0.04    0.05    1.35 ^ _103560_/ZN (OAI21_X1)
                                         _028557_ (net)
                  0.04    0.00    1.35 ^ _103577_/A1 (NAND3_X1)
     2    3.57    0.02    0.03    1.39 v _103577_/ZN (NAND3_X1)
                                         _028572_ (net)
                  0.02    0.00    1.39 v _103600_/B1 (OAI21_X1)
     1    4.29    0.03    0.04    1.43 ^ _103600_/ZN (OAI21_X1)
                                         _028593_ (net)
                  0.03    0.00    1.43 ^ _103606_/A (XNOR2_X2)
     1   19.42    0.05    0.06    1.49 ^ _103606_/ZN (XNOR2_X2)
                                         _028599_ (net)
                  0.05    0.01    1.50 ^ _103607_/B1 (AOI21_X1)
     1    1.17    0.02    0.02    1.52 v _103607_/ZN (AOI21_X1)
                                         _002338_ (net)
                  0.02    0.00    1.52 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  1.52   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.95e-02   1.36e-02   3.91e-04   6.34e-02  15.1%
Combinational          1.78e-01   1.76e-01   1.85e-03   3.56e-01  84.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.28e-01   1.90e-01   2.24e-03   4.20e-01 100.0%
                          54.3%      45.2%       0.5%
