Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 30 09:46:49 2022
| Host         : DESKTOP-42NSTD8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation
| Design       : final
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    69          
TIMING-16  Warning           Large setup violation          12          
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (203)
5. checking no_input_delay (9)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (203)
--------------------------------------------------
 There are 203 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.702      -15.828                     14                  888        0.103        0.000                      0                  888        4.500        0.000                       0                   482  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.702      -15.828                     14                  888        0.103        0.000                      0                  888        4.500        0.000                       0                   482  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -1.702ns,  Total Violation      -15.828ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.702ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.638ns  (logic 4.828ns (41.485%)  route 6.810ns (58.515%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.549     5.101    clk_IBUF_BUFG
    SLICE_X39Y23         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDSE (Prop_fdse_C_Q)         0.456     5.557 r  score_reg[0]/Q
                         net (fo=16, routed)          0.201     5.757    usr_led_OBUF[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.133 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.583     6.717    vs0/O[0]
    SLICE_X37Y23         LUT2 (Prop_lut2_I0_O)        0.295     7.012 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.012    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.592 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.495     8.087    ram0/PCOUT[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.302     8.389 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.389    vs0/S[0]
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.790 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.012 r  vs0/g0_b1__0__0__0__0_i_2/O[0]
                         net (fo=5356, routed)        1.792    10.804    ram0/data_o[11]_i_172[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.299    11.103 r  ram0/g739_b11__0/O
                         net (fo=1, routed)           0.000    11.103    vs0/data_o_reg[11]_i_517_3
    SLICE_X9Y19          MUXF7 (Prop_muxf7_I1_O)      0.217    11.320 r  vs0/data_o_reg[11]_i_754/O
                         net (fo=1, routed)           0.000    11.320    vs0/data_o_reg[11]_i_754_n_0
    SLICE_X9Y19          MUXF8 (Prop_muxf8_I1_O)      0.094    11.414 r  vs0/data_o_reg[11]_i_517/O
                         net (fo=1, routed)           0.940    12.354    vs0/data_o_reg[11]_i_517_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.316    12.670 r  vs0/data_o[11]_i_298/O
                         net (fo=1, routed)           0.453    13.123    vs0/data_o[11]_i_298_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.247 r  vs0/data_o[11]_i_173/O
                         net (fo=1, routed)           0.000    13.247    vs0/data_o[11]_i_173_n_0
    SLICE_X10Y15         MUXF7 (Prop_muxf7_I1_O)      0.214    13.461 r  vs0/data_o_reg[11]_i_118/O
                         net (fo=1, routed)           1.059    14.520    vs0/data_o_reg[11]_i_118_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.297    14.817 r  vs0/data_o[11]_i_66/O
                         net (fo=1, routed)           0.000    14.817    vs0/data_o[11]_i_66_n_0
    SLICE_X28Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    15.029 r  vs0/data_o_reg[11]_i_26/O
                         net (fo=1, routed)           1.005    16.034    vs0/data_o_reg[11]_i_26_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I3_O)        0.299    16.333 r  vs0/data_o[11]_i_10/O
                         net (fo=1, routed)           0.282    16.615    ram0/data_o_reg[11]_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I4_O)        0.124    16.739 r  ram0/data_o[11]_i_3/O
                         net (fo=1, routed)           0.000    16.739    ram0/data_o[11]_i_3_n_0
    SLICE_X30Y27         FDRE                                         r  ram0/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.434    14.806    ram0/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  ram0/data_o_reg[11]/C
                         clock pessimism              0.187    14.993    
                         clock uncertainty           -0.035    14.957    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)        0.079    15.036    ram0/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -16.739    
  -------------------------------------------------------------------
                         slack                                 -1.702    

Slack (VIOLATED) :        -1.523ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.424ns  (logic 4.929ns (43.145%)  route 6.495ns (56.855%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.549     5.101    clk_IBUF_BUFG
    SLICE_X39Y23         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDSE (Prop_fdse_C_Q)         0.456     5.557 r  score_reg[0]/Q
                         net (fo=16, routed)          0.201     5.757    usr_led_OBUF[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.133 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.583     6.717    vs0/O[0]
    SLICE_X37Y23         LUT2 (Prop_lut2_I0_O)        0.295     7.012 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.012    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.592 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.495     8.087    ram0/PCOUT[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.302     8.389 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.389    vs0/S[0]
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.790 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.124 r  vs0/g0_b1__0__0__0__0_i_2/O[1]
                         net (fo=2735, routed)        2.395    11.519    vs0/v_count_reg_reg[1]_1[1]
    SLICE_X8Y38          MUXF7 (Prop_muxf7_S_O)       0.493    12.012 r  vs0/data_o_reg[5]_i_615/O
                         net (fo=1, routed)           0.000    12.012    vs0/data_o_reg[5]_i_615_n_0
    SLICE_X8Y38          MUXF8 (Prop_muxf8_I0_O)      0.098    12.110 r  vs0/data_o_reg[5]_i_447/O
                         net (fo=1, routed)           0.890    13.000    vs0/data_o_reg[5]_i_447_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I5_O)        0.319    13.319 r  vs0/data_o[5]_i_221/O
                         net (fo=1, routed)           0.000    13.319    vs0/data_o[5]_i_221_n_0
    SLICE_X14Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    13.533 r  vs0/data_o_reg[5]_i_100/O
                         net (fo=1, routed)           0.688    14.221    vs0/data_o_reg[5]_i_100_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.297    14.518 r  vs0/data_o[5]_i_49/O
                         net (fo=1, routed)           0.000    14.518    vs0/data_o[5]_i_49_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    14.735 r  vs0/data_o_reg[5]_i_23/O
                         net (fo=1, routed)           0.661    15.396    vs0/data_o_reg[5]_i_23_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.299    15.695 r  vs0/data_o[5]_i_12/O
                         net (fo=1, routed)           0.302    15.997    vs0/data_o[5]_i_12_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I3_O)        0.124    16.121 r  vs0/data_o[5]_i_4/O
                         net (fo=1, routed)           0.280    16.401    ram0/data_o_reg[5]_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I4_O)        0.124    16.525 r  ram0/data_o[5]_i_1/O
                         net (fo=1, routed)           0.000    16.525    ram0/data_o[5]_i_1_n_0
    SLICE_X28Y39         FDRE                                         r  ram0/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.448    14.820    ram0/clk_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  ram0/data_o_reg[5]/C
                         clock pessimism              0.187    15.007    
                         clock uncertainty           -0.035    14.971    
    SLICE_X28Y39         FDRE (Setup_fdre_C_D)        0.031    15.002    ram0/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -16.525    
  -------------------------------------------------------------------
                         slack                                 -1.523    

Slack (VIOLATED) :        -1.357ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.367ns  (logic 4.474ns (39.359%)  route 6.893ns (60.641%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.549     5.101    clk_IBUF_BUFG
    SLICE_X39Y23         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDSE (Prop_fdse_C_Q)         0.456     5.557 r  score_reg[0]/Q
                         net (fo=16, routed)          0.201     5.757    usr_led_OBUF[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.133 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.583     6.717    vs0/O[0]
    SLICE_X37Y23         LUT2 (Prop_lut2_I0_O)        0.295     7.012 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.012    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.592 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.495     8.087    ram0/PCOUT[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.302     8.389 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.389    vs0/S[0]
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.790 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.012 r  vs0/g0_b1__0__0__0__0_i_2/O[0]
                         net (fo=5356, routed)        2.546    11.558    ram0/data_o[11]_i_172[0]
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.299    11.857 r  ram0/g37_b0__0/O
                         net (fo=1, routed)           0.000    11.857    vs0/data_o_reg[0]_i_174_1
    SLICE_X3Y7           MUXF7 (Prop_muxf7_I1_O)      0.245    12.102 r  vs0/data_o_reg[0]_i_367/O
                         net (fo=1, routed)           0.000    12.102    vs0/data_o_reg[0]_i_367_n_0
    SLICE_X3Y7           MUXF8 (Prop_muxf8_I0_O)      0.104    12.206 r  vs0/data_o_reg[0]_i_174/O
                         net (fo=1, routed)           0.555    12.761    vs0/data_o_reg[0]_i_174_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.316    13.077 r  vs0/data_o[0]_i_83/O
                         net (fo=1, routed)           1.176    14.253    vs0/data_o[0]_i_83_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124    14.377 r  vs0/data_o[0]_i_43/O
                         net (fo=1, routed)           0.000    14.377    vs0/data_o[0]_i_43_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.209    14.586 r  vs0/data_o_reg[0]_i_23/O
                         net (fo=1, routed)           0.637    15.222    vs0/data_o_reg[0]_i_23_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I5_O)        0.297    15.519 r  vs0/data_o[0]_i_11/O
                         net (fo=1, routed)           0.418    15.938    vs0/data_o[0]_i_11_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124    16.062 r  vs0/data_o[0]_i_4/O
                         net (fo=1, routed)           0.282    16.344    ram0/data_o_reg[0]_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    16.468 r  ram0/data_o[0]_i_1/O
                         net (fo=1, routed)           0.000    16.468    ram0/data_o[0]_i_1_n_0
    SLICE_X6Y28          FDRE                                         r  ram0/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.508    14.880    ram0/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  ram0/data_o_reg[0]/C
                         clock pessimism              0.187    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.079    15.110    ram0/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -16.468    
  -------------------------------------------------------------------
                         slack                                 -1.357    

Slack (VIOLATED) :        -1.322ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.289ns  (logic 4.435ns (39.286%)  route 6.854ns (60.714%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.549     5.101    clk_IBUF_BUFG
    SLICE_X39Y23         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDSE (Prop_fdse_C_Q)         0.456     5.557 r  score_reg[0]/Q
                         net (fo=16, routed)          0.201     5.757    usr_led_OBUF[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.133 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.583     6.717    vs0/O[0]
    SLICE_X37Y23         LUT2 (Prop_lut2_I0_O)        0.295     7.012 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.012    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.592 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.495     8.087    ram0/PCOUT[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.302     8.389 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.389    vs0/S[0]
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.790 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.012 r  vs0/g0_b1__0__0__0__0_i_2/O[0]
                         net (fo=5356, routed)        2.041    11.052    ram0/data_o[11]_i_172[0]
    SLICE_X52Y9          LUT6 (Prop_lut6_I5_O)        0.299    11.351 r  ram0/g527_b8__0/O
                         net (fo=1, routed)           0.000    11.351    vs0/data_o_reg[8]_i_217_3
    SLICE_X52Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    11.565 r  vs0/data_o_reg[8]_i_450/O
                         net (fo=1, routed)           0.000    11.565    vs0/data_o_reg[8]_i_450_n_0
    SLICE_X52Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    11.653 r  vs0/data_o_reg[8]_i_217/O
                         net (fo=1, routed)           0.636    12.290    vs0/data_o_reg[8]_i_217_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.319    12.609 r  vs0/data_o[8]_i_101/O
                         net (fo=1, routed)           0.000    12.609    vs0/data_o[8]_i_101_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    12.821 r  vs0/data_o_reg[8]_i_50/O
                         net (fo=1, routed)           1.159    13.980    vs0/data_o_reg[8]_i_50_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I4_O)        0.299    14.279 r  vs0/data_o[8]_i_23/O
                         net (fo=1, routed)           1.054    15.333    vs0/data_o[8]_i_23_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.457 r  vs0/data_o[8]_i_12/O
                         net (fo=1, routed)           0.263    15.720    vs0/data_o[8]_i_12_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.844 r  vs0/data_o[8]_i_4/O
                         net (fo=1, routed)           0.422    16.266    ram0/data_o_reg[8]_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I4_O)        0.124    16.390 r  ram0/data_o[8]_i_1/O
                         net (fo=1, routed)           0.000    16.390    ram0/data_o[8]_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  ram0/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.440    14.812    ram0/clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  ram0/data_o_reg[8]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X44Y29         FDRE (Setup_fdre_C_D)        0.032    15.067    ram0/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -16.390    
  -------------------------------------------------------------------
                         slack                                 -1.322    

Slack (VIOLATED) :        -1.311ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.282ns  (logic 4.914ns (43.556%)  route 6.368ns (56.444%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.549     5.101    clk_IBUF_BUFG
    SLICE_X39Y23         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDSE (Prop_fdse_C_Q)         0.456     5.557 r  score_reg[0]/Q
                         net (fo=16, routed)          0.201     5.757    usr_led_OBUF[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.133 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.583     6.717    vs0/O[0]
    SLICE_X37Y23         LUT2 (Prop_lut2_I0_O)        0.295     7.012 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.012    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.592 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.495     8.087    ram0/PCOUT[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.302     8.389 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.389    vs0/S[0]
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.790 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.124 r  vs0/g0_b1__0__0__0__0_i_2/O[1]
                         net (fo=2735, routed)        1.941    11.065    vs0/v_count_reg_reg[1]_1[1]
    SLICE_X58Y18         MUXF7 (Prop_muxf7_S_O)       0.455    11.520 r  vs0/data_o_reg[7]_i_634/O
                         net (fo=1, routed)           0.000    11.520    vs0/data_o_reg[7]_i_634_n_0
    SLICE_X58Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    11.614 r  vs0/data_o_reg[7]_i_423/O
                         net (fo=1, routed)           0.823    12.437    vs0/data_o_reg[7]_i_423_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.316    12.753 r  vs0/data_o[7]_i_203/O
                         net (fo=1, routed)           0.000    12.753    vs0/data_o[7]_i_203_n_0
    SLICE_X55Y18         MUXF7 (Prop_muxf7_I1_O)      0.245    12.998 r  vs0/data_o_reg[7]_i_93/O
                         net (fo=1, routed)           0.000    12.998    vs0/data_o_reg[7]_i_93_n_0
    SLICE_X55Y18         MUXF8 (Prop_muxf8_I0_O)      0.104    13.102 r  vs0/data_o_reg[7]_i_47/O
                         net (fo=1, routed)           1.215    14.317    vs0/data_o_reg[7]_i_47_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.316    14.633 r  vs0/data_o[7]_i_23/O
                         net (fo=1, routed)           0.000    14.633    vs0/data_o[7]_i_23_n_0
    SLICE_X43Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    14.850 r  vs0/data_o_reg[7]_i_11/O
                         net (fo=1, routed)           0.658    15.509    vs0/data_o_reg[7]_i_11_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.299    15.808 r  vs0/data_o[7]_i_4/O
                         net (fo=1, routed)           0.451    16.259    ram0/data_o_reg[7]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.383 r  ram0/data_o[7]_i_1/O
                         net (fo=1, routed)           0.000    16.383    ram0/data_o[7]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  ram0/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.444    14.816    ram0/clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  ram0/data_o_reg[7]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.032    15.071    ram0/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -16.383    
  -------------------------------------------------------------------
                         slack                                 -1.311    

Slack (VIOLATED) :        -1.264ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.286ns  (logic 4.522ns (40.068%)  route 6.764ns (59.932%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.549     5.101    clk_IBUF_BUFG
    SLICE_X39Y23         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDSE (Prop_fdse_C_Q)         0.456     5.557 r  score_reg[0]/Q
                         net (fo=16, routed)          0.201     5.757    usr_led_OBUF[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.133 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.583     6.717    vs0/O[0]
    SLICE_X37Y23         LUT2 (Prop_lut2_I0_O)        0.295     7.012 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.012    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.592 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.495     8.087    ram0/PCOUT[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.302     8.389 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.389    vs0/S[0]
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.790 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.124 r  vs0/g0_b1__0__0__0__0_i_2/O[1]
                         net (fo=2735, routed)        2.005    11.129    vs0/v_count_reg_reg[1]_1[1]
    SLICE_X55Y38         MUXF7 (Prop_muxf7_S_O)       0.475    11.604 r  vs0/data_o_reg[4]_i_358/O
                         net (fo=1, routed)           0.000    11.604    vs0/data_o_reg[4]_i_358_n_0
    SLICE_X55Y38         MUXF8 (Prop_muxf8_I0_O)      0.104    11.708 r  vs0/data_o_reg[4]_i_171/O
                         net (fo=1, routed)           0.854    12.561    vs0/data_o_reg[4]_i_171_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.316    12.877 r  vs0/data_o[4]_i_84/O
                         net (fo=1, routed)           0.000    12.877    vs0/data_o[4]_i_84_n_0
    SLICE_X54Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    13.091 r  vs0/data_o_reg[4]_i_42/O
                         net (fo=1, routed)           0.996    14.088    vs0/data_o_reg[4]_i_42_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.297    14.385 r  vs0/data_o[4]_i_20/O
                         net (fo=1, routed)           0.654    15.039    vs0/data_o[4]_i_20_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.163 r  vs0/data_o[4]_i_11/O
                         net (fo=1, routed)           0.554    15.717    vs0/data_o[4]_i_11_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.124    15.841 r  vs0/data_o[4]_i_4/O
                         net (fo=1, routed)           0.422    16.263    ram0/data_o_reg[4]_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.124    16.387 r  ram0/data_o[4]_i_1/O
                         net (fo=1, routed)           0.000    16.387    ram0/data_o[4]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  ram0/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.448    14.820    ram0/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  ram0/data_o_reg[4]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)        0.079    15.122    ram0/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -16.387    
  -------------------------------------------------------------------
                         slack                                 -1.264    

Slack (VIOLATED) :        -1.250ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.269ns  (logic 4.887ns (43.368%)  route 6.382ns (56.632%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.549     5.101    clk_IBUF_BUFG
    SLICE_X39Y23         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDSE (Prop_fdse_C_Q)         0.456     5.557 r  score_reg[0]/Q
                         net (fo=16, routed)          0.201     5.757    usr_led_OBUF[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.133 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.583     6.717    vs0/O[0]
    SLICE_X37Y23         LUT2 (Prop_lut2_I0_O)        0.295     7.012 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.012    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.592 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.495     8.087    ram0/PCOUT[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.302     8.389 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.389    vs0/S[0]
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.790 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.012 r  vs0/g0_b1__0__0__0__0_i_2/O[0]
                         net (fo=5356, routed)        1.901    10.913    ram0/data_o[11]_i_172[0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.299    11.212 r  ram0/g676_b10__0/O
                         net (fo=1, routed)           0.000    11.212    vs0/data_o_reg[10]_i_381_0
    SLICE_X59Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    11.450 r  vs0/data_o_reg[10]_i_585/O
                         net (fo=1, routed)           0.000    11.450    vs0/data_o_reg[10]_i_585_n_0
    SLICE_X59Y24         MUXF8 (Prop_muxf8_I0_O)      0.104    11.554 r  vs0/data_o_reg[10]_i_381/O
                         net (fo=1, routed)           0.756    12.310    vs0/data_o_reg[10]_i_381_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I3_O)        0.316    12.626 r  vs0/data_o[10]_i_178/O
                         net (fo=1, routed)           0.563    13.189    vs0/data_o[10]_i_178_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.313 r  vs0/data_o[10]_i_82/O
                         net (fo=1, routed)           0.000    13.313    vs0/data_o[10]_i_82_n_0
    SLICE_X49Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    13.525 r  vs0/data_o_reg[10]_i_40/O
                         net (fo=1, routed)           0.863    14.388    vs0/data_o_reg[10]_i_40_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.299    14.687 r  vs0/data_o[10]_i_23/O
                         net (fo=1, routed)           0.000    14.687    vs0/data_o[10]_i_23_n_0
    SLICE_X42Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    14.928 r  vs0/data_o_reg[10]_i_11/O
                         net (fo=1, routed)           0.733    15.661    vs0/data_o_reg[10]_i_11_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I3_O)        0.298    15.959 r  vs0/data_o[10]_i_4/O
                         net (fo=1, routed)           0.286    16.245    ram0/data_o_reg[10]_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124    16.369 r  ram0/data_o[10]_i_1/O
                         net (fo=1, routed)           0.000    16.369    ram0/data_o[10]_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  ram0/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.443    14.815    ram0/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  ram0/data_o_reg[10]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)        0.081    15.119    ram0/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -16.369    
  -------------------------------------------------------------------
                         slack                                 -1.250    

Slack (VIOLATED) :        -1.220ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.107ns  (logic 4.507ns (40.578%)  route 6.600ns (59.422%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.549     5.101    clk_IBUF_BUFG
    SLICE_X39Y23         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDSE (Prop_fdse_C_Q)         0.456     5.557 r  score_reg[0]/Q
                         net (fo=16, routed)          0.201     5.757    usr_led_OBUF[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.133 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.583     6.717    vs0/O[0]
    SLICE_X37Y23         LUT2 (Prop_lut2_I0_O)        0.295     7.012 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.012    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.592 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.495     8.087    ram0/PCOUT[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.302     8.389 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.389    vs0/S[0]
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.790 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.012 r  vs0/g0_b1__0__0__0__0_i_2/O[0]
                         net (fo=5356, routed)        1.872    10.884    ram0/data_o[11]_i_172[0]
    SLICE_X37Y2          LUT6 (Prop_lut6_I5_O)        0.299    11.183 r  ram0/g41_b6__0/O
                         net (fo=1, routed)           0.000    11.183    vs0/data_o_reg[6]_i_165_1
    SLICE_X37Y2          MUXF7 (Prop_muxf7_I1_O)      0.245    11.428 r  vs0/data_o_reg[6]_i_363/O
                         net (fo=1, routed)           0.000    11.428    vs0/data_o_reg[6]_i_363_n_0
    SLICE_X37Y2          MUXF8 (Prop_muxf8_I0_O)      0.104    11.532 r  vs0/data_o_reg[6]_i_165/O
                         net (fo=1, routed)           0.718    12.250    vs0/data_o_reg[6]_i_165_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I1_O)        0.316    12.566 r  vs0/data_o[6]_i_75/O
                         net (fo=1, routed)           1.057    13.623    vs0/data_o[6]_i_75_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.747 r  vs0/data_o[6]_i_37/O
                         net (fo=1, routed)           0.000    13.747    vs0/data_o[6]_i_37_n_0
    SLICE_X34Y20         MUXF7 (Prop_muxf7_I0_O)      0.241    13.988 r  vs0/data_o_reg[6]_i_19/O
                         net (fo=1, routed)           0.960    14.948    vs0/data_o_reg[6]_i_19_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.298    15.246 r  vs0/data_o[6]_i_10/O
                         net (fo=1, routed)           0.451    15.697    vs0/data_o[6]_i_10_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.124    15.821 r  vs0/data_o[6]_i_4/O
                         net (fo=1, routed)           0.263    16.084    ram0/data_o_reg[6]_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    16.208 r  ram0/data_o[6]_i_1/O
                         net (fo=1, routed)           0.000    16.208    ram0/data_o[6]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  ram0/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.433    14.805    ram0/clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  ram0/data_o_reg[6]/C
                         clock pessimism              0.187    14.992    
                         clock uncertainty           -0.035    14.956    
    SLICE_X31Y26         FDRE (Setup_fdre_C_D)        0.031    14.987    ram0/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -16.208    
  -------------------------------------------------------------------
                         slack                                 -1.220    

Slack (VIOLATED) :        -1.184ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 4.864ns (43.595%)  route 6.293ns (56.405%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.549     5.101    clk_IBUF_BUFG
    SLICE_X39Y23         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDSE (Prop_fdse_C_Q)         0.456     5.557 r  score_reg[0]/Q
                         net (fo=16, routed)          0.201     5.757    usr_led_OBUF[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.133 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.583     6.717    vs0/O[0]
    SLICE_X37Y23         LUT2 (Prop_lut2_I0_O)        0.295     7.012 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.012    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.592 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.495     8.087    ram0/PCOUT[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.302     8.389 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.389    vs0/S[0]
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.790 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.012 r  vs0/g0_b1__0__0__0__0_i_2/O[0]
                         net (fo=5356, routed)        1.928    10.940    ram0/data_o[11]_i_172[0]
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.299    11.239 r  ram0/g764_b3__0/O
                         net (fo=1, routed)           0.000    11.239    vs0/data_o_reg[3]_i_387_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    11.477 r  vs0/data_o_reg[3]_i_607/O
                         net (fo=1, routed)           0.000    11.477    vs0/data_o_reg[3]_i_607_n_0
    SLICE_X37Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    11.581 r  vs0/data_o_reg[3]_i_387/O
                         net (fo=1, routed)           1.085    12.666    vs0/data_o_reg[3]_i_387_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.316    12.982 r  vs0/data_o[3]_i_184/O
                         net (fo=1, routed)           0.543    13.525    vs0/data_o[3]_i_184_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124    13.649 r  vs0/data_o[3]_i_85/O
                         net (fo=1, routed)           0.000    13.649    vs0/data_o[3]_i_85_n_0
    SLICE_X41Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    13.866 r  vs0/data_o_reg[3]_i_42/O
                         net (fo=1, routed)           0.564    14.430    vs0/data_o_reg[3]_i_42_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.299    14.729 r  vs0/data_o[3]_i_21/O
                         net (fo=1, routed)           0.000    14.729    vs0/data_o[3]_i_21_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    14.941 r  vs0/data_o_reg[3]_i_11/O
                         net (fo=1, routed)           0.599    15.540    vs0/data_o_reg[3]_i_11_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.299    15.839 r  vs0/data_o[3]_i_4/O
                         net (fo=1, routed)           0.295    16.134    ram0/data_o_reg[3]_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.258 r  ram0/data_o[3]_i_1/O
                         net (fo=1, routed)           0.000    16.258    ram0/data_o[3]_i_1_n_0
    SLICE_X45Y37         FDRE                                         r  ram0/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.447    14.819    ram0/clk_IBUF_BUFG
    SLICE_X45Y37         FDRE                                         r  ram0/data_o_reg[3]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.032    15.074    ram0/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                 -1.184    

Slack (VIOLATED) :        -1.156ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.099ns  (logic 4.918ns (44.309%)  route 6.181ns (55.691%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.549     5.101    clk_IBUF_BUFG
    SLICE_X39Y23         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDSE (Prop_fdse_C_Q)         0.456     5.557 r  score_reg[0]/Q
                         net (fo=16, routed)          0.201     5.757    usr_led_OBUF[0]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.133 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.583     6.717    vs0/O[0]
    SLICE_X37Y23         LUT2 (Prop_lut2_I0_O)        0.295     7.012 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.012    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.592 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.495     8.087    ram0/PCOUT[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.302     8.389 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.389    vs0/S[0]
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.790 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.012 r  vs0/g0_b1__0__0__0__0_i_2/O[0]
                         net (fo=5356, routed)        2.054    11.065    ram0/data_o[11]_i_172[0]
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.299    11.364 r  ram0/g596_b1__0/O
                         net (fo=1, routed)           0.000    11.364    vs0/data_o_reg[1]_i_445_0
    SLICE_X8Y26          MUXF7 (Prop_muxf7_I0_O)      0.241    11.605 r  vs0/data_o_reg[1]_i_595/O
                         net (fo=1, routed)           0.000    11.605    vs0/data_o_reg[1]_i_595_n_0
    SLICE_X8Y26          MUXF8 (Prop_muxf8_I0_O)      0.098    11.703 r  vs0/data_o_reg[1]_i_445/O
                         net (fo=1, routed)           0.887    12.591    vs0/data_o_reg[1]_i_445_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I3_O)        0.319    12.910 r  vs0/data_o[1]_i_230/O
                         net (fo=1, routed)           0.000    12.910    vs0/data_o[1]_i_230_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    13.157 r  vs0/data_o_reg[1]_i_111/O
                         net (fo=1, routed)           0.783    13.939    vs0/data_o_reg[1]_i_111_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I2_O)        0.298    14.237 r  vs0/data_o[1]_i_60/O
                         net (fo=1, routed)           0.000    14.237    vs0/data_o[1]_i_60_n_0
    SLICE_X13Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    14.475 r  vs0/data_o_reg[1]_i_29/O
                         net (fo=1, routed)           0.561    15.037    vs0/data_o_reg[1]_i_29_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.298    15.335 r  vs0/data_o[1]_i_12/O
                         net (fo=1, routed)           0.336    15.670    vs0/data_o[1]_i_12_n_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.794 r  vs0/data_o[1]_i_4/O
                         net (fo=1, routed)           0.282    16.076    ram0/data_o_reg[1]_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.200 r  ram0/data_o[1]_i_1/O
                         net (fo=1, routed)           0.000    16.200    ram0/data_o[1]_i_1_n_0
    SLICE_X30Y34         FDRE                                         r  ram0/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.442    14.814    ram0/clk_IBUF_BUFG
    SLICE_X30Y34         FDRE                                         r  ram0/data_o_reg[1]/C
                         clock pessimism              0.187    15.001    
                         clock uncertainty           -0.035    14.965    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.079    15.044    ram0/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -16.200    
  -------------------------------------------------------------------
                         slack                                 -1.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 current_pos_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            this_pos_is_block_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.751%)  route 0.270ns (59.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  current_pos_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  current_pos_x_reg[3]/Q
                         net (fo=29, routed)          0.270     1.892    current_pos_x[3]
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.937 r  this_pos_is_block_i_1/O
                         net (fo=1, routed)           0.000     1.937    block
    SLICE_X43Y52         FDRE                                         r  this_pos_is_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  this_pos_is_block_reg/C
                         clock pessimism             -0.245     1.743    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.091     1.834    this_pos_is_block_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 food_clock_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            food_clock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  food_clock_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  food_clock_reg[19]/Q
                         net (fo=2, routed)           0.118     1.738    food_clock_reg[19]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  food_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    food_clock_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.953 r  food_clock_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    food_clock_reg[20]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  food_clock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  food_clock_reg[20]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.848    food_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 food_clock_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            food_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  food_clock_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  food_clock_reg[19]/Q
                         net (fo=2, routed)           0.118     1.738    food_clock_reg[19]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  food_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    food_clock_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.964 r  food_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.964    food_clock_reg[20]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  food_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  food_clock_reg[22]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.848    food_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 current_pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.187ns (35.974%)  route 0.333ns (64.026%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  current_pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  current_pos_x_reg[1]/Q
                         net (fo=35, routed)          0.333     1.954    vs0/b_x_reg[3][1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.046     2.000 r  vs0/b_x[2]_i_1/O
                         net (fo=1, routed)           0.000     2.000    b_x01_out[2]
    SLICE_X34Y47         FDRE                                         r  b_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  b_x_reg[2]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.131     1.873    b_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 current_pos_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.912%)  route 0.305ns (62.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  current_pos_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  current_pos_y_reg[2]/Q
                         net (fo=33, routed)          0.305     1.926    vs0/b_y_reg[3][2]
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.971 r  vs0/b_y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.971    b_y00_out[3]
    SLICE_X35Y51         FDRE                                         r  b_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.827     1.986    clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  b_y_reg[3]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.091     1.832    b_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 food_clock_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            food_clock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  food_clock_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  food_clock_reg[19]/Q
                         net (fo=2, routed)           0.118     1.738    food_clock_reg[19]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  food_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    food_clock_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.989 r  food_clock_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.989    food_clock_reg[20]_i_1_n_6
    SLICE_X41Y50         FDRE                                         r  food_clock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  food_clock_reg[21]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.848    food_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 food_clock_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            food_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  food_clock_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  food_clock_reg[19]/Q
                         net (fo=2, routed)           0.118     1.738    food_clock_reg[19]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  food_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    food_clock_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.989 r  food_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.989    food_clock_reg[20]_i_1_n_4
    SLICE_X41Y50         FDRE                                         r  food_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  food_clock_reg[23]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.848    food_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 food_clock_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            food_clock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.834%)  route 0.119ns (23.166%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  food_clock_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  food_clock_reg[19]/Q
                         net (fo=2, routed)           0.118     1.738    food_clock_reg[19]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  food_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    food_clock_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.938 r  food_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.938    food_clock_reg[20]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.992 r  food_clock_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.992    food_clock_reg[24]_i_1_n_7
    SLICE_X41Y51         FDRE                                         r  food_clock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  food_clock_reg[24]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.848    food_clock_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 food_clock_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            food_size_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.507%)  route 0.288ns (55.493%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  food_clock_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  food_clock_reg[29]/Q
                         net (fo=2, routed)           0.218     1.833    food_clock_reg[29]
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.878 r  food_clock[0]_i_4/O
                         net (fo=2, routed)           0.070     1.948    food_clock[0]_i_4_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.993 r  food_size_i_1/O
                         net (fo=1, routed)           0.000     1.993    food_size_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  food_size_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.836     1.994    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  food_size_reg/C
                         clock pessimism             -0.245     1.749    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.091     1.840    food_size_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 food_clock_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            food_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.321%)  route 0.119ns (22.679%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  food_clock_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  food_clock_reg[19]/Q
                         net (fo=2, routed)           0.118     1.738    food_clock_reg[19]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.898 r  food_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    food_clock_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.938 r  food_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.938    food_clock_reg[20]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.003 r  food_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.003    food_clock_reg[24]_i_1_n_5
    SLICE_X41Y51         FDRE                                         r  food_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  food_clock_reg[26]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.848    food_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y49    P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y49    P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47    b_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47    b_x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47    b_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46    b_x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y46    b_y_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48    b_y_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48    b_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49    P_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49    P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49    P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49    P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47    b_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47    b_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47    b_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47    b_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47    b_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47    b_x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49    P_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49    P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49    P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49    P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47    b_x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47    b_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47    b_x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47    b_x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47    b_x_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47    b_x_reg[2]/C



