mdp

module final
    s : [ 0 .. 7 ];

    [] s=0 -> 1:(s'=5);
    [] s=1|s=2|s=3 -> 1:(s'=7); 
    [] s=4 -> 1:(s'=6);
    [] s=7 -> true;
endmodule

init
    s=0|s=1|s=2|s=3|s=4
endinit
