INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config11_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_config11_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1_rom
INFO: [VRFC 10-311] analyzing module sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_0_0_0_0_0_0_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/pointwise_conv_1d_cl_0_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv_1d_cl_0_0_0_0_0_0
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv_1d_latency_cl_0_0_0_0_0_0_0...
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.pointwise_conv_1d_cl_0_0_0_0_0_0
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_8_5_3_...
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_8_5_3_...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_8_5_3_...
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_8_5_3_...
Compiling module xil_defaultlib.sigmoid_ap_fixed_ap_fixed_sigmoi...
Compiling module xil_defaultlib.sigmoid_ap_fixed_ap_fixed_sigmoi...
Compiling module xil_defaultlib.sigmoid_ap_fixed_ap_fixed_sigmoi...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject
