<document>

<filing_date>
2020-03-23
</filing_date>

<publication_date>
2020-12-30
</publication_date>

<priority_date>
2019-06-28
</priority_date>

<ipc_classes>
G06F21/64,H04L9/32
</ipc_classes>

<assignee>
INTEL CORPORATION
</assignee>

<inventors>
SASTRY, MANOJ
GHOSH, Santosh
Iyer, Prakash
Lu, Ting
</inventors>

<docdb_family_id>
68160044
</docdb_family_id>

<title>
DIGITAL SIGNATURE VERIFICATION ENGINE FOR RECONFIGURABLE CIRCUIT DEVICES
</title>

<abstract>
Embodiments are directed to a digital signature verification engine for reconfigurable circuit devices. An embodiment of an apparatus includes one or more processors; and a reconfigurable circuit device, the reconfigurable circuit device including digital signal processing (DSP) blocks and logic elements (LEs), wherein the one or more processors are to configure the reconfigurable circuit device to operate as a signature verification engine for a bit stream, the signature verification engine including a hybrid multiplication unit, the hybrid multiplication unit combining a set of LEs and a set of the DSPs to multiply operands for signature verification.
</abstract>

<claims>
1. An apparatus comprising: one or more processors; and a reconfigurable circuit device, the reconfigurable circuit device including: a plurality of digital signal processing (DSP) blocks, and a plurality of logic elements (LEs); wherein the one or more processors are to configure the reconfigurable circuit device to operate as a signature verification engine for a bit stream, the signature verification engine including:
a hybrid multiplication unit, the hybrid multiplication unit combining a set of the plurality of LEs and a set of the plurality of DSPs to multiply operands for signature verification.
2. The apparatus of claim 1, wherein the reconfigurable circuit device is one of an FPGA (Field Programmable Gate Array) or CPLD (Complex Programmable Logic Device).
3. The apparatus of claim 1, wherein the signature verification engine is an ECDSA (Elliptic Curve Digital Signature Algorithm) engine.
4. The apparatus of claim 3, wherein the hybrid multiplication unit is to iterate a calculation a plurality of times to generate a product of a multiplication operation.
5. The apparatus of claim 4, wherein the hybrid multiplication unit is to perform multiplication for Galois field computations.
6. The apparatus of claim 3, wherein the reconfigurable circuit device further includes a block random access memory (BRAM), and wherein configuring the reconfigurable circuit device to operate as a signature verification engine for a bit stream includes the one or more processors to configure two memory blocks in the BRAM for duplicate data entries.
7. The apparatus of claim 3, wherein the signature verification engine is to receive a hash of a bitstream for verification.
8. The apparatus of claim 3, wherein configuring the reconfigurable circuit device to operate as a signature verification engine for a bit stream includes the one or more processors to provide curve parameters, a public key, and a signature for the signature verification engine.
9. One or more non-transitory computer-readable storage mediums having stored thereon executable computer program instructions that, when executed by one or more processors, cause the one or more processors to perform operations comprising: configuring a reconfigurable circuit device to operate as a signature verification engine for a bit stream, the reconfigurable circuit device including a plurality of digital signal processing (DSP) blocks and a plurality of logic elements (LEs); generating a hash of a bit stream; and performing a signature verification for the bit stream utilizing the signature verification engine; wherein the signature verification engine includes a hybrid multiplication unit, the hybrid multiplication unit combining a set of the plurality of LEs and a set of the plurality of DSPs to multiply operands for the signature verification.
10. The one or more mediums of claim 9, wherein the reconfigurable circuit device is one of an FPGA (Field Programmable Gate Array) or CPLD (Complex Programmable Logic Device).
11. The one or more mediums of claim 9, wherein configuring the reconfigurable circuit device to operate as a signature verification engine for a bit stream includes configuring the reconfigurable circuit device to operate as an ECDSA (Elliptic Curve Digital Signature Algorithm) engine.
12. The one or more mediums of claim 11, wherein the instructions include instructions for:
iterating a calculation a plurality of times with the hybrid multiplication unit to generate a product of a multiplication operation.
13. The one or more mediums of claim 12, wherein the hybrid multiplication unit is to perform multiplication for Galois field computations.
14. The one or more mediums of claim 11, wherein the reconfigurable circuit device further includes a block random access memory (BRAM), and wherein configuring the reconfigurable circuit device to operate as a signature verification engine for a bit stream includes configuring two memory blocks in the BRAM for duplicate data entries.
15. The one or more mediums of claim 11, wherein configuring the reconfigurable circuit device to operate as a signature verification engine for a bit stream includes providing curve parameters, a public key, and a signature for the signature verification engine.
</claims>
</document>
