
;; Function FMC_NORSRAM_Init (FMC_NORSRAM_Init, funcdef_no=329, decl_uid=9178, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 26 count 18 (    1)


FMC_NORSRAM_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,17u} r13={1d,17u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,10u} r102={1d,17u} r103={1d,16u} r113={1d,9u} r114={1d,1u} r115={1d,1u} r116={1d,3u} r129={1d,3u} r130={1d,3u} r133={1d,1u,1e} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u,1e} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,3u} r167={1d,1u} r169={1d,1u,1e} r176={1d,20u} r177={1d,32u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} 
;;    total ref usage 315{100d,212u,3e} in 187{187 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,32] 102[33,33] 103[34,34] 113[35,35] 114[36,36] 115[37,37] 116[38,38] 129[39,39] 130[40,40] 133[41,41] 135[42,42] 136[43,43] 138[44,44] 139[45,45] 140[46,46] 142[47,47] 145[48,48] 146[49,49] 147[50,50] 148[51,51] 149[52,52] 150[53,53] 151[54,54] 152[55,55] 153[56,56] 154[57,57] 167[58,58] 169[59,59] 176[60,60] 177[61,61] 179[62,62] 180[63,63] 181[64,64] 182[65,65] 183[66,66] 184[67,67] 185[68,68] 186[69,69] 187[70,70] 188[71,71] 189[72,72] 190[73,73] 191[74,74] 192[75,75] 193[76,76] 194[77,77] 195[78,78] 196[79,79] 197[80,80] 198[81,81] 199[82,82] 200[83,83] 201[84,84] 202[85,85] 203[86,86] 204[87,87] 205[88,88] 206[89,89] 207[90,90] 208[91,91] 209[92,92] 210[93,93] 211[94,94] 212[95,95] 214[96,96] 215[97,97] 216[98,98] 217[99,99] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d33(102){ }d34(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[33],103[34]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[33],103[34]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[33],103[34]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d33(bb 0 insn -1) }u3(103){ d34(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 115 116 129 130 133 135 154 176 177 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 115 116 129 130 133 135 154 176 177 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[33],103[34]
;; rd  gen 	(41) 100[32],113[35],114[36],115[37],116[38],129[39],130[40],133[41],135[42],154[57],176[60],177[61],179[62],180[63],181[64],182[65],183[66],184[67],185[68],186[69],187[70],188[71],189[72],190[73],191[74],192[75],193[76],194[77],195[78],196[79],197[80],198[81],199[82],200[83],201[84],202[85],203[86],204[87],205[88],206[89],207[90]
;; rd  kill	(49) 100[24,25,26,27,28,29,30,31,32],113[35],114[36],115[37],116[38],129[39],130[40],133[41],135[42],154[57],176[60],177[61],179[62],180[63],181[64],182[65],183[66],184[67],185[68],186[69],187[70],188[71],189[72],190[73],191[74],192[75],193[76],194[77],195[78],196[79],197[80],198[81],199[82],200[83],201[84],202[85],203[86],204[87],205[88],206[89],207[90]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; rd  out 	(8) 7[5],13[6],102[33],103[34],113[35],130[40],176[60],177[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[3]->( 4 16 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u89(7){ d5(bb 0 insn -1) }u90(13){ d6(bb 0 insn -1) }u91(102){ d33(bb 0 insn -1) }u92(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[33],103[34],113[35],130[40],176[60],177[61]
;; rd  gen 	(1) 100[31]
;; rd  kill	(9) 100[24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; rd  out 	(8) 7[5],13[6],102[33],103[34],113[35],130[40],176[60],177[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u95(7){ d5(bb 0 insn -1) }u96(13){ d6(bb 0 insn -1) }u97(102){ d33(bb 0 insn -1) }u98(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 136 138 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  gen 	 136 138 208
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[33],103[34],113[35],130[40],176[60],177[61]
;; rd  gen 	(3) 136[43],138[44],208[91]
;; rd  kill	(3) 136[43],138[44],208[91]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; rd  out 	(8) 7[5],13[6],102[33],103[34],113[35],130[40],176[60],177[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[5]->( 6 16 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u104(7){ d5(bb 0 insn -1) }u105(13){ d6(bb 0 insn -1) }u106(102){ d33(bb 0 insn -1) }u107(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[33],103[34],113[35],130[40],176[60],177[61]
;; rd  gen 	(1) 100[30]
;; rd  kill	(9) 100[24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; rd  out 	(8) 7[5],13[6],102[33],103[34],113[35],130[40],176[60],177[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 4 5 )->[6]->( 7 17 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u110(7){ d5(bb 0 insn -1) }u111(13){ d6(bb 0 insn -1) }u112(102){ d33(bb 0 insn -1) }u113(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 176 177
;; lr  def 	 100 [cc] 139 140 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 130 176 177
;; live  gen 	 100 [cc] 139 140 209
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[33],103[34],113[35],130[40],176[60],177[61]
;; rd  gen 	(4) 100[29],139[45],140[46],209[92]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32],139[45],140[46],209[92]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 177
;; rd  out 	(7) 7[5],13[6],102[33],103[34],113[35],176[60],177[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 6 )->[7]->( 8 13 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u122(7){ d5(bb 0 insn -1) }u123(13){ d6(bb 0 insn -1) }u124(102){ d33(bb 0 insn -1) }u125(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 177
;; lr  def 	 100 [cc] 142 145 210 211 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176 177
;; live  gen 	 100 [cc] 142 145 210 211 212
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[33],103[34],113[35],176[60],177[61]
;; rd  gen 	(6) 100[28],142[47],145[48],210[93],211[94],212[95]
;; rd  kill	(14) 100[24,25,26,27,28,29,30,31,32],142[47],145[48],210[93],211[94],212[95]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 176
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 176
;; rd  out 	(7) 7[5],13[6],100[28],102[33],103[34],113[35],176[60]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 7 )->[8]->( 9 14 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u137(7){ d5(bb 0 insn -1) }u138(13){ d6(bb 0 insn -1) }u139(102){ d33(bb 0 insn -1) }u140(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 176
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 176
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 7[5],13[6],100[28],102[33],103[34],113[35],176[60]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; rd  out 	(6) 7[5],13[6],102[33],103[34],113[35],176[60]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u142(7){ d5(bb 0 insn -1) }u143(13){ d6(bb 0 insn -1) }u144(102){ d33(bb 0 insn -1) }u145(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],113[35],176[60]
;; rd  gen 	(1) 100[27]
;; rd  kill	(9) 100[24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; rd  out 	(6) 7[5],13[6],102[33],103[34],113[35],176[60]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 9 )->[10]->( 14 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u148(7){ d5(bb 0 insn -1) }u149(13){ d6(bb 0 insn -1) }u150(102){ d33(bb 0 insn -1) }u151(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 176
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],113[35],176[60]
;; rd  gen 	(1) 100[26]
;; rd  kill	(9) 100[24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; rd  out 	(5) 7[5],13[6],102[33],103[34],176[60]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 15 9 )->[11]->( 17 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u154(7){ d5(bb 0 insn -1) }u155(13){ d6(bb 0 insn -1) }u156(102){ d33(bb 0 insn -1) }u157(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 146 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  gen 	 146 147
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],113[35],176[60]
;; rd  gen 	(2) 146[49],147[50]
;; rd  kill	(2) 146[49],147[50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[33],103[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 10 )->[12]->( 17 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u162(7){ d5(bb 0 insn -1) }u163(13){ d6(bb 0 insn -1) }u164(102){ d33(bb 0 insn -1) }u165(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 148 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  gen 	 148 149
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[33],103[34],176[60]
;; rd  gen 	(2) 148[51],149[52]
;; rd  kill	(2) 148[51],149[52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[33],103[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 7 )->[13]->( 17 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u170(7){ d5(bb 0 insn -1) }u171(13){ d6(bb 0 insn -1) }u172(102){ d33(bb 0 insn -1) }u173(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 150 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  gen 	 150 151
;; live  kill	
;; rd  in  	(7) 7[5],13[6],100[28],102[33],103[34],113[35],176[60]
;; rd  gen 	(2) 150[53],151[54]
;; rd  kill	(2) 150[53],151[54]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[33],103[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 8 10 )->[14]->( 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u178(7){ d5(bb 0 insn -1) }u179(13){ d6(bb 0 insn -1) }u180(102){ d33(bb 0 insn -1) }u181(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 152 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  gen 	 152 153
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],113[35],176[60]
;; rd  gen 	(2) 152[55],153[56]
;; rd  kill	(2) 152[55],153[56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[33],103[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 16 )->[15]->( 11 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u186(7){ d5(bb 0 insn -1) }u187(13){ d6(bb 0 insn -1) }u188(102){ d33(bb 0 insn -1) }u189(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; lr  def 	 167 169 214 215 216
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; live  gen 	 167 169 214 215 216
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],176[60],177[61]
;; rd  gen 	(5) 167[58],169[59],214[96],215[97],216[98]
;; rd  kill	(5) 167[58],169[59],214[96],215[97],216[98]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; rd  out 	(5) 7[5],13[6],102[33],103[34],176[60]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 3 5 )->[16]->( 15 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u199(7){ d5(bb 0 insn -1) }u200(13){ d6(bb 0 insn -1) }u201(102){ d33(bb 0 insn -1) }u202(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc] 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; live  gen 	 100 [cc] 217
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[33],103[34],113[35],130[40],176[60],177[61]
;; rd  gen 	(2) 100[25],217[99]
;; rd  kill	(10) 100[24,25,26,27,28,29,30,31,32],217[99]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 177
;; rd  out 	(6) 7[5],13[6],102[33],103[34],176[60],177[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 16 6 11 12 13 14 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u206(7){ d5(bb 0 insn -1) }u207(13){ d6(bb 0 insn -1) }u208(102){ d33(bb 0 insn -1) }u209(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[33],103[34],113[35],176[60],177[61]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[33],103[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 17 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u211(0){ d0(bb 17 insn 250) }u212(7){ d5(bb 0 insn -1) }u213(13){ d6(bb 0 insn -1) }u214(102){ d33(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[33],103[34]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 17 insn 250) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 128 to worklist
  Adding insn 125 to worklist
  Adding insn 94 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 131 to worklist
  Adding insn 137 to worklist
  Adding insn 134 to worklist
  Adding insn 145 to worklist
  Adding insn 155 to worklist
  Adding insn 151 to worklist
  Adding insn 149 to worklist
  Adding insn 171 to worklist
  Adding insn 168 to worklist
  Adding insn 163 to worklist
  Adding insn 176 to worklist
  Adding insn 179 to worklist
  Adding insn 182 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 209 to worklist
  Adding insn 207 to worklist
  Adding insn 218 to worklist
  Adding insn 216 to worklist
  Adding insn 234 to worklist
  Adding insn 229 to worklist
  Adding insn 244 to worklist
  Adding insn 251 to worklist
Finished finding needed instructions:
  Adding insn 250 to worklist
Processing use of (reg 0 r0) in insn 251:
Processing use of (reg 100 cc) in insn 244:
  Adding insn 243 to worklist
Processing use of (reg 217 [ Init_55(D)->MaxChipSelectPulse ]) in insn 243:
  Adding insn 242 to worklist
Processing use of (reg 177 [ Init ]) in insn 242:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 176 [ Device ]) in insn 229:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 167 [ _84 ]) in insn 234:
  Adding insn 233 to worklist
Processing use of (reg 176 [ Device ]) in insn 234:
Processing use of (reg 214) in insn 233:
  Adding insn 231 to worklist
Processing use of (reg 216 [ Init_55(D)->MaxChipSelectPulseTime ]) in insn 233:
  Adding insn 232 to worklist
Processing use of (reg 177 [ Init ]) in insn 232:
Processing use of (reg 169 [ _87 ]) in insn 231:
Processing use of (reg 215) in insn 231:
  Adding insn 230 to worklist
Processing use of (reg 176 [ Device ]) in insn 216:
Processing use of (reg 153 [ _49 ]) in insn 218:
  Adding insn 217 to worklist
Processing use of (reg 176 [ Device ]) in insn 218:
Processing use of (reg 152 [ _48 ]) in insn 217:
Processing use of (reg 176 [ Device ]) in insn 207:
Processing use of (reg 151 [ _47 ]) in insn 209:
  Adding insn 208 to worklist
Processing use of (reg 176 [ Device ]) in insn 209:
Processing use of (reg 150 [ _46 ]) in insn 208:
Processing use of (reg 176 [ Device ]) in insn 198:
Processing use of (reg 149 [ _45 ]) in insn 200:
  Adding insn 199 to worklist
Processing use of (reg 176 [ Device ]) in insn 200:
Processing use of (reg 148 [ _44 ]) in insn 199:
Processing use of (reg 176 [ Device ]) in insn 189:
Processing use of (reg 147 [ _43 ]) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 176 [ Device ]) in insn 191:
Processing use of (reg 146 [ _42 ]) in insn 190:
Processing use of (reg 100 cc) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 113 [ _1 ]) in insn 181:
  Adding insn 31 to worklist
Processing use of (reg 177 [ Init ]) in insn 31:
Processing use of (reg 100 cc) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 113 [ _1 ]) in insn 178:
Processing use of (reg 100 cc) in insn 176:
  Adding insn 170 to worklist
Processing use of (reg 113 [ _1 ]) in insn 170:
Processing use of (reg 176 [ Device ]) in insn 163:
Processing use of (reg 145 [ _41 ]) in insn 168:
  Adding insn 167 to worklist
Processing use of (reg 176 [ Device ]) in insn 168:
Processing use of (reg 210) in insn 167:
  Adding insn 165 to worklist
Processing use of (reg 212 [ Init_55(D)->MaxChipSelectPulseTime ]) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 177 [ Init ]) in insn 166:
Processing use of (reg 142 [ _38 ]) in insn 165:
Processing use of (reg 211) in insn 165:
  Adding insn 164 to worklist
Processing use of (reg 100 cc) in insn 171:
Processing use of (reg 176 [ Device ]) in insn 149:
Processing use of (reg 140 [ _36 ]) in insn 151:
  Adding insn 150 to worklist
Processing use of (reg 176 [ Device ]) in insn 151:
Processing use of (reg 130 [ _26 ]) in insn 150:
  Adding insn 73 to worklist
Processing use of (reg 139 [ _35 ]) in insn 150:
Processing use of (reg 177 [ Init ]) in insn 73:
Processing use of (reg 100 cc) in insn 155:
  Adding insn 154 to worklist
Processing use of (reg 209 [ Init_55(D)->MaxChipSelectPulse ]) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 177 [ Init ]) in insn 153:
Processing use of (reg 100 cc) in insn 145:
  Adding insn 144 to worklist
Processing use of (reg 113 [ _1 ]) in insn 144:
Processing use of (reg 176 [ Device ]) in insn 134:
Processing use of (reg 138 [ _34 ]) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 176 [ Device ]) in insn 137:
Processing use of (reg 208) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 136 [ _32 ]) in insn 135:
Processing use of (reg 100 cc) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 113 [ _1 ]) in insn 130:
Processing use of (reg 113 [ _1 ]) in insn 34:
Processing use of (reg 176 [ Device ]) in insn 34:
Processing use of (reg 113 [ _1 ]) in insn 36:
Processing use of (reg 115 [ _3 ]) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 176 [ Device ]) in insn 36:
Processing use of (reg 114 [ _2 ]) in insn 35:
Processing use of (reg 113 [ _1 ]) in insn 94:
Processing use of (reg 176 [ Device ]) in insn 94:
Processing use of (reg 113 [ _1 ]) in insn 125:
Processing use of (reg 135 [ _31 ]) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 176 [ Device ]) in insn 125:
Processing use of (reg 154 [ flashaccess ]) in insn 124:
  Adding insn 294 to worklist
Processing use of (reg 207) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 203) in insn 123:
  Adding insn 120 to worklist
Processing use of (reg 206) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 133 [ _29 ]) in insn 122:
Processing use of (reg 205) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 201) in insn 120:
  Adding insn 118 to worklist
Processing use of (reg 204 [ Init_55(D)->PageSize ]) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 177 [ Init ]) in insn 119:
Processing use of (reg 200) in insn 118:
  Adding insn 116 to worklist
Processing use of (reg 202 [ Init_55(D)->NBLSetupTime ]) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 177 [ Init ]) in insn 117:
Processing use of (reg 130 [ _26 ]) in insn 116:
Processing use of (reg 199) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 129 [ _25 ]) in insn 115:
  Adding insn 69 to worklist
Processing use of (reg 197) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 195) in insn 114:
  Adding insn 112 to worklist
Processing use of (reg 198 [ Init_55(D)->WriteBurst ]) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 177 [ Init ]) in insn 113:
Processing use of (reg 193) in insn 112:
  Adding insn 110 to worklist
Processing use of (reg 196 [ Init_55(D)->AsynchronousWait ]) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 177 [ Init ]) in insn 111:
Processing use of (reg 191) in insn 110:
  Adding insn 108 to worklist
Processing use of (reg 194 [ Init_55(D)->ExtendedMode ]) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 177 [ Init ]) in insn 109:
Processing use of (reg 189) in insn 108:
  Adding insn 106 to worklist
Processing use of (reg 192 [ Init_55(D)->WaitSignal ]) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 177 [ Init ]) in insn 107:
Processing use of (reg 187) in insn 106:
  Adding insn 104 to worklist
Processing use of (reg 190 [ Init_55(D)->WriteOperation ]) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 177 [ Init ]) in insn 105:
Processing use of (reg 185) in insn 104:
  Adding insn 102 to worklist
Processing use of (reg 188 [ Init_55(D)->WaitSignalActive ]) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 177 [ Init ]) in insn 103:
Processing use of (reg 183) in insn 102:
  Adding insn 100 to worklist
Processing use of (reg 186 [ Init_55(D)->WaitSignalPolarity ]) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 177 [ Init ]) in insn 101:
Processing use of (reg 181) in insn 100:
  Adding insn 98 to worklist
Processing use of (reg 184 [ Init_55(D)->BurstAccessMode ]) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 177 [ Init ]) in insn 99:
Processing use of (reg 179) in insn 98:
  Adding insn 96 to worklist
Processing use of (reg 182 [ Init_55(D)->MemoryDataWidth ]) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 177 [ Init ]) in insn 97:
Processing use of (reg 116 [ _4 ]) in insn 96:
  Adding insn 38 to worklist
Processing use of (reg 180 [ Init_55(D)->DataAddressMux ]) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 177 [ Init ]) in insn 95:
Processing use of (reg 177 [ Init ]) in insn 38:
Processing use of (reg 177 [ Init ]) in insn 69:
Processing use of (reg 100 cc) in insn 294:
  Adding insn 293 to worklist
Processing use of (reg 116 [ _4 ]) in insn 293:
Processing use of (reg 100 cc) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 129 [ _25 ]) in insn 127:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NORSRAM_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,17u} r13={1d,17u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,10u} r102={1d,17u} r103={1d,16u} r113={1d,9u} r114={1d,1u} r115={1d,1u} r116={1d,3u} r129={1d,3u} r130={1d,3u} r133={1d,1u,1e} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u,1e} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,3u} r167={1d,1u} r169={1d,1u,1e} r176={1d,20u} r177={1d,32u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} 
;;    total ref usage 315{100d,212u,3e} in 187{187 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 176 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":179:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 177 [ Init ])
        (reg:SI 1 r1 [ Init ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":179:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Init ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":180:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":181:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":182:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":185:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":186:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":187:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":188:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":189:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":190:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":191:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":192:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":193:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":194:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":195:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":196:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":197:3 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":198:3 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":199:3 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":200:3 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":201:3 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":202:3 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 -1
     (nil))
(insn 31 30 34 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 177 [ Init ]) [1 Init_55(D)->NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 31 35 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 176 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_7]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 36 35 37 2 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 176 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_7]+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 37 36 38 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":208:3 -1
     (nil))
(insn 38 37 293 2 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 8 [0x8])) [1 Init_55(D)->MemoryType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":208:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 293 38 294 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":214:17 268 {*arm_cmpsi_insn}
     (nil))
(insn 294 293 44 2 (set (reg/v:SI 154 [ flashaccess ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 64 [0x40])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":214:17 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 44 294 45 2 (var_location:SI flashaccess (reg/v:SI 154 [ flashaccess ])) -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":217:3 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SI D#15 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 4 [0x4])) [1 Init_55(D)->DataAddressMux+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":218:19 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:SI D#14 (ior:SI (debug_expr:SI D#15)
        (reg/v:SI 154 [ flashaccess ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":217:45 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:SI D#13 (ior:SI (debug_expr:SI D#14)
        (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":218:45 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:SI D#16 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 12 [0xc])) [1 Init_55(D)->MemoryDataWidth+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":220:19 -1
     (nil))
(debug_insn 50 49 51 2 (var_location:SI D#12 (ior:SI (debug_expr:SI D#13)
        (debug_expr:SI D#16))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":219:45 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:SI D#17 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 16 [0x10])) [1 Init_55(D)->BurstAccessMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":221:19 -1
     (nil))
(debug_insn 52 51 53 2 (var_location:SI D#11 (ior:SI (debug_expr:SI D#12)
        (debug_expr:SI D#17))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":220:45 -1
     (nil))
(debug_insn 53 52 54 2 (var_location:SI D#18 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 20 [0x14])) [1 Init_55(D)->WaitSignalPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":222:19 -1
     (nil))
(debug_insn 54 53 55 2 (var_location:SI D#10 (ior:SI (debug_expr:SI D#11)
        (debug_expr:SI D#18))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":221:45 -1
     (nil))
(debug_insn 55 54 56 2 (var_location:SI D#19 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 24 [0x18])) [1 Init_55(D)->WaitSignalActive+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":223:19 -1
     (nil))
(debug_insn 56 55 57 2 (var_location:SI D#9 (ior:SI (debug_expr:SI D#10)
        (debug_expr:SI D#19))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":222:45 -1
     (nil))
(debug_insn 57 56 58 2 (var_location:SI D#20 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 28 [0x1c])) [1 Init_55(D)->WriteOperation+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":224:19 -1
     (nil))
(debug_insn 58 57 59 2 (var_location:SI D#8 (ior:SI (debug_expr:SI D#9)
        (debug_expr:SI D#20))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":223:45 -1
     (nil))
(debug_insn 59 58 60 2 (var_location:SI D#21 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 32 [0x20])) [1 Init_55(D)->WaitSignal+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":225:19 -1
     (nil))
(debug_insn 60 59 61 2 (var_location:SI D#7 (ior:SI (debug_expr:SI D#8)
        (debug_expr:SI D#21))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":224:45 -1
     (nil))
(debug_insn 61 60 62 2 (var_location:SI D#22 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 36 [0x24])) [1 Init_55(D)->ExtendedMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":226:19 -1
     (nil))
(debug_insn 62 61 63 2 (var_location:SI D#6 (ior:SI (debug_expr:SI D#7)
        (debug_expr:SI D#22))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":225:45 -1
     (nil))
(debug_insn 63 62 64 2 (var_location:SI D#23 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 40 [0x28])) [1 Init_55(D)->AsynchronousWait+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":227:19 -1
     (nil))
(debug_insn 64 63 65 2 (var_location:SI D#5 (ior:SI (debug_expr:SI D#6)
        (debug_expr:SI D#23))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":226:45 -1
     (nil))
(debug_insn 65 64 66 2 (var_location:SI D#24 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 44 [0x2c])) [1 Init_55(D)->WriteBurst+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":228:19 -1
     (nil))
(debug_insn 66 65 67 2 (var_location:SI D#4 (ior:SI (debug_expr:SI D#5)
        (debug_expr:SI D#24))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":217:12 -1
     (nil))
(debug_insn 67 66 68 2 (var_location:SI btcr_reg (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":217:12 -1
     (nil))
(debug_insn 68 67 69 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":230:3 -1
     (nil))
(insn 69 68 70 2 (set (reg:SI 129 [ _25 ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 48 [0x30])) [1 Init_55(D)->ContinuousClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":230:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 70 69 71 2 (var_location:SI D#3 (ior:SI (debug_expr:SI D#4)
        (reg:SI 129 [ _25 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":230:12 -1
     (nil))
(debug_insn 71 70 72 2 (var_location:SI btcr_reg (debug_expr:SI D#3)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":230:12 -1
     (nil))
(debug_insn 72 71 73 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":231:3 -1
     (nil))
(insn 73 72 74 2 (set (reg:SI 130 [ _26 ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 52 [0x34])) [1 Init_55(D)->WriteFifo+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":231:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 74 73 75 2 (var_location:SI D#2 (ior:SI (debug_expr:SI D#3)
        (reg:SI 130 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":231:12 -1
     (nil))
(debug_insn 75 74 76 2 (var_location:SI btcr_reg (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":231:12 -1
     (nil))
(debug_insn 76 75 77 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":232:3 -1
     (nil))
(debug_insn 77 76 78 2 (var_location:SI D#25 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 60 [0x3c])) [1 Init_55(D)->NBLSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":232:19 -1
     (nil))
(debug_insn 78 77 79 2 (var_location:SI D#1 (ior:SI (debug_expr:SI D#2)
        (debug_expr:SI D#25))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":232:12 -1
     (nil))
(debug_insn 79 78 80 2 (var_location:SI btcr_reg (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":232:12 -1
     (nil))
(debug_insn 80 79 81 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":233:3 -1
     (nil))
(debug_insn 81 80 82 2 (var_location:SI D#26 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 56 [0x38])) [1 Init_55(D)->PageSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":233:19 -1
     (nil))
(debug_insn 82 81 83 2 (var_location:SI btcr_reg (ior:SI (debug_expr:SI D#1)
        (debug_expr:SI D#26))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":233:12 -1
     (nil))
(debug_insn 83 82 84 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":235:3 -1
     (nil))
(debug_insn 84 83 85 2 (var_location:SI mask (const_int 588671 [0x8fb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":235:8 -1
     (nil))
(debug_insn 85 84 86 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":249:3 -1
     (nil))
(debug_insn 86 85 87 2 (var_location:SI mask (const_int 1637247 [0x18fb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":249:8 -1
     (nil))
(debug_insn 87 86 88 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":250:3 -1
     (nil))
(debug_insn 88 87 89 2 (var_location:SI mask (const_int 3734399 [0x38fb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":250:8 -1
     (nil))
(debug_insn 89 88 90 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":251:3 -1
     (nil))
(debug_insn 90 89 91 2 (var_location:SI mask (const_int 16317311 [0xf8fb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":251:8 -1
     (nil))
(debug_insn 91 90 92 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":252:3 -1
     (nil))
(debug_insn 92 91 93 2 (var_location:SI mask (const_int 16776063 [0xfffb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":252:8 -1
     (nil))
(debug_insn 93 92 94 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 -1
     (nil))
(insn 94 93 95 2 (set (reg:SI 133 [ _29 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 176 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_7]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 2 (set (reg:SI 180 [ Init_55(D)->DataAddressMux ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 4 [0x4])) [1 Init_55(D)->DataAddressMux+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 2 (set (reg:SI 179)
        (ior:SI (reg:SI 116 [ _4 ])
            (reg:SI 180 [ Init_55(D)->DataAddressMux ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ Init_55(D)->DataAddressMux ])
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 97 96 98 2 (set (reg:SI 182 [ Init_55(D)->MemoryDataWidth ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 12 [0xc])) [1 Init_55(D)->MemoryDataWidth+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 99 2 (set (reg:SI 181)
        (ior:SI (reg:SI 179)
            (reg:SI 182 [ Init_55(D)->MemoryDataWidth ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ Init_55(D)->MemoryDataWidth ])
        (expr_list:REG_DEAD (reg:SI 179)
            (nil))))
(insn 99 98 100 2 (set (reg:SI 184 [ Init_55(D)->BurstAccessMode ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 16 [0x10])) [1 Init_55(D)->BurstAccessMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 101 2 (set (reg:SI 183)
        (ior:SI (reg:SI 181)
            (reg:SI 184 [ Init_55(D)->BurstAccessMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 184 [ Init_55(D)->BurstAccessMode ])
        (expr_list:REG_DEAD (reg:SI 181)
            (nil))))
(insn 101 100 102 2 (set (reg:SI 186 [ Init_55(D)->WaitSignalPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 20 [0x14])) [1 Init_55(D)->WaitSignalPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 103 2 (set (reg:SI 185)
        (ior:SI (reg:SI 183)
            (reg:SI 186 [ Init_55(D)->WaitSignalPolarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 186 [ Init_55(D)->WaitSignalPolarity ])
        (expr_list:REG_DEAD (reg:SI 183)
            (nil))))
(insn 103 102 104 2 (set (reg:SI 188 [ Init_55(D)->WaitSignalActive ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 24 [0x18])) [1 Init_55(D)->WaitSignalActive+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 2 (set (reg:SI 187)
        (ior:SI (reg:SI 185)
            (reg:SI 188 [ Init_55(D)->WaitSignalActive ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ Init_55(D)->WaitSignalActive ])
        (expr_list:REG_DEAD (reg:SI 185)
            (nil))))
(insn 105 104 106 2 (set (reg:SI 190 [ Init_55(D)->WriteOperation ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 28 [0x1c])) [1 Init_55(D)->WriteOperation+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 107 2 (set (reg:SI 189)
        (ior:SI (reg:SI 187)
            (reg:SI 190 [ Init_55(D)->WriteOperation ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ Init_55(D)->WriteOperation ])
        (expr_list:REG_DEAD (reg:SI 187)
            (nil))))
(insn 107 106 108 2 (set (reg:SI 192 [ Init_55(D)->WaitSignal ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 32 [0x20])) [1 Init_55(D)->WaitSignal+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 2 (set (reg:SI 191)
        (ior:SI (reg:SI 189)
            (reg:SI 192 [ Init_55(D)->WaitSignal ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ Init_55(D)->WaitSignal ])
        (expr_list:REG_DEAD (reg:SI 189)
            (nil))))
(insn 109 108 110 2 (set (reg:SI 194 [ Init_55(D)->ExtendedMode ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 36 [0x24])) [1 Init_55(D)->ExtendedMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 2 (set (reg:SI 193)
        (ior:SI (reg:SI 191)
            (reg:SI 194 [ Init_55(D)->ExtendedMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 194 [ Init_55(D)->ExtendedMode ])
        (expr_list:REG_DEAD (reg:SI 191)
            (nil))))
(insn 111 110 112 2 (set (reg:SI 196 [ Init_55(D)->AsynchronousWait ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 40 [0x28])) [1 Init_55(D)->AsynchronousWait+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 2 (set (reg:SI 195)
        (ior:SI (reg:SI 193)
            (reg:SI 196 [ Init_55(D)->AsynchronousWait ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ Init_55(D)->AsynchronousWait ])
        (expr_list:REG_DEAD (reg:SI 193)
            (nil))))
(insn 113 112 114 2 (set (reg:SI 198 [ Init_55(D)->WriteBurst ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 44 [0x2c])) [1 Init_55(D)->WriteBurst+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 113 115 2 (set (reg:SI 197)
        (ior:SI (reg:SI 195)
            (reg:SI 198 [ Init_55(D)->WriteBurst ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 198 [ Init_55(D)->WriteBurst ])
        (expr_list:REG_DEAD (reg:SI 195)
            (nil))))
(insn 115 114 116 2 (set (reg:SI 199)
        (ior:SI (reg:SI 197)
            (reg:SI 129 [ _25 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(insn 116 115 117 2 (set (reg:SI 200)
        (ior:SI (reg:SI 199)
            (reg:SI 130 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(insn 117 116 118 2 (set (reg:SI 202 [ Init_55(D)->NBLSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 60 [0x3c])) [1 Init_55(D)->NBLSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 2 (set (reg:SI 201)
        (ior:SI (reg:SI 200)
            (reg:SI 202 [ Init_55(D)->NBLSetupTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ Init_55(D)->NBLSetupTime ])
        (expr_list:REG_DEAD (reg:SI 200)
            (nil))))
(insn 119 118 120 2 (set (reg:SI 204 [ Init_55(D)->PageSize ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 56 [0x38])) [1 Init_55(D)->PageSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 121 2 (set (reg:SI 203)
        (ior:SI (reg:SI 201)
            (reg:SI 204 [ Init_55(D)->PageSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204 [ Init_55(D)->PageSize ])
        (expr_list:REG_DEAD (reg:SI 201)
            (nil))))
(insn 121 120 122 2 (set (reg:SI 205)
        (const_int -16776064 [0xffffffffff000480])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 2 (set (reg:SI 206)
        (and:SI (reg:SI 133 [ _29 ])
            (reg:SI 205))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 205)
        (expr_list:REG_DEAD (reg:SI 133 [ _29 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ _29 ])
                    (const_int -16776064 [0xffffffffff000480]))
                (nil)))))
(insn 123 122 124 2 (set (reg:SI 207)
        (ior:SI (reg:SI 203)
            (reg:SI 206))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_DEAD (reg:SI 203)
            (nil))))
(insn 124 123 125 2 (set (reg:SI 135 [ _31 ])
        (ior:SI (reg:SI 207)
            (reg/v:SI 154 [ flashaccess ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 207)
        (expr_list:REG_DEAD (reg/v:SI 154 [ flashaccess ])
            (nil))))
(insn 125 124 126 2 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 176 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_7]+0 S4 A32])
        (reg:SI 135 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _31 ])
        (nil)))
(debug_insn 126 125 127 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:3 -1
     (nil))
(insn 127 126 128 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _25 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _25 ])
        (nil)))
(jump_insn 128 127 129 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 141)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 141)
(note 129 128 130 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 130 129 131 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:66 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 131 130 132 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 238)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:66 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 238)
(note 132 131 133 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 133 132 134 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 -1
     (nil))
(insn 134 133 135 4 (set (reg:SI 136 [ _32 ])
        (mem/v:SI (reg/v/f:SI 176 [ Device ]) [1 Device_56(D)->BTCR[0]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 134 136 4 (set (reg:SI 208)
        (and:SI (reg:SI 136 [ _32 ])
            (const_int -1048577 [0xffffffffffefffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _32 ])
        (nil)))
(insn 136 135 137 4 (set (reg:SI 138 [ _34 ])
        (ior:SI (reg:SI 208)
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 208)
        (nil)))
(insn 137 136 138 4 (set (mem/v:SI (reg/v/f:SI 176 [ Device ]) [1 Device_56(D)->BTCR[0]+0 S4 A32])
        (reg:SI 138 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _34 ])
        (nil)))
(debug_insn 138 137 141 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":262:3 -1
     (nil))
      ; pc falls through to BB 6
(code_label 141 138 142 5 3 (nil) [1 uses])
(note 142 141 143 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 143 142 144 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":262:3 -1
     (nil))
(insn 144 143 145 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":262:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 145 144 146 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 238)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":262:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 238)
(code_label 146 145 147 6 5 (nil) [0 uses])
(note 147 146 148 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 148 147 149 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":265:5 -1
     (nil))
(insn 149 148 150 6 (set (reg:SI 139 [ _35 ])
        (mem/v:SI (reg/v/f:SI 176 [ Device ]) [1 Device_56(D)->BTCR[0]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":265:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 151 6 (set (reg:SI 140 [ _36 ])
        (ior:SI (reg:SI 130 [ _26 ])
            (reg:SI 139 [ _35 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":265:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _35 ])
        (expr_list:REG_DEAD (reg:SI 130 [ _26 ])
            (nil))))
(insn 151 150 152 6 (set (mem/v:SI (reg/v/f:SI 176 [ Device ]) [1 Device_56(D)->BTCR[0]+0 S4 A32])
        (reg:SI 140 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":265:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _36 ])
        (nil)))
(debug_insn 152 151 153 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:3 -1
     (nil))
(insn 153 152 154 6 (set (reg:SI 209 [ Init_55(D)->MaxChipSelectPulse ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 177 [ Init ])
                    (const_int 64 [0x40])) [0 Init_55(D)->MaxChipSelectPulse+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 154 153 155 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ Init_55(D)->MaxChipSelectPulse ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ Init_55(D)->MaxChipSelectPulse ])
        (nil)))
(jump_insn 155 154 159 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 159)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 547608340 (nil)))
 -> 159)
      ; pc falls through to BB 17
(code_label 159 155 160 7 6 (nil) [1 uses])
(note 160 159 161 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 161 160 162 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":272:5 -1
     (nil))
(debug_insn 162 161 163 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 -1
     (nil))
(insn 163 162 164 7 (set (reg:SI 142 [ _38 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 164 163 165 7 (set (reg:SI 211)
        (const_int -65536 [0xffffffffffff0000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 165 164 166 7 (set (reg:SI 210)
        (and:SI (reg:SI 142 [ _38 ])
            (reg:SI 211))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg:SI 142 [ _38 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ _38 ])
                    (const_int -65536 [0xffffffffffff0000]))
                (nil)))))
(insn 166 165 167 7 (set (reg:SI 212 [ Init_55(D)->MaxChipSelectPulseTime ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 68 [0x44])) [1 Init_55(D)->MaxChipSelectPulseTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ Init ])
        (nil)))
(insn 167 166 168 7 (set (reg:SI 145 [ _41 ])
        (ior:SI (reg:SI 210)
            (reg:SI 212 [ Init_55(D)->MaxChipSelectPulseTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ Init_55(D)->MaxChipSelectPulseTime ])
        (expr_list:REG_DEAD (reg:SI 210)
            (nil))))
(insn 168 167 169 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 145 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145 [ _41 ])
        (nil)))
(debug_insn 169 168 170 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 -1
     (nil))
(insn 170 169 171 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 171 170 172 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 204)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 357913948 (nil))
 -> 204)
(note 172 171 176 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 176 172 177 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 213)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435468 (nil)))
 -> 213)
(note 177 176 178 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 178 177 179 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 179 178 180 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 186)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 186)
(note 180 179 181 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 181 180 182 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 182 181 186 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 195)
      ; pc falls through to BB 14
(code_label 186 182 187 11 10 (nil) [1 uses])
(note 187 186 188 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":281:9 -1
     (nil))
(insn 189 188 190 11 (set (reg:SI 146 [ _42 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":281:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 189 191 11 (set (reg:SI 147 [ _43 ])
        (ior:SI (reg:SI 146 [ _42 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":281:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _42 ])
        (nil)))
(insn 191 190 192 11 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 147 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":281:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ Device ])
        (expr_list:REG_DEAD (reg:SI 147 [ _43 ])
            (nil))))
(debug_insn 192 191 195 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":282:9 -1
     (nil))
      ; pc falls through to BB 17
(code_label 195 192 196 12 11 (nil) [1 uses])
(note 196 195 197 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 197 196 198 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":285:9 -1
     (nil))
(insn 198 197 199 12 (set (reg:SI 148 [ _44 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":285:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 198 200 12 (set (reg:SI 149 [ _45 ])
        (ior:SI (reg:SI 148 [ _44 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":285:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _44 ])
        (nil)))
(insn 200 199 201 12 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 149 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":285:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ Device ])
        (expr_list:REG_DEAD (reg:SI 149 [ _45 ])
            (nil))))
(debug_insn 201 200 204 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":286:9 -1
     (nil))
      ; pc falls through to BB 17
(code_label 204 201 205 13 8 (nil) [1 uses])
(note 205 204 206 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 206 205 207 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":289:9 -1
     (nil))
(insn 207 206 208 13 (set (reg:SI 150 [ _46 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":289:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 208 207 209 13 (set (reg:SI 151 [ _47 ])
        (ior:SI (reg:SI 150 [ _46 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":289:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ _46 ])
        (nil)))
(insn 209 208 210 13 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 151 [ _47 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":289:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ Device ])
        (expr_list:REG_DEAD (reg:SI 151 [ _47 ])
            (nil))))
(debug_insn 210 209 213 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":290:9 -1
     (nil))
      ; pc falls through to BB 17
(code_label 213 210 214 14 9 (nil) [1 uses])
(note 214 213 215 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 215 214 216 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":293:9 -1
     (nil))
(insn 216 215 217 14 (set (reg:SI 152 [ _48 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":293:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 217 216 218 14 (set (reg:SI 153 [ _49 ])
        (ior:SI (reg:SI 152 [ _48 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":293:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 152 [ _48 ])
        (nil)))
(insn 218 217 219 14 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 153 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":293:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ Device ])
        (expr_list:REG_DEAD (reg:SI 153 [ _49 ])
            (nil))))
(debug_insn 219 218 241 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":294:9 -1
     (nil))
      ; pc falls through to BB 17
(code_label 241 219 226 15 12 (nil) [1 uses])
(note 226 241 227 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 227 226 228 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":272:5 -1
     (nil))
(debug_insn 228 227 229 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 -1
     (nil))
(insn 229 228 230 15 (set (reg:SI 169 [ _87 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 230 229 231 15 (set (reg:SI 215)
        (const_int -65536 [0xffffffffffff0000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 231 230 232 15 (set (reg:SI 214)
        (and:SI (reg:SI 169 [ _87 ])
            (reg:SI 215))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_DEAD (reg:SI 169 [ _87 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 169 [ _87 ])
                    (const_int -65536 [0xffffffffffff0000]))
                (nil)))))
(insn 232 231 233 15 (set (reg:SI 216 [ Init_55(D)->MaxChipSelectPulseTime ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 68 [0x44])) [1 Init_55(D)->MaxChipSelectPulseTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ Init ])
        (nil)))
(insn 233 232 234 15 (set (reg:SI 167 [ _84 ])
        (ior:SI (reg:SI 214)
            (reg:SI 216 [ Init_55(D)->MaxChipSelectPulseTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 216 [ Init_55(D)->MaxChipSelectPulseTime ])
        (expr_list:REG_DEAD (reg:SI 214)
            (nil))))
(insn 234 233 235 15 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 167 [ _84 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167 [ _84 ])
        (nil)))
(debug_insn 235 234 238 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 -1
     (nil))
      ; pc falls through to BB 11
(code_label 238 235 239 16 4 (nil) [2 uses])
(note 239 238 240 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 240 239 242 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:3 -1
     (nil))
(insn 242 240 243 16 (set (reg:SI 217 [ Init_55(D)->MaxChipSelectPulse ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 177 [ Init ])
                    (const_int 64 [0x40])) [0 Init_55(D)->MaxChipSelectPulse+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 243 242 244 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 217 [ Init_55(D)->MaxChipSelectPulse ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217 [ Init_55(D)->MaxChipSelectPulse ])
        (nil)))
(jump_insn 244 243 252 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 182536116 (nil)))
 -> 241)
(note 252 244 250 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 250 252 251 17 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":299:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 251 250 0 17 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":299:1 -1
     (nil))

;; Function FMC_NORSRAM_DeInit (FMC_NORSRAM_DeInit, funcdef_no=330, decl_uid=9191, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)


FMC_NORSRAM_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,4u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,14u} r127={1d,2u} r128={1d,8u} r129={1d,1u} r130={1d,1u} r131={1d,2u} r133={1d,1u} r134={1d,2u} 
;;    total ref usage 138{48d,90u,0e} in 61{61 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,26] 102[27,27] 103[28,28] 113[29,29] 114[30,30] 115[31,31] 116[32,32] 117[33,33] 118[34,34] 119[35,35] 120[36,36] 121[37,37] 122[38,38] 123[39,39] 126[40,40] 127[41,41] 128[42,42] 129[43,43] 130[44,44] 131[45,45] 133[46,46] 134[47,47] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[1],1[2],2[3],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d27(bb 0 insn -1) }u3(103){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 123 126 127 128 129
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 123 126 127 128 129
;; live  kill	
;; rd  in  	(7) 0[1],1[2],2[3],7[5],13[6],102[27],103[28]
;; rd  gen 	(8) 100[26],113[29],114[30],123[39],126[40],127[41],128[42],129[43]
;; rd  kill	(10) 100[24,25,26],113[29],114[30],123[39],126[40],127[41],128[42],129[43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 126 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 126 127 128
;; rd  out 	(8) 7[5],13[6],102[27],103[28],123[39],126[40],127[41],128[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[3]->( 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(7){ d5(bb 0 insn -1) }u19(13){ d6(bb 0 insn -1) }u20(102){ d27(bb 0 insn -1) }u21(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
;; lr  def 	 115 116 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127
;; live  gen 	 115 116 130 131
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[27],103[28],123[39],126[40],127[41],128[42]
;; rd  gen 	(4) 115[31],116[32],130[44],131[45]
;; rd  kill	(4) 115[31],116[32],130[44],131[45]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[4]->( 5 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(7){ d5(bb 0 insn -1) }u33(13){ d6(bb 0 insn -1) }u34(102){ d27(bb 0 insn -1) }u35(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 126 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 126 127 128
;; lr  def 	 100 [cc] 133 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 126 127 128
;; live  gen 	 100 [cc] 133 134
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[27],103[28],123[39],126[40],127[41],128[42]
;; rd  gen 	(3) 100[25],133[46],134[47]
;; rd  kill	(5) 100[24,25,26],133[46],134[47]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 126 128
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 126 128
;; rd  out 	(7) 7[5],13[6],100[25],102[27],103[28],126[40],128[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(7){ d5(bb 0 insn -1) }u47(13){ d6(bb 0 insn -1) }u48(102){ d27(bb 0 insn -1) }u49(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 126 128
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 126 128
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 7[5],13[6],100[25],102[27],103[28],126[40],128[42]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128
;; rd  out 	(6) 7[5],13[6],102[27],103[28],126[40],128[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 5 )->[6]->( 9 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u51(7){ d5(bb 0 insn -1) }u52(13){ d6(bb 0 insn -1) }u53(102){ d27(bb 0 insn -1) }u54(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 128
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],126[40],128[42]
;; rd  gen 	(1) 100[24]
;; rd  kill	(3) 100[24,25,26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[5],13[6],102[27],103[28],126[40]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u57(7){ d5(bb 0 insn -1) }u58(13){ d6(bb 0 insn -1) }u59(102){ d27(bb 0 insn -1) }u60(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 117 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 117 118
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[27],103[28],126[40]
;; rd  gen 	(2) 117[33],118[34]
;; rd  kill	(2) 117[33],118[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(7){ d5(bb 0 insn -1) }u66(13){ d6(bb 0 insn -1) }u67(102){ d27(bb 0 insn -1) }u68(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 119 120
;; live  kill	
;; rd  in  	(7) 7[5],13[6],100[25],102[27],103[28],126[40],128[42]
;; rd  gen 	(2) 119[35],120[36]
;; rd  kill	(2) 119[35],120[36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 5 6 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u73(7){ d5(bb 0 insn -1) }u74(13){ d6(bb 0 insn -1) }u75(102){ d27(bb 0 insn -1) }u76(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 121 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 121 122
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],126[40],128[42]
;; rd  gen 	(2) 121[37],122[38]
;; rd  kill	(2) 121[37],122[38]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 7 8 9 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(7){ d5(bb 0 insn -1) }u82(13){ d6(bb 0 insn -1) }u83(102){ d27(bb 0 insn -1) }u84(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[27],103[28]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u86(0){ d0(bb 10 insn 91) }u87(7){ d5(bb 0 insn -1) }u88(13){ d6(bb 0 insn -1) }u89(102){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[27],103[28]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 10 insn 91) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 56 to worklist
  Adding insn 59 to worklist
  Adding insn 64 to worklist
  Adding insn 62 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 92 to worklist
Finished finding needed instructions:
  Adding insn 91 to worklist
Processing use of (reg 0 r0) in insn 92:
Processing use of (reg 126 [ Device ]) in insn 80:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 122 [ _11 ]) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 126 [ Device ]) in insn 82:
Processing use of (reg 121 [ _10 ]) in insn 81:
Processing use of (reg 126 [ Device ]) in insn 71:
Processing use of (reg 120 [ _9 ]) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 126 [ Device ]) in insn 73:
Processing use of (reg 119 [ _8 ]) in insn 72:
Processing use of (reg 126 [ Device ]) in insn 62:
Processing use of (reg 118 [ _7 ]) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 126 [ Device ]) in insn 64:
Processing use of (reg 117 [ _6 ]) in insn 63:
Processing use of (reg 100 cc) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 128 [ Bank ]) in insn 58:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 100 cc) in insn 56:
  Adding insn 50 to worklist
Processing use of (reg 128 [ Bank ]) in insn 50:
Processing use of (reg 126 [ Device ]) in insn 42:
Processing use of (reg 128 [ Bank ]) in insn 42:
Processing use of (reg 133) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 123 [ _12 ]) in insn 45:
  Adding insn 13 to worklist
Processing use of (reg 134) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 126 [ Device ]) in insn 13:
Processing use of (reg 129) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 128 [ Bank ]) in insn 12:
Processing use of (reg 127 [ ExDevice ]) in insn 48:
  Adding insn 3 to worklist
Processing use of (reg 128 [ Bank ]) in insn 48:
Processing use of (reg 134) in insn 48:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 100 cc) in insn 51:
Processing use of (reg 126 [ Device ]) in insn 23:
Processing use of (reg 130) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 126 [ Device ]) in insn 26:
Processing use of (reg 131) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 127 [ ExDevice ]) in insn 29:
Processing use of (reg 131) in insn 29:
Processing use of (reg 126 [ Device ]) in insn 32:
Processing use of (reg 116 [ _5 ]) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 126 [ Device ]) in insn 34:
Processing use of (reg 115 [ _4 ]) in insn 33:
Processing use of (reg 126 [ Device ]) in insn 14:
Processing use of (reg 128 [ Bank ]) in insn 14:
Processing use of (reg 114 [ _2 ]) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 126 [ Device ]) in insn 16:
Processing use of (reg 128 [ Bank ]) in insn 16:
Processing use of (reg 113 [ _1 ]) in insn 15:
Processing use of (reg 100 cc) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 128 [ Bank ]) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NORSRAM_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,4u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,14u} r127={1d,2u} r128={1d,8u} r129={1d,1u} r130={1d,1u} r131={1d,2u} r133={1d,1u} r134={1d,2u} 
;;    total ref usage 138{48d,90u,0e} in 61{61 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 126 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 127 [ ExDevice ])
        (reg:SI 1 r1 [ ExDevice ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ExDevice ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 128 [ Bank ])
        (reg:SI 2 r2 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Bank ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":312:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":313:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":314:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":317:3 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 129)
        (ashift:SI (reg/v:SI 128 [ Bank ])
            (const_int 2 [0x2]))) 147 {*arm_shiftsi3}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 123 [ _12 ])
        (plus:SI (reg/v/f:SI 126 [ Device ])
            (reg:SI 129))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (mult:SI (reg/v:SI 128 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 126 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_12]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":317:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":317:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 16 15 17 2 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 128 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 126 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_12]+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":317:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":321:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ Bank ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":321:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":321:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":323:5 -1
     (nil))
(insn 22 21 23 3 (set (reg:SI 130)
        (const_int 12507 [0x30db])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":323:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 3 (set (mem/v:SI (reg/v/f:SI 126 [ Device ]) [1 Device_15(D)->BTCR[0]+0 S4 A32])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":323:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:3 -1
     (nil))
(insn 25 24 26 3 (set (reg:SI 131)
        (const_int 268435455 [0xfffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 4 [0x4])) [1 Device_15(D)->BTCR[1]+0 S4 A32])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":332:3 -1
     (nil))
(insn 29 27 30 3 (set (mem/v:SI (reg/v/f:SI 127 [ ExDevice ]) [1 ExDevice_21(D)->BWTR[0]+0 S4 A32])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":332:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg/v/f:SI 127 [ ExDevice ])
            (nil))))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":338:7 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 115 [ _4 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":338:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:SI 116 [ _5 ])
        (and:SI (reg:SI 115 [ _4 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":338:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
        (nil)))
(insn 34 33 35 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])
        (reg:SI 116 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":338:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Device ])
        (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
            (nil))))
(debug_insn 35 34 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":339:7 -1
     (nil))
      ; pc falls through to BB 10
(code_label 38 35 39 4 32 (nil) [1 uses])
(note 39 38 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":328:5 -1
     (nil))
(insn 41 40 42 4 (set (reg:SI 133)
        (const_int 12498 [0x30d2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":328:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 4 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 128 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 126 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_12]+0 S4 A32])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":328:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:3 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 134)
        (const_int 268435455 [0xfffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 4 (set (mem/v:SI (plus:SI (reg/f:SI 123 [ _12 ])
                (const_int 4 [0x4])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_12 + 4B]+0 S4 A32])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ _12 ])
        (nil)))
(debug_insn 46 45 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":332:3 -1
     (nil))
(insn 48 46 49 4 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 128 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 127 [ ExDevice ])) [1 ExDevice_21(D)->BWTR[Bank_16(D)]+0 S4 A32])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":332:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/v/f:SI 127 [ ExDevice ])
            (nil))))
(debug_insn 49 48 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 -1
     (nil))
(insn 50 49 51 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ Bank ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 357913948 (nil))
 -> 68)
(note 52 51 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 56 52 57 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435468 (nil)))
 -> 77)
(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ Bank ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ Bank ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913948 (nil)))
 -> 77)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":342:7 -1
     (nil))
(insn 62 61 63 7 (set (reg:SI 117 [ _6 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":342:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 7 (set (reg:SI 118 [ _7 ])
        (and:SI (reg:SI 117 [ _6 ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":342:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (nil)))
(insn 64 63 65 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])
        (reg:SI 118 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":342:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Device ])
        (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
            (nil))))
(debug_insn 65 64 68 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":343:7 -1
     (nil))
      ; pc falls through to BB 10
(code_label 68 65 69 8 34 (nil) [1 uses])
(note 69 68 70 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":346:7 -1
     (nil))
(insn 71 70 72 8 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":346:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 8 (set (reg:SI 120 [ _9 ])
        (and:SI (reg:SI 119 [ _8 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":346:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 73 72 74 8 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":346:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Device ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
(debug_insn 74 73 77 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":347:7 -1
     (nil))
      ; pc falls through to BB 10
(code_label 77 74 78 9 35 (nil) [2 uses])
(note 78 77 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":350:7 -1
     (nil))
(insn 80 79 81 9 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":350:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 9 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -524289 [0xfffffffffff7ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":350:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 82 81 83 9 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":350:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Device ])
        (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
            (nil))))
(debug_insn 83 82 84 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":351:7 -1
     (nil))
(code_label 84 83 85 10 33 (nil) [0 uses])
(note 85 84 86 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 91 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":354:3 -1
     (nil))
(insn 91 86 92 10 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":355:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 0 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":355:1 -1
     (nil))

;; Function FMC_NORSRAM_Timing_Init (FMC_NORSRAM_Timing_Init, funcdef_no=331, decl_uid=9182, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


FMC_NORSRAM_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r119={1d,2u} r126={1d,3u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d} r139={1d,3u} r148={1d,5u} r149={1d,8u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} 
;;    total ref usage 137{64d,73u,0e} in 62{62 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 119[27,27] 126[28,28] 131[29,29] 132[30,30] 134[31,31] 135[32,32] 137[33,33] 138[34,34] 139[35,35] 148[36,36] 149[37,37] 150[38,38] 151[39,39] 152[40,40] 153[41,41] 154[42,42] 155[43,43] 156[44,44] 157[45,45] 158[46,46] 159[47,47] 160[48,48] 161[49,49] 162[50,50] 163[51,51] 164[52,52] 165[53,53] 166[54,54] 167[55,55] 168[56,56] 169[57,57] 170[58,58] 171[59,59] 172[60,60] 173[61,61] 174[62,62] 175[63,63] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[1],1[2],2[3],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 126 131 132 138 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 119 126 131 132 138 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173
;; live  kill	
;; rd  in  	(7) 0[1],1[2],2[3],7[5],13[6],102[25],103[26]
;; rd  gen 	(32) 100[24],119[27],126[28],131[29],132[30],138[34],148[36],149[37],150[38],151[39],152[40],153[41],154[42],155[43],156[44],157[45],158[46],159[47],160[48],161[49],162[50],163[51],164[52],165[53],166[54],167[55],168[56],169[57],170[58],171[59],172[60],173[61]
;; rd  kill	(32) 100[24],119[27],126[28],131[29],132[30],138[34],148[36],149[37],150[38],151[39],152[40],153[41],154[42],155[43],156[44],157[45],158[46],159[47],160[48],161[49],162[50],163[51],164[52],165[53],166[54],167[55],168[56],169[57],170[58],171[59],172[60],173[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 148
;; rd  out 	(6) 7[5],13[6],102[25],103[26],126[28],148[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u47(7){ d5(bb 0 insn -1) }u48(13){ d6(bb 0 insn -1) }u49(102){ d25(bb 0 insn -1) }u50(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 148
;; lr  def 	 134 135 137 139 174 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 148
;; live  gen 	 134 135 137 139 174 175
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],126[28],148[36]
;; rd  gen 	(6) 134[31],135[32],137[33],139[35],174[62],175[63]
;; rd  kill	(6) 134[31],135[32],137[33],139[35],174[62],175[63]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u64(7){ d5(bb 0 insn -1) }u65(13){ d6(bb 0 insn -1) }u66(102){ d25(bb 0 insn -1) }u67(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],126[28],148[36]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u69(0){ d0(bb 4 insn 72) }u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 4 insn 72) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 46 to worklist
  Adding insn 22 to worklist
  Adding insn 64 to worklist
  Adding insn 60 to worklist
  Adding insn 54 to worklist
  Adding insn 73 to worklist
Finished finding needed instructions:
  Adding insn 72 to worklist
Processing use of (reg 0 r0) in insn 73:
Processing use of (reg 148 [ Device ]) in insn 54:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 148 [ Device ]) in insn 60:
Processing use of (reg 137 [ _30 ]) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 148 [ Device ]) in insn 64:
Processing use of (reg 174) in insn 63:
  Adding insn 61 to worklist
Processing use of (reg 175 [ tmpr ]) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 126 [ _17 ]) in insn 62:
  Adding insn 25 to worklist
Processing use of (reg 139 [ tmpr ]) in insn 62:
  Adding insn 55 to worklist
Processing use of (reg 134 [ _27 ]) in insn 55:
Processing use of (reg 152) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 153 [ Timing_36(D)->CLKDivision ]) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 149 [ Timing ]) in insn 23:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 135 [ _28 ]) in insn 61:
Processing use of (reg 119 [ _8 ]) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 148 [ Device ]) in insn 21:
Processing use of (reg 151) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 150 [ Bank ]) in insn 20:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 119 [ _8 ]) in insn 46:
Processing use of (reg 131 [ _24 ]) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 169) in insn 45:
  Adding insn 41 to worklist
Processing use of (reg 172) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 170) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 171 [ Timing_36(D)->DataLatency ]) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 149 [ Timing ]) in insn 42:
Processing use of (reg 126 [ _17 ]) in insn 41:
Processing use of (reg 168) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 165) in insn 40:
  Adding insn 37 to worklist
Processing use of (reg 166) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 167 [ Timing_36(D)->BusTurnAroundDuration ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 149 [ Timing ]) in insn 38:
Processing use of (reg 162) in insn 37:
  Adding insn 34 to worklist
Processing use of (reg 163) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 164 [ Timing_36(D)->DataHoldTime ]) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 149 [ Timing ]) in insn 35:
Processing use of (reg 159) in insn 34:
  Adding insn 31 to worklist
Processing use of (reg 160) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 161 [ Timing_36(D)->DataSetupTime ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 149 [ Timing ]) in insn 32:
Processing use of (reg 154) in insn 31:
  Adding insn 28 to worklist
Processing use of (reg 157) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 158 [ Timing_36(D)->AddressHoldTime ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 149 [ Timing ]) in insn 29:
Processing use of (reg 155 [ Timing_36(D)->AddressSetupTime ]) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 156 [ Timing_36(D)->AccessMode ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 149 [ Timing ]) in insn 27:
Processing use of (reg 149 [ Timing ]) in insn 26:
Processing use of (reg 148 [ Device ]) in insn 48:
Processing use of (reg 100 cc) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 173) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 132 [ _25 ]) in insn 49:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NORSRAM_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r119={1d,2u} r126={1d,3u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d} r139={1d,3u} r148={1d,5u} r149={1d,8u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} 
;;    total ref usage 137{64d,73u,0e} in 62{62 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 148 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 149 [ Timing ])
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 150 [ Bank ])
        (reg:SI 2 r2 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Bank ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":368:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":371:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":372:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":373:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":374:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":375:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":376:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":377:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":378:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":379:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":380:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 150 [ Bank ])
            (const_int 2 [0x2]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Bank ])
        (nil)))
(insn 21 20 22 2 (set (reg/f:SI 119 [ _8 ])
        (plus:SI (reg/v/f:SI 148 [ Device ])
            (reg:SI 151))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 22 21 23 2 (set (reg:SI 138 [ vol.0_35 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _8 ])
                (const_int 4 [0x4])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_8 + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 138 [ vol.0_35 ])
        (nil)))
(insn 23 22 24 2 (set (reg:SI 153 [ Timing_36(D)->CLKDivision ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 20 [0x14])) [1 Timing_36(D)->CLKDivision+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 2 (set (reg:SI 152)
        (plus:SI (reg:SI 153 [ Timing_36(D)->CLKDivision ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 153 [ Timing_36(D)->CLKDivision ])
        (nil)))
(insn 25 24 26 2 (set (reg:SI 126 [ _17 ])
        (ashift:SI (reg:SI 152)
            (const_int 20 [0x14]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(insn 26 25 27 2 (set (reg:SI 155 [ Timing_36(D)->AddressSetupTime ])
        (mem:SI (reg/v/f:SI 149 [ Timing ]) [1 Timing_36(D)->AddressSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (reg:SI 156 [ Timing_36(D)->AccessMode ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 28 [0x1c])) [1 Timing_36(D)->AccessMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (reg:SI 154)
        (ior:SI (reg:SI 155 [ Timing_36(D)->AddressSetupTime ])
            (reg:SI 156 [ Timing_36(D)->AccessMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ Timing_36(D)->AccessMode ])
        (expr_list:REG_DEAD (reg:SI 155 [ Timing_36(D)->AddressSetupTime ])
            (nil))))
(insn 29 28 30 2 (set (reg:SI 158 [ Timing_36(D)->AddressHoldTime ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_36(D)->AddressHoldTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 2 (set (reg:SI 157)
        (ashift:SI (reg:SI 158 [ Timing_36(D)->AddressHoldTime ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 158 [ Timing_36(D)->AddressHoldTime ])
        (nil)))
(insn 31 30 32 2 (set (reg:SI 159)
        (ior:SI (reg:SI 154)
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 154)
            (nil))))
(insn 32 31 33 2 (set (reg:SI 161 [ Timing_36(D)->DataSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_36(D)->DataSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 2 (set (reg:SI 160)
        (ashift:SI (reg:SI 161 [ Timing_36(D)->DataSetupTime ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 161 [ Timing_36(D)->DataSetupTime ])
        (nil)))
(insn 34 33 35 2 (set (reg:SI 162)
        (ior:SI (reg:SI 159)
            (reg:SI 160))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 159)
            (nil))))
(insn 35 34 36 2 (set (reg:SI 164 [ Timing_36(D)->DataHoldTime ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_36(D)->DataHoldTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 2 (set (reg:SI 163)
        (ashift:SI (reg:SI 164 [ Timing_36(D)->DataHoldTime ])
            (const_int 30 [0x1e]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 164 [ Timing_36(D)->DataHoldTime ])
        (nil)))
(insn 37 36 38 2 (set (reg:SI 165)
        (ior:SI (reg:SI 162)
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 162)
            (nil))))
(insn 38 37 39 2 (set (reg:SI 167 [ Timing_36(D)->BusTurnAroundDuration ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 16 [0x10])) [1 Timing_36(D)->BusTurnAroundDuration+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 2 (set (reg:SI 166)
        (ashift:SI (reg:SI 167 [ Timing_36(D)->BusTurnAroundDuration ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 167 [ Timing_36(D)->BusTurnAroundDuration ])
        (nil)))
(insn 40 39 41 2 (set (reg:SI 168)
        (ior:SI (reg:SI 165)
            (reg:SI 166))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 165)
            (nil))))
(insn 41 40 42 2 (set (reg:SI 169)
        (ior:SI (reg:SI 168)
            (reg:SI 126 [ _17 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 42 41 43 2 (set (reg:SI 171 [ Timing_36(D)->DataLatency ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 24 [0x18])) [1 Timing_36(D)->DataLatency+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 149 [ Timing ])
        (nil)))
(insn 43 42 44 2 (set (reg:SI 170)
        (plus:SI (reg:SI 171 [ Timing_36(D)->DataLatency ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 171 [ Timing_36(D)->DataLatency ])
        (nil)))
(insn 44 43 45 2 (set (reg:SI 172)
        (ashift:SI (reg:SI 170)
            (const_int 24 [0x18]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(insn 45 44 46 2 (set (reg:SI 131 [ _24 ])
        (ior:SI (reg:SI 169)
            (reg:SI 172))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))
(insn 46 45 47 2 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _8 ])
                (const_int 4 [0x4])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_8 + 4B]+0 S4 A32])
        (reg:SI 131 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _24 ])
        (expr_list:REG_DEAD (reg/f:SI 119 [ _8 ])
            (nil))))
(debug_insn 47 46 48 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:3 -1
     (nil))
(insn 48 47 49 2 (set (reg:SI 132 [ _25 ])
        (mem/v:SI (reg/v/f:SI 148 [ Device ]) [1 Device_34(D)->BTCR[0]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 2 (set (reg:SI 173)
        (and:SI (reg:SI 132 [ _25 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _25 ])
        (nil)))
(insn 50 49 51 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 173)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(jump_insn 51 50 52 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 65)
(note 52 51 53 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":395:5 -1
     (nil))
(insn 54 53 55 3 (set (reg:SI 134 [ _27 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 148 [ Device ])
                (const_int 4 [0x4])) [1 Device_34(D)->BTCR[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":395:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 3 (set (reg/v:SI 139 [ tmpr ])
        (and:SI (reg:SI 134 [ _27 ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":395:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _27 ])
        (nil)))
(debug_insn 56 55 57 3 (var_location:SI tmpr (reg/v:SI 139 [ tmpr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":395:10 -1
     (nil))
(debug_insn 57 56 58 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":396:5 -1
     (nil))
(debug_insn 58 57 59 3 (var_location:SI tmpr (ior:SI (reg:SI 126 [ _17 ])
        (reg/v:SI 139 [ tmpr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":396:10 -1
     (nil))
(debug_insn 59 58 60 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 -1
     (nil))
(insn 60 59 61 3 (set (reg:SI 135 [ _28 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 148 [ Device ])
                (const_int 4 [0x4])) [1 Device_34(D)->BTCR[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 3 (set (reg:SI 174)
        (and:SI (reg:SI 135 [ _28 ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _28 ])
        (nil)))
(insn 62 61 63 3 (set (reg:SI 175 [ tmpr ])
        (ior:SI (reg:SI 126 [ _17 ])
            (reg/v:SI 139 [ tmpr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":396:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ tmpr ])
        (expr_list:REG_DEAD (reg:SI 126 [ _17 ])
            (nil))))
(insn 63 62 64 3 (set (reg:SI 137 [ _30 ])
        (ior:SI (reg:SI 174)
            (reg:SI 175 [ tmpr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ tmpr ])
        (expr_list:REG_DEAD (reg:SI 174)
            (nil))))
(insn 64 63 65 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 148 [ Device ])
                (const_int 4 [0x4])) [1 Device_34(D)->BTCR[1]+0 S4 A32])
        (reg:SI 137 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 148 [ Device ])
        (expr_list:REG_DEAD (reg:SI 137 [ _30 ])
            (nil))))
(code_label 65 64 66 4 37 (nil) [1 uses])
(note 66 65 67 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 72 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":400:3 -1
     (nil))
(insn 72 67 73 4 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":401:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 0 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":401:1 -1
     (nil))

;; Function FMC_NORSRAM_Extended_Timing_Init (FMC_NORSRAM_Extended_Timing_Init, funcdef_no=332, decl_uid=9187, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


FMC_NORSRAM_Extended_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r127={1d,1u} r132={1d,3u} r133={1d,6u} r134={1d,3u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} 
;;    total ref usage 108{50d,58u,0e} in 42{42 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 113[27,27] 127[28,28] 132[29,29] 133[30,30] 134[31,31] 135[32,32] 136[33,33] 137[34,34] 138[35,35] 139[36,36] 140[37,37] 141[38,38] 142[39,39] 143[40,40] 144[41,41] 145[42,42] 146[43,43] 147[44,44] 148[45,45] 149[46,46] 150[47,47] 151[48,48] 152[49,49] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 132 133 134 135
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 132 133 134 135
;; live  kill	
;; rd  in  	(8) 0[1],1[2],2[3],3[4],7[5],13[6],102[25],103[26]
;; rd  gen 	(5) 100[24],132[29],133[30],134[31],135[32]
;; rd  kill	(5) 100[24],132[29],133[30],134[31],135[32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; rd  out 	(7) 7[5],13[6],102[25],103[26],132[29],133[30],134[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d25(bb 0 insn -1) }u13(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; lr  def 	 113 127 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; live  gen 	 113 127 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[25],103[26],132[29],133[30],134[31]
;; rd  gen 	(18) 113[27],127[28],136[33],137[34],138[35],139[36],140[37],141[38],142[39],143[40],144[41],145[42],146[43],147[44],148[45],149[46],150[47],151[48]
;; rd  kill	(18) 113[27],127[28],136[33],137[34],138[35],139[36],140[37],141[38],142[39],143[40],144[41],145[42],146[43],147[44],148[45],149[46],150[47],151[48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u42(7){ d5(bb 0 insn -1) }u43(13){ d6(bb 0 insn -1) }u44(102){ d25(bb 0 insn -1) }u45(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 134
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 134
;; live  gen 	 152
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[25],103[26],132[29],133[30],134[31]
;; rd  gen 	(1) 152[49]
;; rd  kill	(1) 152[49]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 3 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u49(7){ d5(bb 0 insn -1) }u50(13){ d6(bb 0 insn -1) }u51(102){ d25(bb 0 insn -1) }u52(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[25],103[26]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u54(0){ d0(bb 5 insn 56) }u55(7){ d5(bb 0 insn -1) }u56(13){ d6(bb 0 insn -1) }u57(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 56) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 41 to worklist
  Adding insn 23 to worklist
  Adding insn 48 to worklist
  Adding insn 57 to worklist
Finished finding needed instructions:
  Adding insn 56 to worklist
Processing use of (reg 0 r0) in insn 57:
Processing use of (reg 132 [ Device ]) in insn 48:
  Adding insn 2 to worklist
Processing use of (reg 134 [ Bank ]) in insn 48:
  Adding insn 4 to worklist
Processing use of (reg 152) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 132 [ Device ]) in insn 23:
Processing use of (reg 134 [ Bank ]) in insn 23:
Processing use of (reg 127 [ _18 ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 132 [ Device ]) in insn 41:
Processing use of (reg 134 [ Bank ]) in insn 41:
Processing use of (reg 150) in insn 40:
  Adding insn 38 to worklist
Processing use of (reg 151) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 113 [ _1 ]) in insn 39:
Processing use of (reg 147) in insn 38:
  Adding insn 35 to worklist
Processing use of (reg 148) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 149 [ Timing_25(D)->BusTurnAroundDuration ]) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 133 [ Timing ]) in insn 36:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 144) in insn 35:
  Adding insn 32 to worklist
Processing use of (reg 145) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 146 [ Timing_25(D)->DataHoldTime ]) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 133 [ Timing ]) in insn 33:
Processing use of (reg 141) in insn 32:
  Adding insn 29 to worklist
Processing use of (reg 142) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 143 [ Timing_25(D)->DataSetupTime ]) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 133 [ Timing ]) in insn 30:
Processing use of (reg 136) in insn 29:
  Adding insn 26 to worklist
Processing use of (reg 139) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 140 [ Timing_25(D)->AddressHoldTime ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 133 [ Timing ]) in insn 27:
Processing use of (reg 137 [ Timing_25(D)->AddressSetupTime ]) in insn 26:
  Adding insn 24 to worklist
Processing use of (reg 138 [ Timing_25(D)->AccessMode ]) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 133 [ Timing ]) in insn 25:
Processing use of (reg 133 [ Timing ]) in insn 24:
Processing use of (reg 100 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 135 [ ExtendedMode ]) in insn 11:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NORSRAM_Extended_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r127={1d,1u} r132={1d,3u} r133={1d,6u} r134={1d,3u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} 
;;    total ref usage 108{50d,58u,0e} in 42{42 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 132 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 133 [ Timing ])
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 134 [ Bank ])
        (reg:SI 2 r2 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Bank ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 135 [ ExtendedMode ])
        (reg:SI 3 r3 [ ExtendedMode ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ ExtendedMode ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":420:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":423:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ ExtendedMode ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":423:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ ExtendedMode ])
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":423:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 44)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":426:5 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":427:5 -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":428:5 -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":429:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":430:5 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":431:5 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":432:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":433:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 -1
     (nil))
(insn 23 22 24 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (mult:SI (reg/v:SI 134 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 132 [ Device ])) [1 Device_22(D)->BWTR[Bank_23(D)]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 3 (set (reg:SI 137 [ Timing_25(D)->AddressSetupTime ])
        (mem:SI (reg/v/f:SI 133 [ Timing ]) [1 Timing_25(D)->AddressSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:SI 138 [ Timing_25(D)->AccessMode ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 28 [0x1c])) [1 Timing_25(D)->AccessMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (reg:SI 136)
        (ior:SI (reg:SI 137 [ Timing_25(D)->AddressSetupTime ])
            (reg:SI 138 [ Timing_25(D)->AccessMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ Timing_25(D)->AccessMode ])
        (expr_list:REG_DEAD (reg:SI 137 [ Timing_25(D)->AddressSetupTime ])
            (nil))))
(insn 27 26 28 3 (set (reg:SI 140 [ Timing_25(D)->AddressHoldTime ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_25(D)->AddressHoldTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg:SI 139)
        (ashift:SI (reg:SI 140 [ Timing_25(D)->AddressHoldTime ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 140 [ Timing_25(D)->AddressHoldTime ])
        (nil)))
(insn 29 28 30 3 (set (reg:SI 141)
        (ior:SI (reg:SI 136)
            (reg:SI 139))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 136)
            (nil))))
(insn 30 29 31 3 (set (reg:SI 143 [ Timing_25(D)->DataSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_25(D)->DataSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 142)
        (ashift:SI (reg:SI 143 [ Timing_25(D)->DataSetupTime ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 143 [ Timing_25(D)->DataSetupTime ])
        (nil)))
(insn 32 31 33 3 (set (reg:SI 144)
        (ior:SI (reg:SI 141)
            (reg:SI 142))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg:SI 141)
            (nil))))
(insn 33 32 34 3 (set (reg:SI 146 [ Timing_25(D)->DataHoldTime ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_25(D)->DataHoldTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 3 (set (reg:SI 145)
        (ashift:SI (reg:SI 146 [ Timing_25(D)->DataHoldTime ])
            (const_int 30 [0x1e]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 146 [ Timing_25(D)->DataHoldTime ])
        (nil)))
(insn 35 34 36 3 (set (reg:SI 147)
        (ior:SI (reg:SI 144)
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 144)
            (nil))))
(insn 36 35 37 3 (set (reg:SI 149 [ Timing_25(D)->BusTurnAroundDuration ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 16 [0x10])) [1 Timing_25(D)->BusTurnAroundDuration+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ Timing ])
        (nil)))
(insn 37 36 38 3 (set (reg:SI 148)
        (ashift:SI (reg:SI 149 [ Timing_25(D)->BusTurnAroundDuration ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149 [ Timing_25(D)->BusTurnAroundDuration ])
        (nil)))
(insn 38 37 39 3 (set (reg:SI 150)
        (ior:SI (reg:SI 147)
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:SI 147)
            (nil))))
(insn 39 38 40 3 (set (reg:SI 151)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 267386880 [0xff00000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 40 39 41 3 (set (reg:SI 127 [ _18 ])
        (ior:SI (reg:SI 150)
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 150)
            (nil))))
(insn 41 40 44 3 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 134 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 132 [ Device ])) [1 Device_22(D)->BWTR[Bank_23(D)]+0 S4 A32])
        (reg:SI 127 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ Bank ])
        (expr_list:REG_DEAD (reg/v/f:SI 132 [ Device ])
            (expr_list:REG_DEAD (reg:SI 127 [ _18 ])
                (nil)))))
      ; pc falls through to BB 5
(code_label 44 41 45 4 43 (nil) [1 uses])
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":445:5 -1
     (nil))
(insn 47 46 48 4 (set (reg:SI 152)
        (const_int 268435455 [0xfffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":445:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 4 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 134 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 132 [ Device ])) [1 Device_22(D)->BWTR[Bank_23(D)]+0 S4 A32])
        (reg:SI 152)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":445:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg/v:SI 134 [ Bank ])
            (expr_list:REG_DEAD (reg/v/f:SI 132 [ Device ])
                (nil)))))
(code_label 49 48 50 5 44 (nil) [0 uses])
(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":448:3 -1
     (nil))
(insn 56 51 57 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":449:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":449:1 -1
     (nil))

;; Function FMC_NORSRAM_WriteOperation_Enable (FMC_NORSRAM_WriteOperation_Enable, funcdef_no=333, decl_uid=9194, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


FMC_NORSRAM_WriteOperation_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} 
;;    total ref usage 49{31d,18u,0e} in 12{12 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u14(0){ d0(bb 2 insn 18) }u15(7){ d5(bb 0 insn -1) }u16(13){ d6(bb 0 insn -1) }u17(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 18) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
Finished finding needed instructions:
  Adding insn 18 to worklist
Processing use of (reg 115 [ <retval> ]) in insn 18:
  Adding insn 14 to worklist
Processing use of (reg 116 [ Device ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 117 [ Bank ]) in insn 10:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 114 [ _2 ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 116 [ Device ]) in insn 12:
Processing use of (reg 117 [ Bank ]) in insn 12:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 0 r0) in insn 19:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NORSRAM_WriteOperation_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} 
;;    total ref usage 49{31d,18u,0e} in 12{12 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":476:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 117 [ Bank ])
        (reg:SI 1 r1 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":476:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Bank ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":478:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":479:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":482:3 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (mult:SI (reg/v:SI 117 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 116 [ Device ])) [1 Device_4(D)->BTCR[Bank_5(D)]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":482:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":482:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 11 13 2 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 117 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 116 [ Device ])) [1 Device_4(D)->BTCR[Bank_5(D)]+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":482:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ Bank ])
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
            (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
                (nil)))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":484:3 -1
     (nil))
(insn 14 13 18 2 (set (reg:SI 115 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":484:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 14 19 2 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":485:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 19 18 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":485:1 -1
     (nil))

;; Function FMC_NORSRAM_WriteOperation_Disable (FMC_NORSRAM_WriteOperation_Disable, funcdef_no=334, decl_uid=9197, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


FMC_NORSRAM_WriteOperation_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} 
;;    total ref usage 49{31d,18u,0e} in 12{12 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u14(0){ d0(bb 2 insn 18) }u15(7){ d5(bb 0 insn -1) }u16(13){ d6(bb 0 insn -1) }u17(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 18) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
Finished finding needed instructions:
  Adding insn 18 to worklist
Processing use of (reg 115 [ <retval> ]) in insn 18:
  Adding insn 14 to worklist
Processing use of (reg 116 [ Device ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 117 [ Bank ]) in insn 10:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 114 [ _2 ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 116 [ Device ]) in insn 12:
Processing use of (reg 117 [ Bank ]) in insn 12:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 0 r0) in insn 19:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NORSRAM_WriteOperation_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} 
;;    total ref usage 49{31d,18u,0e} in 12{12 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":494:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 117 [ Bank ])
        (reg:SI 1 r1 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":494:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Bank ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":496:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":497:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":500:3 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (mult:SI (reg/v:SI 117 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 116 [ Device ])) [1 Device_4(D)->BTCR[Bank_5(D)]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":500:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":500:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 11 13 2 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 117 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 116 [ Device ])) [1 Device_4(D)->BTCR[Bank_5(D)]+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":500:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ Bank ])
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
            (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
                (nil)))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":502:3 -1
     (nil))
(insn 14 13 18 2 (set (reg:SI 115 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":502:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 14 19 2 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":503:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 19 18 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":503:1 -1
     (nil))

;; Function FMC_NAND_Init (FMC_NAND_Init, funcdef_no=335, decl_uid=9200, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


FMC_NAND_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u,1e} r125={1d,1u} r130={1d,1u} r131={1d,2u} r132={1d,6u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 86{47d,38u,1e} in 34{34 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 125[27,27] 130[28,28] 131[29,29] 132[30,30] 133[31,31] 134[32,32] 135[33,33] 136[34,34] 137[35,35] 138[36,36] 139[37,37] 140[38,38] 141[39,39] 142[40,40] 143[41,41] 144[42,42] 145[43,43] 146[44,44] 147[45,45] 148[46,46] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 125 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 125 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;; rd  gen 	(22) 0[0],113[26],125[27],130[28],131[29],132[30],133[31],134[32],135[33],136[34],137[35],138[36],139[37],140[38],141[39],142[40],143[41],144[42],145[43],146[44],147[45],148[46]
;; rd  kill	(23) 0[0,1],113[26],125[27],130[28],131[29],132[30],133[31],134[32],135[33],136[34],137[35],138[36],139[37],140[38],141[39],142[40],143[41],144[42],145[43],146[44],147[45],148[46]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u35(0){ d0(bb 2 insn 40) }u36(7){ d5(bb 0 insn -1) }u37(13){ d6(bb 0 insn -1) }u38(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 40) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 41 to worklist
  Adding insn 34 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
  Adding insn 40 to worklist
Processing use of (reg 130 [ <retval> ]) in insn 40:
  Adding insn 36 to worklist
Processing use of (reg 131 [ Device ]) in insn 16:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 125 [ _17 ]) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 131 [ Device ]) in insn 34:
Processing use of (reg 148) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 145) in insn 32:
  Adding insn 29 to worklist
Processing use of (reg 146) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 147 [ Init_20(D)->TARSetupTime ]) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 132 [ Init ]) in insn 30:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 141) in insn 29:
  Adding insn 26 to worklist
Processing use of (reg 143) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 144 [ Init_20(D)->TCLRSetupTime ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 132 [ Init ]) in insn 27:
Processing use of (reg 139) in insn 26:
  Adding insn 24 to worklist
Processing use of (reg 142 [ Init_20(D)->ECCPageSize ]) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 132 [ Init ]) in insn 25:
Processing use of (reg 138) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 140 [ Init_20(D)->EccComputation ]) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 132 [ Init ]) in insn 23:
Processing use of (reg 133) in insn 22:
  Adding insn 19 to worklist
Processing use of (reg 137) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 113 [ _1 ]) in insn 21:
Processing use of (reg 136) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 134 [ Init_20(D)->Waitfeature ]) in insn 19:
  Adding insn 17 to worklist
Processing use of (reg 135 [ Init_20(D)->MemoryDataWidth ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 132 [ Init ]) in insn 18:
Processing use of (reg 132 [ Init ]) in insn 17:
Processing use of (reg 0 r0) in insn 41:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u,1e} r125={1d,1u} r130={1d,1u} r131={1d,2u} r132={1d,6u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 86{47d,38u,1e} in 34{34 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 131 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 132 [ Init ])
        (reg:SI 1 r1 [ Init ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Init ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":568:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":569:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":570:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":571:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":572:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":573:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":574:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":575:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 131 [ Device ]) [1 Device_19(D)->PCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:SI 134 [ Init_20(D)->Waitfeature ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 4 [0x4])) [1 Init_20(D)->Waitfeature+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (reg:SI 135 [ Init_20(D)->MemoryDataWidth ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 8 [0x8])) [1 Init_20(D)->MemoryDataWidth+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg:SI 133)
        (ior:SI (reg:SI 134 [ Init_20(D)->Waitfeature ])
            (reg:SI 135 [ Init_20(D)->MemoryDataWidth ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ Init_20(D)->MemoryDataWidth ])
        (expr_list:REG_DEAD (reg:SI 134 [ Init_20(D)->Waitfeature ])
            (nil))))
(insn 20 19 21 2 (set (reg:SI 136)
        (const_int -1048191 [0xfffffffffff00181])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 2 (set (reg:SI 137)
        (and:SI (reg:SI 113 [ _1 ])
            (reg:SI 136))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 113 [ _1 ])
                    (const_int -1048191 [0xfffffffffff00181]))
                (nil)))))
(insn 22 21 23 2 (set (reg:SI 138)
        (ior:SI (reg:SI 133)
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 133)
            (nil))))
(insn 23 22 24 2 (set (reg:SI 140 [ Init_20(D)->EccComputation ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 12 [0xc])) [1 Init_20(D)->EccComputation+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 2 (set (reg:SI 139)
        (ior:SI (reg:SI 138)
            (reg:SI 140 [ Init_20(D)->EccComputation ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ Init_20(D)->EccComputation ])
        (expr_list:REG_DEAD (reg:SI 138)
            (nil))))
(insn 25 24 26 2 (set (reg:SI 142 [ Init_20(D)->ECCPageSize ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 16 [0x10])) [1 Init_20(D)->ECCPageSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 2 (set (reg:SI 141)
        (ior:SI (reg:SI 139)
            (reg:SI 142 [ Init_20(D)->ECCPageSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ Init_20(D)->ECCPageSize ])
        (expr_list:REG_DEAD (reg:SI 139)
            (nil))))
(insn 27 26 28 2 (set (reg:SI 144 [ Init_20(D)->TCLRSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 20 [0x14])) [1 Init_20(D)->TCLRSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (reg:SI 143)
        (ashift:SI (reg:SI 144 [ Init_20(D)->TCLRSetupTime ])
            (const_int 9 [0x9]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 144 [ Init_20(D)->TCLRSetupTime ])
        (nil)))
(insn 29 28 30 2 (set (reg:SI 145)
        (ior:SI (reg:SI 141)
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 141)
            (nil))))
(insn 30 29 31 2 (set (reg:SI 147 [ Init_20(D)->TARSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 24 [0x18])) [1 Init_20(D)->TARSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ Init ])
        (nil)))
(insn 31 30 32 2 (set (reg:SI 146)
        (ashift:SI (reg:SI 147 [ Init_20(D)->TARSetupTime ])
            (const_int 13 [0xd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 147 [ Init_20(D)->TARSetupTime ])
        (nil)))
(insn 32 31 33 2 (set (reg:SI 148)
        (ior:SI (reg:SI 145)
            (reg:SI 146))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg:SI 145)
            (nil))))
(insn 33 32 34 2 (set (reg:SI 125 [ _17 ])
        (ior:SI (reg:SI 148)
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 34 33 35 2 (set (mem/v:SI (reg/v/f:SI 131 [ Device ]) [1 Device_19(D)->PCR+0 S4 A32])
        (reg:SI 125 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ Device ])
        (expr_list:REG_DEAD (reg:SI 125 [ _17 ])
            (nil))))
(debug_insn 35 34 36 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":586:3 -1
     (nil))
(insn 36 35 40 2 (set (reg:SI 130 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":586:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 36 41 2 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":587:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 41 40 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":587:1 -1
     (nil))

;; Function FMC_NAND_CommonSpace_Timing_Init (FMC_NAND_CommonSpace_Timing_Init, funcdef_no=336, decl_uid=9204, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


FMC_NAND_CommonSpace_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r121={1d,1u} r122={1d} r124={1d,1u} r125={1d,2u} r126={1d,4u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 68{40d,28u,0e} in 26{26 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 121[26,26] 122[27,27] 124[28,28] 125[29,29] 126[30,30] 128[31,31] 129[32,32] 130[33,33] 131[34,34] 132[35,35] 133[36,36] 134[37,37] 135[38,38] 136[39,39] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 121 122 124 125 126 128 129 130 131 132 133 134 135 136
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 121 122 124 125 126 128 129 130 131 132 133 134 135 136
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;; rd  gen 	(15) 0[0],121[26],122[27],124[28],125[29],126[30],128[31],129[32],130[33],131[34],132[35],133[36],134[37],135[38],136[39]
;; rd  kill	(16) 0[0,1],121[26],122[27],124[28],125[29],126[30],128[31],129[32],130[33],131[34],132[35],133[36],134[37],135[38],136[39]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u24(0){ d0(bb 2 insn 33) }u25(7){ d5(bb 0 insn -1) }u26(13){ d6(bb 0 insn -1) }u27(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 33) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 34 to worklist
  Adding insn 27 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
  Adding insn 33 to worklist
Processing use of (reg 124 [ <retval> ]) in insn 33:
  Adding insn 29 to worklist
Processing use of (reg 125 [ Device ]) in insn 16:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 121 [ _10 ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 125 [ Device ]) in insn 27:
Processing use of (reg 133) in insn 26:
  Adding insn 23 to worklist
Processing use of (reg 135) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 136 [ Timing_14(D)->HiZSetupTime ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 126 [ Timing ]) in insn 24:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 132) in insn 23:
  Adding insn 21 to worklist
Processing use of (reg 134 [ Timing_14(D)->SetupTime ]) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 126 [ Timing ]) in insn 22:
Processing use of (reg 128) in insn 21:
  Adding insn 18 to worklist
Processing use of (reg 130) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 131 [ Timing_14(D)->HoldSetupTime ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 126 [ Timing ]) in insn 19:
Processing use of (reg 129 [ Timing_14(D)->WaitSetupTime ]) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 126 [ Timing ]) in insn 17:
Processing use of (reg 0 r0) in insn 34:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_CommonSpace_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r121={1d,1u} r122={1d} r124={1d,1u} r125={1d,2u} r126={1d,4u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 68{40d,28u,0e} in 26{26 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 125 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 3 2 5 2 (set (reg/v/f:SI 126 [ Timing ])
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(note 5 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":601:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":602:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":603:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":604:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":605:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":606:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":609:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 122 [ vol.1_13 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 125 [ Device ])
                (const_int 8 [0x8])) [1 Device_12(D)->PMEM+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 122 [ vol.1_13 ])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_14(D)->WaitSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (reg:SI 128)
        (ashift:SI (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
        (nil)))
(insn 19 18 20 2 (set (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_14(D)->HoldSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 130)
        (ashift:SI (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 132)
        (ior:SI (reg:SI 128)
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg:SI 128)
            (nil))))
(insn 22 21 23 2 (set (reg:SI 134 [ Timing_14(D)->SetupTime ])
        (mem:SI (reg/v/f:SI 126 [ Timing ]) [1 Timing_14(D)->SetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 2 (set (reg:SI 133)
        (ior:SI (reg:SI 132)
            (reg:SI 134 [ Timing_14(D)->SetupTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ Timing_14(D)->SetupTime ])
        (expr_list:REG_DEAD (reg:SI 132)
            (nil))))
(insn 24 23 25 2 (set (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_14(D)->HiZSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Timing ])
        (nil)))
(insn 25 24 26 2 (set (reg:SI 135)
        (ashift:SI (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
            (const_int 24 [0x18]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
        (nil)))
(insn 26 25 27 2 (set (reg:SI 121 [ _10 ])
        (ior:SI (reg:SI 133)
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg:SI 133)
            (nil))))
(insn 27 26 28 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 125 [ Device ])
                (const_int 8 [0x8])) [1 Device_12(D)->PMEM+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ Device ])
        (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
            (nil))))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":617:3 -1
     (nil))
(insn 29 28 33 2 (set (reg:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":617:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 29 34 2 (set (reg/i:SI 0 r0)
        (reg:SI 124 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":618:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 34 33 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":618:1 -1
     (nil))

;; Function FMC_NAND_AttributeSpace_Timing_Init (FMC_NAND_AttributeSpace_Timing_Init, funcdef_no=337, decl_uid=9208, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


FMC_NAND_AttributeSpace_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r121={1d,1u} r122={1d} r124={1d,1u} r125={1d,2u} r126={1d,4u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 68{40d,28u,0e} in 26{26 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 121[26,26] 122[27,27] 124[28,28] 125[29,29] 126[30,30] 128[31,31] 129[32,32] 130[33,33] 131[34,34] 132[35,35] 133[36,36] 134[37,37] 135[38,38] 136[39,39] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 121 122 124 125 126 128 129 130 131 132 133 134 135 136
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 121 122 124 125 126 128 129 130 131 132 133 134 135 136
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;; rd  gen 	(15) 0[0],121[26],122[27],124[28],125[29],126[30],128[31],129[32],130[33],131[34],132[35],133[36],134[37],135[38],136[39]
;; rd  kill	(16) 0[0,1],121[26],122[27],124[28],125[29],126[30],128[31],129[32],130[33],131[34],132[35],133[36],134[37],135[38],136[39]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u24(0){ d0(bb 2 insn 33) }u25(7){ d5(bb 0 insn -1) }u26(13){ d6(bb 0 insn -1) }u27(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 33) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 34 to worklist
  Adding insn 27 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
  Adding insn 33 to worklist
Processing use of (reg 124 [ <retval> ]) in insn 33:
  Adding insn 29 to worklist
Processing use of (reg 125 [ Device ]) in insn 16:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 121 [ _10 ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 125 [ Device ]) in insn 27:
Processing use of (reg 133) in insn 26:
  Adding insn 23 to worklist
Processing use of (reg 135) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 136 [ Timing_14(D)->HiZSetupTime ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 126 [ Timing ]) in insn 24:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 132) in insn 23:
  Adding insn 21 to worklist
Processing use of (reg 134 [ Timing_14(D)->SetupTime ]) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 126 [ Timing ]) in insn 22:
Processing use of (reg 128) in insn 21:
  Adding insn 18 to worklist
Processing use of (reg 130) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 131 [ Timing_14(D)->HoldSetupTime ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 126 [ Timing ]) in insn 19:
Processing use of (reg 129 [ Timing_14(D)->WaitSetupTime ]) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 126 [ Timing ]) in insn 17:
Processing use of (reg 0 r0) in insn 34:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_AttributeSpace_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r121={1d,1u} r122={1d} r124={1d,1u} r125={1d,2u} r126={1d,4u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 68{40d,28u,0e} in 26{26 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 125 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 3 2 5 2 (set (reg/v/f:SI 126 [ Timing ])
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(note 5 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":632:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":633:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":634:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":635:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":636:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":637:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":640:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 122 [ vol.2_13 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 125 [ Device ])
                (const_int 12 [0xc])) [1 Device_12(D)->PATT+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 122 [ vol.2_13 ])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_14(D)->WaitSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (reg:SI 128)
        (ashift:SI (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
        (nil)))
(insn 19 18 20 2 (set (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_14(D)->HoldSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 130)
        (ashift:SI (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 132)
        (ior:SI (reg:SI 128)
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg:SI 128)
            (nil))))
(insn 22 21 23 2 (set (reg:SI 134 [ Timing_14(D)->SetupTime ])
        (mem:SI (reg/v/f:SI 126 [ Timing ]) [1 Timing_14(D)->SetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 2 (set (reg:SI 133)
        (ior:SI (reg:SI 132)
            (reg:SI 134 [ Timing_14(D)->SetupTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ Timing_14(D)->SetupTime ])
        (expr_list:REG_DEAD (reg:SI 132)
            (nil))))
(insn 24 23 25 2 (set (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_14(D)->HiZSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Timing ])
        (nil)))
(insn 25 24 26 2 (set (reg:SI 135)
        (ashift:SI (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
            (const_int 24 [0x18]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
        (nil)))
(insn 26 25 27 2 (set (reg:SI 121 [ _10 ])
        (ior:SI (reg:SI 133)
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg:SI 133)
            (nil))))
(insn 27 26 28 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 125 [ Device ])
                (const_int 12 [0xc])) [1 Device_12(D)->PATT+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ Device ])
        (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
            (nil))))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":648:3 -1
     (nil))
(insn 29 28 33 2 (set (reg:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":648:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 29 34 2 (set (reg/i:SI 0 r0)
        (reg:SI 124 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":649:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 34 33 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":649:1 -1
     (nil))

;; Function FMC_NAND_DeInit (FMC_NAND_DeInit, funcdef_no=338, decl_uid=9211, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


FMC_NAND_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,6u} r118={1d,1u} r119={1d,1u} r120={1d,2u} 
;;    total ref usage 56{33d,23u,0e} in 23{23 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 118[30,30] 119[31,31] 120[32,32] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 118 119 120
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 118 119 120
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(8) 0[0],113[26],114[27],115[28],116[29],118[30],119[31],120[32]
;; rd  kill	(9) 0[0,1],113[26],114[27],115[28],116[29],118[30],119[31],120[32]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u19(0){ d0(bb 2 insn 31) }u20(7){ d5(bb 0 insn -1) }u21(13){ d6(bb 0 insn -1) }u22(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 31) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 32 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
Finished finding needed instructions:
  Adding insn 31 to worklist
Processing use of (reg 115 [ <retval> ]) in insn 31:
  Adding insn 27 to worklist
Processing use of (reg 116 [ Device ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 114 [ _2 ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 116 [ Device ]) in insn 12:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 116 [ Device ]) in insn 16:
Processing use of (reg 118) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 116 [ Device ]) in insn 19:
Processing use of (reg 119) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 116 [ Device ]) in insn 22:
Processing use of (reg 120) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 116 [ Device ]) in insn 25:
Processing use of (reg 120) in insn 25:
Processing use of (reg 0 r0) in insn 32:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,6u} r118={1d,1u} r119={1d,1u} r120={1d,2u} 
;;    total ref usage 56{33d,23u,0e} in 23{23 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 4 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":658:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(note 4 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":660:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":661:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":664:3 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":664:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":664:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 11 13 2 (set (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":664:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":668:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":671:3 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 118)
        (const_int 24 [0x18])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":671:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":671:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":672:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 119)
        (const_int 64 [0x40])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":672:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 116 [ Device ])
                (const_int 4 [0x4])) [1 Device_4(D)->SR+0 S4 A32])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":672:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":673:3 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 120)
        (const_int -50529028 [0xfffffffffcfcfcfc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":673:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 116 [ Device ])
                (const_int 8 [0x8])) [1 Device_4(D)->PMEM+0 S4 A32])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":673:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":674:3 -1
     (nil))
(insn 25 23 26 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 116 [ Device ])
                (const_int 12 [0xc])) [1 Device_4(D)->PATT+0 S4 A32])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":674:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
            (nil))))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":676:3 -1
     (nil))
(insn 27 26 31 2 (set (reg:SI 115 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":676:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 27 32 2 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":677:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 32 31 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":677:1 -1
     (nil))

;; Function FMC_NAND_ECC_Enable (FMC_NAND_ECC_Enable, funcdef_no=339, decl_uid=9214, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


FMC_NAND_ECC_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,2u} 
;;    total ref usage 45{30d,15u,0e} in 12{12 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(5) 0[0],113[26],114[27],115[28],116[29]
;; rd  kill	(6) 0[0,1],113[26],114[27],115[28],116[29]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u11(0){ d0(bb 2 insn 19) }u12(7){ d5(bb 0 insn -1) }u13(13){ d6(bb 0 insn -1) }u14(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 19) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 19 to worklist
Processing use of (reg 115 [ <retval> ]) in insn 19:
  Adding insn 15 to worklist
Processing use of (reg 116 [ Device ]) in insn 11:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 114 [ _2 ]) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 116 [ Device ]) in insn 13:
Processing use of (reg 113 [ _1 ]) in insn 12:
Processing use of (reg 0 r0) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_ECC_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,2u} 
;;    total ref usage 45{30d,15u,0e} in 12{12 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 4 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":706:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(note 4 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":708:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":709:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":713:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":715:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":715:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":715:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":715:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":717:3 -1
     (nil))
(insn 15 14 19 2 (set (reg:SI 115 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":717:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 15 20 2 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":718:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 20 19 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":718:1 -1
     (nil))

;; Function FMC_NAND_ECC_Disable (FMC_NAND_ECC_Disable, funcdef_no=340, decl_uid=9217, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


FMC_NAND_ECC_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,2u} 
;;    total ref usage 45{30d,15u,0e} in 12{12 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(5) 0[0],113[26],114[27],115[28],116[29]
;; rd  kill	(6) 0[0,1],113[26],114[27],115[28],116[29]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u11(0){ d0(bb 2 insn 19) }u12(7){ d5(bb 0 insn -1) }u13(13){ d6(bb 0 insn -1) }u14(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 19) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 19 to worklist
Processing use of (reg 115 [ <retval> ]) in insn 19:
  Adding insn 15 to worklist
Processing use of (reg 116 [ Device ]) in insn 11:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 114 [ _2 ]) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 116 [ Device ]) in insn 13:
Processing use of (reg 113 [ _1 ]) in insn 12:
Processing use of (reg 0 r0) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_ECC_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,2u} 
;;    total ref usage 45{30d,15u,0e} in 12{12 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 4 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":728:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(note 4 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":730:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":731:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":735:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":737:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":737:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":737:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":737:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":739:3 -1
     (nil))
(insn 15 14 19 2 (set (reg:SI 115 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":739:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 15 20 2 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":740:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 20 19 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":740:1 -1
     (nil))

;; Function FMC_NAND_GetECC (FMC_NAND_GetECC, funcdef_no=341, decl_uid=9222, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 16 count 19 (  1.6)


FMC_NAND_GetECC

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d} r3={3d,1u} r7={1d,11u} r12={4d} r13={1d,13u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={7d,5u} r101={2d} r102={1d,11u} r103={1d,10u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r121={3d,1u} r122={1d,3u} r123={1d,1u} r125={1d,3u} r126={1d,1u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 281{207d,74u,0e} in 42{40 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 187, 188, 189, 190, 191, 192
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,12] 7[13,13] 12[14,17] 13[18,18] 14[19,21] 15[22,23] 16[24,26] 17[27,29] 18[30,32] 19[33,35] 20[36,38] 21[39,41] 22[42,44] 23[45,47] 24[48,50] 25[51,53] 26[54,56] 27[57,59] 28[60,62] 29[63,65] 30[66,68] 31[69,71] 48[72,73] 49[74,75] 50[76,77] 51[78,79] 52[80,81] 53[82,83] 54[84,85] 55[86,87] 56[88,89] 57[90,91] 58[92,93] 59[94,95] 60[96,97] 61[98,99] 62[100,101] 63[102,103] 64[104,105] 65[106,107] 66[108,109] 67[110,111] 68[112,113] 69[114,115] 70[116,117] 71[118,119] 72[120,121] 73[122,123] 74[124,125] 75[126,127] 76[128,129] 77[130,131] 78[132,133] 79[134,135] 80[136,137] 81[138,139] 82[140,141] 83[142,143] 84[144,145] 85[146,147] 86[148,149] 87[150,151] 88[152,153] 89[154,155] 90[156,157] 91[158,159] 92[160,161] 93[162,163] 94[164,165] 95[166,167] 96[168,169] 97[170,171] 98[172,173] 99[174,175] 100[176,182] 101[183,184] 102[185,185] 103[186,186] 104[187,188] 105[189,190] 106[191,192] 113[193,193] 115[194,194] 117[195,195] 118[196,196] 119[197,197] 121[198,200] 122[201,201] 123[202,202] 125[203,203] 126[204,204] 127[205,205] 128[206,206] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d18(13){ }d21(14){ }d26(16){ }d29(17){ }d32(18){ }d35(19){ }d38(20){ }d41(21){ }d44(22){ }d47(23){ }d50(24){ }d53(25){ }d56(26){ }d59(27){ }d62(28){ }d65(29){ }d68(30){ }d71(31){ }d185(102){ }d186(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[12],7[13],13[18],14[21],16[26],17[29],18[32],19[35],20[38],21[41],22[44],23[47],24[50],25[53],26[56],27[59],28[62],29[65],30[68],31[71],102[185],103[186]
;; rd  kill	(68) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11,12],7[13],13[18],14[19,20,21],16[24,25,26],17[27,28,29],18[30,31,32],19[33,34,35],20[36,37,38],21[39,40,41],22[42,43,44],23[45,46,47],24[48,49,50],25[51,52,53],26[54,55,56],27[57,58,59],28[60,61,62],29[63,64,65],30[66,67,68],31[69,70,71],102[185],103[186]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[3],1[6],3[12],7[13],13[18],102[185],103[186]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d13(bb 0 insn -1) }u1(13){ d18(bb 0 insn -1) }u2(102){ d185(bb 0 insn -1) }u3(103){ d186(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 119 122 123 125
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 119 122 123 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 0[3],1[6],3[12],7[13],13[18],102[185],103[186]
;; rd  gen 	(5) 0[2],119[197],122[201],123[202],125[203]
;; rd  kill	(11) 0[0,1,2,3],14[19,20,21],119[197],122[201],123[202],125[203]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; rd  out 	(8) 7[13],13[18],102[185],103[186],119[197],122[201],123[202],125[203]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 7 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d13(bb 0 insn -1) }u11(13){ d18(bb 0 insn -1) }u12(102){ d185(bb 0 insn -1) }u13(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  gen 	 0 [r0] 100 [cc] 113 126
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(11) 7[13],13[18],100[176],102[185],103[186],115[194],119[197],122[201],123[202],125[203],128[206]
;; rd  gen 	(4) 0[1],100[180],113[193],126[204]
;; rd  kill	(16) 0[0,1,2,3],14[19,20,21],100[176,177,178,179,180,181,182],113[193],126[204]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; rd  out 	(8) 7[13],13[18],102[185],103[186],119[197],122[201],123[202],125[203]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 3 )->[4]->( 10 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d13(bb 0 insn -1) }u22(13){ d18(bb 0 insn -1) }u23(102){ d185(bb 0 insn -1) }u24(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[185],103[186],119[197],122[201],123[202],125[203]
;; rd  gen 	(1) 100[179]
;; rd  kill	(7) 100[176,177,178,179,180,181,182]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; rd  out 	(8) 7[13],13[18],102[185],103[186],119[197],122[201],123[202],125[203]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 2 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ d13(bb 0 insn -1) }u28(13){ d18(bb 0 insn -1) }u29(102){ d185(bb 0 insn -1) }u30(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[185],103[186],119[197],122[201],123[202],125[203]
;; rd  gen 	(1) 100[178]
;; rd  kill	(7) 100[176,177,178,179,180,181,182]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; rd  out 	(8) 7[13],13[18],102[185],103[186],119[197],122[201],123[202],125[203]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 5 6 )->[6]->( 6 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ d13(bb 0 insn -1) }u34(13){ d18(bb 0 insn -1) }u35(102){ d185(bb 0 insn -1) }u36(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 118 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; live  gen 	 100 [cc] 118 127
;; live  kill	
;; rd  in  	(11) 7[13],13[18],100[177],102[185],103[186],118[196],119[197],122[201],123[202],125[203],127[205]
;; rd  gen 	(3) 100[177],118[196],127[205]
;; rd  kill	(9) 100[176,177,178,179,180,181,182],118[196],127[205]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; rd  out 	(6) 7[13],13[18],102[185],103[186],122[201],123[202]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 5 )->[7]->( 3 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(7){ d13(bb 0 insn -1) }u42(13){ d18(bb 0 insn -1) }u43(102){ d185(bb 0 insn -1) }u44(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 115 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  gen 	 100 [cc] 115 128
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[185],103[186],119[197],122[201],123[202],125[203]
;; rd  gen 	(3) 100[176],115[194],128[206]
;; rd  kill	(9) 100[176,177,178,179,180,181,182],115[194],128[206]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 122 123 125
;; rd  out 	(8) 7[13],13[18],102[185],103[186],119[197],122[201],123[202],125[203]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 7 6 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(7){ d13(bb 0 insn -1) }u50(13){ d18(bb 0 insn -1) }u51(102){ d185(bb 0 insn -1) }u52(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; lr  def 	 117 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; live  gen 	 117 121
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[185],103[186],119[197],122[201],123[202],125[203]
;; rd  gen 	(2) 117[195],121[200]
;; rd  kill	(4) 117[195],121[198,199,200]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[13],13[18],102[185],103[186],121[200]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 3 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u56(7){ d13(bb 0 insn -1) }u57(13){ d18(bb 0 insn -1) }u58(102){ d185(bb 0 insn -1) }u59(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[185],103[186],119[197],122[201],123[202],125[203]
;; rd  gen 	(1) 121[199]
;; rd  kill	(3) 121[198,199,200]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[13],13[18],102[185],103[186],121[199]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 4 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u60(7){ d13(bb 0 insn -1) }u61(13){ d18(bb 0 insn -1) }u62(102){ d185(bb 0 insn -1) }u63(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[185],103[186],119[197],122[201],123[202],125[203]
;; rd  gen 	(1) 121[198]
;; rd  kill	(3) 121[198,199,200]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[13],13[18],102[185],103[186],121[198]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 8 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u64(7){ d13(bb 0 insn -1) }u65(13){ d18(bb 0 insn -1) }u66(102){ d185(bb 0 insn -1) }u67(103){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[13],13[18],102[185],103[186],121[198,199,200]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[13],13[18],102[185],103[186]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }
;;   reg 103 { d186(bb 0 insn -1) }

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u70(0){ d0(bb 11 insn 68) }u71(7){ d13(bb 0 insn -1) }u72(13){ d18(bb 0 insn -1) }u73(102){ d185(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[13],13[18],102[185],103[186]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 11 insn 68) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d185(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 32 to worklist
  Adding insn 36 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
  Adding insn 54 to worklist
  Adding insn 50 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 69 to worklist
Finished finding needed instructions:
  Adding insn 68 to worklist
Processing use of (reg 121 [ <retval> ]) in insn 68:
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 9 to worklist
Processing use of (reg 0 r0) in insn 69:
Processing use of (reg 122 [ Device ]) in insn 59:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 117 [ _5 ]) in insn 60:
Processing use of (reg 123 [ ECCval ]) in insn 60:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 122 [ Device ]) in insn 50:
Processing use of (reg 100 cc) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 128) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 115 [ _3 ]) in insn 52:
Processing use of (reg 122 [ Device ]) in insn 39:
Processing use of (reg 100 cc) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 127) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 118 [ _7 ]) in insn 41:
Processing use of (reg 100 cc) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 125 [ Timeout ]) in insn 35:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 100 cc) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 125 [ Timeout ]) in insn 31:
Processing use of (reg 13 sp) in insn 25:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 125 [ Timeout ]) in insn 28:
Processing use of (reg 126) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 113 [ _1 ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 119 [ tickstart ]) in insn 27:
  Adding insn 17 to worklist
Processing use of (reg 0 r0) in insn 17:
Processing use of (reg 0 r0) in insn 26:
Processing use of (reg 13 sp) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


FMC_NAND_GetECC

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d} r3={3d,1u} r7={1d,11u} r12={4d} r13={1d,13u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={7d,5u} r101={2d} r102={1d,11u} r103={1d,10u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r121={3d,1u} r122={1d,3u} r123={1d,1u} r125={1d,3u} r126={1d,1u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 281{207d,74u,0e} in 42{40 regular + 2 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 122 [ Device ])
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 3 2 5 2 (set (reg/v/f:SI 123 [ ECCval ])
        (reg:SI 1 r1 [ ECCval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ECCval ])
        (nil)))
(insn 5 3 6 2 (set (reg/v:SI 125 [ Timeout ])
        (reg:SI 3 r3 [ Timeout ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Timeout ])
        (nil)))
(note 6 5 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":753:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":756:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":757:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:3 -1
     (nil))
(call_insn 16 15 17 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006be9f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006be9f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 17 16 18 2 (set (reg/v:SI 119 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 18 17 19 2 (var_location:SI tickstart (reg/v:SI 119 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:15 -1
     (nil))
(debug_insn 19 18 51 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:3 -1
     (nil))
      ; pc falls through to BB 5
(code_label 51 19 22 3 70 (nil) [1 uses])
(note 22 51 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":766:5 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:7 -1
     (nil))
(call_insn 25 24 26 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006be9f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006be9f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 26 25 27 3 (set (reg:SI 113 [ _1 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 27 26 28 3 (set (reg:SI 126)
        (minus:SI (reg:SI 113 [ _1 ])
            (reg/v:SI 119 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:27 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126)
            (reg/v:SI 125 [ Timeout ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 39298956 (nil)))
 -> 74)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ Timeout ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 32 31 33 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 78)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 39298956 (nil)))
 -> 78)
(code_label 33 32 34 5 65 (nil) [0 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ Timeout ])
            (const_int -1 [0xffffffffffffffff]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 40 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 47)
(code_label 40 36 37 6 68 (nil) [1 uses])
(note 37 40 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 -1
     (nil))
(insn 39 38 41 6 (set (reg:SI 118 [ _7 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 122 [ Device ])
                (const_int 4 [0x4])) [1 Device_12(D)->SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 42 6 (set (reg:SI 127)
        (and:SI (reg:SI 118 [ _7 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(insn 42 41 43 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(jump_insn 43 42 47 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 40)
      ; pc falls through to BB 8
(code_label 47 43 48 7 67 (nil) [1 uses])
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 -1
     (nil))
(insn 50 49 52 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 122 [ Device ])
                (const_int 4 [0x4])) [1 Device_12(D)->SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 50 53 7 (set (reg:SI 128)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 53 52 54 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(jump_insn 54 53 55 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 51)
(code_label 55 54 56 8 69 (nil) [0 uses])
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":776:3 -1
     (nil))
(debug_insn 58 57 59 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":779:3 -1
     (nil))
(insn 59 58 60 8 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 122 [ Device ])
                (const_int 20 [0x14])) [1 Device_12(D)->ECCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":779:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ Device ])
        (nil)))
(insn 60 59 61 8 (set (mem:SI (reg/v/f:SI 123 [ ECCval ]) [1 *ECCval_13(D)+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":779:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 123 [ ECCval ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 61 60 8 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":781:3 -1
     (nil))
(insn 8 61 74 8 (set (reg:SI 121 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":781:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 74 8 73 9 71 (nil) [1 uses])
(note 73 74 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 73 78 9 (set (reg:SI 121 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":770:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 78 7 77 10 72 (nil) [1 uses])
(note 77 78 9 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 9 77 62 10 (set (reg:SI 121 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":770:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 62 9 63 11 66 (nil) [0 uses])
(note 63 62 68 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 68 63 69 11 (set (reg/i:SI 0 r0)
        (reg:SI 121 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ <retval> ])
        (nil)))
(insn 69 68 0 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":782:1 -1
     (nil))
