# base on https://chipsalliance.github.io/verible/verilog_lint.html
#-line-length
#+line-length=length:150