--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,7 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
+(* dynports =  1  *)
+(* src = "dut.sv:1.1-35.10" *)
 (* top =  1  *)
-(* src = "dut.sv:1.1-39.10" *)
 module lut_map_cmp(a, o1_1, o1_2, o1_3, o1_4, o1_5, o1_6, o2_1, o2_2, o2_3, o2_4, o2_5, o2_6, o3_1, o3_2, o3_3, o3_4, o3_5, o3_6, o4_1, o4_2
 , o4_3, o4_4);
 (* src = "dut.sv:2.14-2.15" *)
