#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $auto$ff.cc:262:slice$11474.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11475.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11474.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11474.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$11475.D[0] (FDRE_ZINI)                       0.202     1.151
data arrival time                                                            1.151

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11475.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.181     1.018
data required time                                                           1.018
----------------------------------------------------------------------------------
data required time                                                          -1.018
data arrival time                                                            1.151
----------------------------------------------------------------------------------
slack (MET)                                                                  0.133


#Path 2
Startpoint: $auto$ff.cc:262:slice$11711.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11652.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                               0.000     0.000
$auto$ff.cc:262:slice$11711.C[0] (FDRE_ZINI)                                           0.837     0.837
$auto$ff.cc:262:slice$11711.Q[0] (FDRE_ZINI) [clock-to-output]                         0.102     0.939
$auto$xilinx_dffopt.cc:341:execute$54467.fpga_mux_0.S[0] (MUXF6)                       0.306     1.245
$auto$xilinx_dffopt.cc:341:execute$54467.fpga_mux_0.O[0] (MUXF6)                       0.010     1.255
$auto$ff.cc:262:slice$11652.D[0] (FDRE_ZINI)                                           0.000     1.255
data arrival time                                                                                1.255

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                               0.000     0.000
$auto$ff.cc:262:slice$11652.C[0] (FDRE_ZINI)                                           0.837     0.837
clock uncertainty                                                                      0.000     0.837
cell hold time                                                                         0.194     1.031
data required time                                                                               1.031
------------------------------------------------------------------------------------------------------
data required time                                                                              -1.031
data arrival time                                                                                1.255
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.224


#Path 3
Startpoint: $auto$ff.cc:262:slice$12814.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$12854.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$12814.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$12814.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$12854.D[0] (FDRE_ZINI)                       0.333     1.269
data arrival time                                                            1.269

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$12854.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.269
----------------------------------------------------------------------------------
slack (MET)                                                                  0.238


#Path 4
Startpoint: $auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.3.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11202.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI) [clock-to-output]     0.102     0.939
storage_1.3.0.0.ram0.WA[2] (DPRAM32)                               0.719     1.658
data arrival time                                                            1.658

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.3.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.658
----------------------------------------------------------------------------------
slack (MET)                                                                  0.242


#Path 5
Startpoint: $auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.3.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11202.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI) [clock-to-output]     0.102     0.939
storage_1.3.0.0.ram1.WA[2] (DPRAM32)                               0.719     1.658
data arrival time                                                            1.658

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.3.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.658
----------------------------------------------------------------------------------
slack (MET)                                                                  0.242


#Path 6
Startpoint: FD_3.Q[0] (FDRE_ZINI clocked by clkin)
Endpoint  : FD_4.D[0] (FDRE_ZINI clocked by clkin)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkin (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
$iopadmap$arty.clk100.O[0] (IBUF_VPR)                            0.000     0.000
FD_3.C[0] (FDRE_ZINI)                                            1.163     1.163
FD_3.Q[0] (FDRE_ZINI) [clock-to-output]                          0.112     1.275
FD_4.D[0] (FDRE_ZINI)                                            0.331     1.605
data arrival time                                                          1.605

clock clkin (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
$iopadmap$arty.clk100.O[0] (IBUF_VPR)                            0.000     0.000
FD_4.C[0] (FDRE_ZINI)                                            1.163     1.163
clock uncertainty                                                0.000     1.163
cell hold time                                                   0.194     1.357
data required time                                                         1.357
--------------------------------------------------------------------------------
data required time                                                        -1.357
data arrival time                                                          1.605
--------------------------------------------------------------------------------
slack (MET)                                                                0.249


#Path 7
Startpoint: $auto$ff.cc:262:slice$20327.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$20328.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$20327.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$20327.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$20328.D[0] (FDRE_ZINI)                       0.331     1.280
data arrival time                                                            1.280

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$20328.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.280
----------------------------------------------------------------------------------
slack (MET)                                                                  0.249


#Path 8
Startpoint: $auto$ff.cc:262:slice$18314.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$18521.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$18314.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$18314.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$18521.D[0] (FDRE_ZINI)                       0.331     1.280
data arrival time                                                            1.280

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$18521.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.280
----------------------------------------------------------------------------------
slack (MET)                                                                  0.249


#Path 9
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.2.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.2.0.0.ram0.WA[2] (DPRAM32)                                 0.711     1.666
data arrival time                                                            1.666

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.2.0.0.ram0.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.666
----------------------------------------------------------------------------------
slack (MET)                                                                  0.250


#Path 10
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.2.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.2.0.0.ram1.WA[2] (DPRAM32)                                 0.711     1.666
data arrival time                                                            1.666

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.2.0.0.ram1.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.666
----------------------------------------------------------------------------------
slack (MET)                                                                  0.250


#Path 11
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.5.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.5.0.0.ram0.WA[2] (DPRAM32)                                 0.711     1.666
data arrival time                                                            1.666

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.5.0.0.ram0.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.666
----------------------------------------------------------------------------------
slack (MET)                                                                  0.250


#Path 12
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.5.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.5.0.0.ram1.WA[2] (DPRAM32)                                 0.711     1.666
data arrival time                                                            1.666

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.5.0.0.ram1.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.666
----------------------------------------------------------------------------------
slack (MET)                                                                  0.250


#Path 13
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.0.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.0.0.0.ram1.WA[2] (DPRAM32)                                 0.713     1.668
data arrival time                                                            1.668

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.0.0.0.ram1.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.668
----------------------------------------------------------------------------------
slack (MET)                                                                  0.252


#Path 14
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.0.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.0.0.0.ram0.WA[2] (DPRAM32)                                 0.713     1.668
data arrival time                                                            1.668

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.0.0.0.ram0.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.668
----------------------------------------------------------------------------------
slack (MET)                                                                  0.252


#Path 15
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.7.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.7.0.0.ram0.WA[2] (DPRAM32)                                 0.713     1.668
data arrival time                                                            1.668

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.7.0.0.ram0.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.668
----------------------------------------------------------------------------------
slack (MET)                                                                  0.252


#Path 16
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.7.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.7.0.0.ram1.WA[2] (DPRAM32)                                 0.713     1.668
data arrival time                                                            1.668

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.7.0.0.ram1.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.668
----------------------------------------------------------------------------------
slack (MET)                                                                  0.252


#Path 17
Startpoint: $auto$ff.cc:262:slice$11500.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11374.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11500.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11500.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$11374.D[0] (FDRE_ZINI)                       0.348     1.284
data arrival time                                                            1.284

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11374.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.284
----------------------------------------------------------------------------------
slack (MET)                                                                  0.253


#Path 18
Startpoint: $auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.7.0.0.ram1.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11203.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
storage_1.7.0.0.ram1.WA[3] (DPRAM32)                               0.654     1.603
data arrival time                                                            1.603

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.7.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.603
----------------------------------------------------------------------------------
slack (MET)                                                                  0.259


#Path 19
Startpoint: $auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.7.0.0.ram0.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11203.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
storage_1.7.0.0.ram0.WA[3] (DPRAM32)                               0.654     1.603
data arrival time                                                            1.603

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.7.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.603
----------------------------------------------------------------------------------
slack (MET)                                                                  0.259


#Path 20
Startpoint: $auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.0.0.0.ram0.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11203.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
storage_1.0.0.0.ram0.WA[3] (DPRAM32)                               0.654     1.603
data arrival time                                                            1.603

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.0.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.603
----------------------------------------------------------------------------------
slack (MET)                                                                  0.259


#Path 21
Startpoint: $auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.0.0.0.ram1.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11203.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
storage_1.0.0.0.ram1.WA[3] (DPRAM32)                               0.654     1.603
data arrival time                                                            1.603

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.0.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.603
----------------------------------------------------------------------------------
slack (MET)                                                                  0.259


#Path 22
Startpoint: $auto$ff.cc:262:slice$11318.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11280.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11318.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11318.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$11280.D[0] (FDRE_ZINI)                       0.343     1.292
data arrival time                                                            1.292

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11280.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.292
----------------------------------------------------------------------------------
slack (MET)                                                                  0.261


#Path 23
Startpoint: $auto$ff.cc:262:slice$13414.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13448.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13414.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$13414.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$13448.D[0] (FDRE_ZINI)                       0.331     1.280
data arrival time                                                            1.280

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13448.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.181     1.018
data required time                                                           1.018
----------------------------------------------------------------------------------
data required time                                                          -1.018
data arrival time                                                            1.280
----------------------------------------------------------------------------------
slack (MET)                                                                  0.262


#Path 24
Startpoint: $auto$ff.cc:262:slice$17557.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13470.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$17557.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$17557.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$13470.D[0] (FDRE_ZINI)                       0.344     1.293
data arrival time                                                            1.293

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13470.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.293
----------------------------------------------------------------------------------
slack (MET)                                                                  0.262


#Path 25
Startpoint: $auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.2.0.0.ram0.WA[0] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11200.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage_1.2.0.0.ram0.WA[0] (DPRAM32)                               0.872     1.827
data arrival time                                                            1.827

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.2.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.728     1.565
data required time                                                           1.565
----------------------------------------------------------------------------------
data required time                                                          -1.565
data arrival time                                                            1.827
----------------------------------------------------------------------------------
slack (MET)                                                                  0.262


#Path 26
Startpoint: $auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.5.0.0.ram1.WA[0] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11200.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage_1.5.0.0.ram1.WA[0] (DPRAM32)                               0.872     1.827
data arrival time                                                            1.827

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.5.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.728     1.565
data required time                                                           1.565
----------------------------------------------------------------------------------
data required time                                                          -1.565
data arrival time                                                            1.827
----------------------------------------------------------------------------------
slack (MET)                                                                  0.262


#Path 27
Startpoint: $auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.5.0.0.ram0.WA[0] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11200.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage_1.5.0.0.ram0.WA[0] (DPRAM32)                               0.872     1.827
data arrival time                                                            1.827

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.5.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.728     1.565
data required time                                                           1.565
----------------------------------------------------------------------------------
data required time                                                          -1.565
data arrival time                                                            1.827
----------------------------------------------------------------------------------
slack (MET)                                                                  0.262


#Path 28
Startpoint: $auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.2.0.0.ram1.WA[0] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11200.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage_1.2.0.0.ram1.WA[0] (DPRAM32)                               0.872     1.827
data arrival time                                                            1.827

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.2.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.728     1.565
data required time                                                           1.565
----------------------------------------------------------------------------------
data required time                                                          -1.565
data arrival time                                                            1.827
----------------------------------------------------------------------------------
slack (MET)                                                                  0.262


#Path 29
Startpoint: $auto$ff.cc:262:slice$9808.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13428.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$9808.C[0] (FDRE_ZINI)                        0.837     0.837
$auto$ff.cc:262:slice$9808.Q[0] (FDRE_ZINI) [clock-to-output]      0.118     0.955
$auto$ff.cc:262:slice$13428.D[0] (FDRE_ZINI)                       0.338     1.293
data arrival time                                                            1.293

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13428.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.293
----------------------------------------------------------------------------------
slack (MET)                                                                  0.262


#Path 30
Startpoint: $auto$ff.cc:262:slice$12869.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13688.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$12869.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$12869.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$13688.D[0] (FDRE_ZINI)                       0.358     1.294
data arrival time                                                            1.294

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13688.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.294
----------------------------------------------------------------------------------
slack (MET)                                                                  0.263


#Path 31
Startpoint: $auto$ff.cc:262:slice$11482.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11356.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11482.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11482.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$11356.D[0] (FDRE_ZINI)                       0.346     1.295
data arrival time                                                            1.295

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11356.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.295
----------------------------------------------------------------------------------
slack (MET)                                                                  0.264


#Path 32
Startpoint: $auto$ff.cc:262:slice$13360.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13327.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13360.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$13360.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$13327.D[0] (FDRE_ZINI)                       0.346     1.295
data arrival time                                                            1.295

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13327.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.295
----------------------------------------------------------------------------------
slack (MET)                                                                  0.264


#Path 33
Startpoint: $auto$ff.cc:262:slice$12870.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13689.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$12870.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$12870.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$13689.D[0] (FDRE_ZINI)                       0.346     1.282
data arrival time                                                            1.282

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13689.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.181     1.018
data required time                                                           1.018
----------------------------------------------------------------------------------
data required time                                                          -1.018
data arrival time                                                            1.282
----------------------------------------------------------------------------------
slack (MET)                                                                  0.264


#Path 34
Startpoint: $auto$ff.cc:262:slice$11316.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11278.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11316.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11316.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$11278.D[0] (FDRE_ZINI)                       0.350     1.299
data arrival time                                                            1.299

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11278.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.299
----------------------------------------------------------------------------------
slack (MET)                                                                  0.268


#Path 35
Startpoint: $auto$ff.cc:262:slice$11050.Q[0] (FDSE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11660.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11050.C[0] (FDSE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11050.Q[0] (FDSE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$11660.D[0] (FDRE_ZINI)                       0.351     1.287
data arrival time                                                            1.287

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11660.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.181     1.018
data required time                                                           1.018
----------------------------------------------------------------------------------
data required time                                                          -1.018
data arrival time                                                            1.287
----------------------------------------------------------------------------------
slack (MET)                                                                  0.269


#Path 36
Startpoint: $auto$ff.cc:262:slice$13485.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$17512.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13485.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$13485.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$17512.D[0] (FDRE_ZINI)                       0.358     1.307
data arrival time                                                            1.307

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$17512.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.307
----------------------------------------------------------------------------------
slack (MET)                                                                  0.276


#Path 37
Startpoint: $auto$ff.cc:262:slice$17573.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13486.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$17573.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$17573.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$13486.D[0] (FDRE_ZINI)                       0.375     1.311
data arrival time                                                            1.311

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13486.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.311
----------------------------------------------------------------------------------
slack (MET)                                                                  0.280


#Path 38
Startpoint: $auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.3.0.0.ram1.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11203.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
storage_1.3.0.0.ram1.WA[3] (DPRAM32)                               0.681     1.630
data arrival time                                                            1.630

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.3.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.630
----------------------------------------------------------------------------------
slack (MET)                                                                  0.286


#Path 39
Startpoint: $auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.3.0.0.ram0.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11203.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
storage_1.3.0.0.ram0.WA[3] (DPRAM32)                               0.681     1.630
data arrival time                                                            1.630

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.3.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.630
----------------------------------------------------------------------------------
slack (MET)                                                                  0.286


#Path 40
Startpoint: $auto$ff.cc:262:slice$17574.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13487.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$17574.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$17574.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$13487.D[0] (FDRE_ZINI)                       0.369     1.318
data arrival time                                                            1.318

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13487.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.318
----------------------------------------------------------------------------------
slack (MET)                                                                  0.287


#Path 41
Startpoint: $auto$ff.cc:262:slice$11326.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11288.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11326.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11326.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$11288.D[0] (FDRE_ZINI)                       0.371     1.320
data arrival time                                                            1.320

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11288.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.320
----------------------------------------------------------------------------------
slack (MET)                                                                  0.289


#Path 42
Startpoint: $auto$ff.cc:262:slice$11330.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11292.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11330.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11330.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$11292.D[0] (FDRE_ZINI)                       0.375     1.324
data arrival time                                                            1.324

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11292.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.324
----------------------------------------------------------------------------------
slack (MET)                                                                  0.293


#Path 43
Startpoint: $auto$ff.cc:262:slice$13277.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13245.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13277.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$13277.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$13245.D[0] (FDRE_ZINI)                       0.379     1.328
data arrival time                                                            1.328

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13245.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.328
----------------------------------------------------------------------------------
slack (MET)                                                                  0.297


#Path 44
Startpoint: $auto$ff.cc:262:slice$13418.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13452.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13418.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$13418.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$13452.D[0] (FDRE_ZINI)                       0.379     1.328
data arrival time                                                            1.328

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13452.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.328
----------------------------------------------------------------------------------
slack (MET)                                                                  0.297


#Path 45
Startpoint: $auto$ff.cc:262:slice$11052.Q[0] (FDSE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11662.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11052.C[0] (FDSE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11052.Q[0] (FDSE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$11662.D[0] (FDRE_ZINI)                       0.367     1.316
data arrival time                                                            1.316

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11662.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.181     1.018
data required time                                                           1.018
----------------------------------------------------------------------------------
data required time                                                          -1.018
data arrival time                                                            1.316
----------------------------------------------------------------------------------
slack (MET)                                                                  0.298


#Path 46
Startpoint: FDPE_2.Q[0] (FDPE_ZINI clocked by idelay_clk)
Endpoint  : FDPE_3.D[0] (FDPE_ZINI clocked by idelay_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock idelay_clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
BUFG_1.O[0] (BUFGCTRL_VPR)                                       0.000     0.000
FDPE_2.C[0] (FDPE_ZINI)                                          0.837     0.837
FDPE_2.Q[0] (FDPE_ZINI) [clock-to-output]                        0.099     0.936
FDPE_3.D[0] (FDPE_ZINI)                                          0.382     1.318
data arrival time                                                          1.318

clock idelay_clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
BUFG_1.O[0] (BUFGCTRL_VPR)                                       0.000     0.000
FDPE_3.C[0] (FDPE_ZINI)                                          0.837     0.837
clock uncertainty                                                0.000     0.837
cell hold time                                                   0.181     1.018
data required time                                                         1.018
--------------------------------------------------------------------------------
data required time                                                        -1.018
data arrival time                                                          1.318
--------------------------------------------------------------------------------
slack (MET)                                                                0.300


#Path 47
Startpoint: FDPE.Q[0] (FDPE_ZINI clocked by sys_clk)
Endpoint  : FDPE_1.D[0] (FDPE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                         0.000     0.000
FDPE.C[0] (FDPE_ZINI)                                            0.837     0.837
FDPE.Q[0] (FDPE_ZINI) [clock-to-output]                          0.099     0.936
FDPE_1.D[0] (FDPE_ZINI)                                          0.382     1.318
data arrival time                                                          1.318

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                         0.000     0.000
FDPE_1.C[0] (FDPE_ZINI)                                          0.837     0.837
clock uncertainty                                                0.000     0.837
cell hold time                                                   0.181     1.018
data required time                                                         1.018
--------------------------------------------------------------------------------
data required time                                                        -1.018
data arrival time                                                          1.318
--------------------------------------------------------------------------------
slack (MET)                                                                0.300


#Path 48
Startpoint: $auto$ff.cc:262:slice$11317.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11279.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11317.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11317.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$11279.D[0] (FDRE_ZINI)                       0.402     1.338
data arrival time                                                            1.338

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11279.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.338
----------------------------------------------------------------------------------
slack (MET)                                                                  0.307


#Path 49
Startpoint: $auto$ff.cc:262:slice$11413.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11445.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11413.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11413.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$11445.D[0] (FDRE_ZINI)                       0.391     1.340
data arrival time                                                            1.340

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11445.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.340
----------------------------------------------------------------------------------
slack (MET)                                                                  0.309


#Path 50
Startpoint: $auto$ff.cc:262:slice$11475.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11476.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11475.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11475.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$11476.D[0] (FDRE_ZINI)                       0.397     1.333
data arrival time                                                            1.333

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11476.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.181     1.018
data required time                                                           1.018
----------------------------------------------------------------------------------
data required time                                                          -1.018
data arrival time                                                            1.333
----------------------------------------------------------------------------------
slack (MET)                                                                  0.315


#Path 51
Startpoint: $auto$ff.cc:262:slice$11168.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11167.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11168.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11168.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$11167.D[0] (FDRE_ZINI)                       0.397     1.333
data arrival time                                                            1.333

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11167.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.181     1.018
data required time                                                           1.018
----------------------------------------------------------------------------------
data required time                                                          -1.018
data arrival time                                                            1.333
----------------------------------------------------------------------------------
slack (MET)                                                                  0.315


#Path 52
Startpoint: $auto$ff.cc:262:slice$11169.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11168.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11169.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11169.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$11168.D[0] (FDRE_ZINI)                       0.398     1.334
data arrival time                                                            1.334

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11168.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.181     1.018
data required time                                                           1.018
----------------------------------------------------------------------------------
data required time                                                          -1.018
data arrival time                                                            1.334
----------------------------------------------------------------------------------
slack (MET)                                                                  0.316


#Path 53
Startpoint: $auto$ff.cc:262:slice$11144.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11148.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$11144.C[0] (FDRE_ZINI)                                                                                                                0.837     0.837
$auto$ff.cc:262:slice$11144.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.112     0.949
$auto$alumacc.cc:485:replace_alu$7302.genblk1.slice[3].genblk1.carry4.DI2[0] (CARRY4_VPR)                                                                   0.205     1.154
$auto$alumacc.cc:485:replace_alu$7302.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.129     1.283
$techmap54830$auto$alumacc.cc:485:replace_alu$7302.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.283
$techmap54830$auto$alumacc.cc:485:replace_alu$7302.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.283
$auto$alumacc.cc:485:replace_alu$7302.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     1.283
$auto$alumacc.cc:485:replace_alu$7302.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                    0.065     1.348
$auto$ff.cc:262:slice$11148.D[0] (FDRE_ZINI)                                                                                                                0.000     1.348
data arrival time                                                                                                                                                     1.348

clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$11148.C[0] (FDRE_ZINI)                                                                                                                0.837     0.837
clock uncertainty                                                                                                                                           0.000     0.837
cell hold time                                                                                                                                              0.194     1.031
data required time                                                                                                                                                    1.031
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   -1.031
data arrival time                                                                                                                                                     1.348
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                           0.317


#Path 54
Startpoint: $auto$ff.cc:262:slice$11501.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11502.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11501.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11501.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$11502.D[0] (FDRE_ZINI)                       0.401     1.337
data arrival time                                                            1.337

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11502.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.181     1.018
data required time                                                           1.018
----------------------------------------------------------------------------------
data required time                                                          -1.018
data arrival time                                                            1.337
----------------------------------------------------------------------------------
slack (MET)                                                                  0.319


#Path 55
Startpoint: $auto$ff.cc:262:slice$11483.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11484.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11483.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11483.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$11484.D[0] (FDRE_ZINI)                       0.403     1.339
data arrival time                                                            1.339

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11484.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.181     1.018
data required time                                                           1.018
----------------------------------------------------------------------------------
data required time                                                          -1.018
data arrival time                                                            1.339
----------------------------------------------------------------------------------
slack (MET)                                                                  0.321


#Path 56
Startpoint: $auto$ff.cc:262:slice$11201.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.3.0.0.ram1.WA[1] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11201.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11201.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage_1.3.0.0.ram1.WA[1] (DPRAM32)                               0.979     1.934
data arrival time                                                            1.934

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.3.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.745     1.582
data required time                                                           1.582
----------------------------------------------------------------------------------
data required time                                                          -1.582
data arrival time                                                            1.934
----------------------------------------------------------------------------------
slack (MET)                                                                  0.352


#Path 57
Startpoint: $auto$ff.cc:262:slice$11201.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.3.0.0.ram0.WA[1] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11201.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11201.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage_1.3.0.0.ram0.WA[1] (DPRAM32)                               0.979     1.934
data arrival time                                                            1.934

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.3.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.745     1.582
data required time                                                           1.582
----------------------------------------------------------------------------------
data required time                                                          -1.582
data arrival time                                                            1.934
----------------------------------------------------------------------------------
slack (MET)                                                                  0.352


#Path 58
Startpoint: $auto$ff.cc:262:slice$13260.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13228.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13260.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$13260.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$13228.D[0] (FDRE_ZINI)                       0.455     1.404
data arrival time                                                            1.404

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13228.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.404
----------------------------------------------------------------------------------
slack (MET)                                                                  0.373


#Path 59
Startpoint: $auto$ff.cc:262:slice$11100.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11110.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$11100.C[0] (FDRE_ZINI)                                                                                                                0.837     0.837
$auto$ff.cc:262:slice$11100.Q[0] (FDRE_ZINI) [clock-to-output]                                                                                              0.112     0.949
$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[5].genblk1.carry4.DI2[0] (CARRY4_VPR)                                                                   0.202     1.151
$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[5].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.129     1.280
$techmap54842$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.280
$techmap54842$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[6].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.280
$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[6].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     1.280
$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[6].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.039     1.319
$techmap54843$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.319
$techmap54843$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[7].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.319
$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[7].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     1.319
$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[7].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                   0.039     1.358
$techmap54844$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     1.358
$techmap54844$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[8].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     1.358
$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[8].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                   0.000     1.358
$auto$alumacc.cc:485:replace_alu$7296.genblk1.slice[8].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                    0.054     1.412
$auto$ff.cc:262:slice$11110.D[0] (FDRE_ZINI)                                                                                                                0.000     1.412
data arrival time                                                                                                                                                     1.412

clock sys_clk (rise edge)                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                                                                                                                    0.000     0.000
$auto$ff.cc:262:slice$11110.C[0] (FDRE_ZINI)                                                                                                                0.837     0.837
clock uncertainty                                                                                                                                           0.000     0.837
cell hold time                                                                                                                                              0.194     1.031
data required time                                                                                                                                                    1.031
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   -1.031
data arrival time                                                                                                                                                     1.412
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                           0.381


#Path 60
Startpoint: $auto$ff.cc:262:slice$11061.Q[0] (FDSE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11671.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11061.C[0] (FDSE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11061.Q[0] (FDSE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$11671.D[0] (FDRE_ZINI)                       0.464     1.413
data arrival time                                                            1.413

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11671.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.413
----------------------------------------------------------------------------------
slack (MET)                                                                  0.382


#Path 61
Startpoint: $auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.1.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11202.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI) [clock-to-output]     0.102     0.939
storage_1.1.0.0.ram1.WA[2] (DPRAM32)                               0.860     1.799
data arrival time                                                            1.799

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.1.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.799
----------------------------------------------------------------------------------
slack (MET)                                                                  0.383


#Path 62
Startpoint: $auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.1.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11202.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI) [clock-to-output]     0.102     0.939
storage_1.1.0.0.ram0.WA[2] (DPRAM32)                               0.860     1.799
data arrival time                                                            1.799

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.1.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.799
----------------------------------------------------------------------------------
slack (MET)                                                                  0.383


#Path 63
Startpoint: $auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.6.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11202.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI) [clock-to-output]     0.102     0.939
storage_1.6.0.0.ram0.WA[2] (DPRAM32)                               0.860     1.799
data arrival time                                                            1.799

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.6.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.799
----------------------------------------------------------------------------------
slack (MET)                                                                  0.383


#Path 64
Startpoint: $auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.6.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11202.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI) [clock-to-output]     0.102     0.939
storage_1.6.0.0.ram1.WA[2] (DPRAM32)                               0.860     1.799
data arrival time                                                            1.799

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.6.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.799
----------------------------------------------------------------------------------
slack (MET)                                                                  0.383


#Path 65
Startpoint: $auto$ff.cc:262:slice$12834.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$12874.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$12834.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$12834.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$12874.D[0] (FDRE_ZINI)                       0.469     1.405
data arrival time                                                            1.405

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$12874.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.181     1.018
data required time                                                           1.018
----------------------------------------------------------------------------------
data required time                                                          -1.018
data arrival time                                                            1.405
----------------------------------------------------------------------------------
slack (MET)                                                                  0.387


#Path 66
Startpoint: $auto$ff.cc:262:slice$11169.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11126.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11169.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11169.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$11126.D[0] (FDRE_ZINI)                       0.484     1.420
data arrival time                                                            1.420

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11126.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.420
----------------------------------------------------------------------------------
slack (MET)                                                                  0.389


#Path 67
Startpoint: $auto$ff.cc:262:slice$11933.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13039.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11933.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11933.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$13039.D[0] (FDRE_ZINI)                       0.473     1.422
data arrival time                                                            1.422

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13039.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.422
----------------------------------------------------------------------------------
slack (MET)                                                                  0.391


#Path 68
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.1.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.1.0.0.ram0.WA[2] (DPRAM32)                                 0.852     1.807
data arrival time                                                            1.807

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.1.0.0.ram0.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.807
----------------------------------------------------------------------------------
slack (MET)                                                                  0.391


#Path 69
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.1.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.1.0.0.ram1.WA[2] (DPRAM32)                                 0.852     1.807
data arrival time                                                            1.807

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.1.0.0.ram1.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.807
----------------------------------------------------------------------------------
slack (MET)                                                                  0.391


#Path 70
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.6.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.6.0.0.ram0.WA[2] (DPRAM32)                                 0.852     1.807
data arrival time                                                            1.807

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.6.0.0.ram0.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.807
----------------------------------------------------------------------------------
slack (MET)                                                                  0.391


#Path 71
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.6.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.6.0.0.ram1.WA[2] (DPRAM32)                                 0.852     1.807
data arrival time                                                            1.807

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.6.0.0.ram1.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.807
----------------------------------------------------------------------------------
slack (MET)                                                                  0.391


#Path 72
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.3.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.3.0.0.ram0.WA[2] (DPRAM32)                                 0.854     1.809
data arrival time                                                            1.809

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.3.0.0.ram0.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.809
----------------------------------------------------------------------------------
slack (MET)                                                                  0.393


#Path 73
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.3.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.3.0.0.ram1.WA[2] (DPRAM32)                                 0.854     1.809
data arrival time                                                            1.809

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.3.0.0.ram1.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.809
----------------------------------------------------------------------------------
slack (MET)                                                                  0.393


#Path 74
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.4.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.4.0.0.ram0.WA[2] (DPRAM32)                                 0.854     1.809
data arrival time                                                            1.809

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.4.0.0.ram0.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.809
----------------------------------------------------------------------------------
slack (MET)                                                                  0.393


#Path 75
Startpoint: $auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.4.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11188.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11188.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.4.0.0.ram1.WA[2] (DPRAM32)                                 0.854     1.809
data arrival time                                                            1.809

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.4.0.0.ram1.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.809
----------------------------------------------------------------------------------
slack (MET)                                                                  0.393


#Path 76
Startpoint: $auto$ff.cc:262:slice$11483.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11357.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11483.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11483.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$11357.D[0] (FDRE_ZINI)                       0.490     1.426
data arrival time                                                            1.426

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11357.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.426
----------------------------------------------------------------------------------
slack (MET)                                                                  0.395


#Path 77
Startpoint: $auto$ff.cc:262:slice$13279.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$13247.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13279.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$13279.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$13247.D[0] (FDRE_ZINI)                       0.481     1.430
data arrival time                                                            1.430

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$13247.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.430
----------------------------------------------------------------------------------
slack (MET)                                                                  0.399


#Path 78
Startpoint: $auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.5.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11202.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI) [clock-to-output]     0.102     0.939
storage_1.5.0.0.ram1.WA[2] (DPRAM32)                               0.876     1.815
data arrival time                                                            1.815

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.5.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.815
----------------------------------------------------------------------------------
slack (MET)                                                                  0.399


#Path 79
Startpoint: $auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.5.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11202.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI) [clock-to-output]     0.102     0.939
storage_1.5.0.0.ram0.WA[2] (DPRAM32)                               0.876     1.815
data arrival time                                                            1.815

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.5.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.815
----------------------------------------------------------------------------------
slack (MET)                                                                  0.399


#Path 80
Startpoint: $auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.2.0.0.ram1.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11202.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI) [clock-to-output]     0.102     0.939
storage_1.2.0.0.ram1.WA[2] (DPRAM32)                               0.876     1.815
data arrival time                                                            1.815

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.2.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.815
----------------------------------------------------------------------------------
slack (MET)                                                                  0.399


#Path 81
Startpoint: $auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.2.0.0.ram0.WA[2] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11202.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11202.Q[0] (FDRE_ZINI) [clock-to-output]     0.102     0.939
storage_1.2.0.0.ram0.WA[2] (DPRAM32)                               0.876     1.815
data arrival time                                                            1.815

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.2.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.579     1.416
data required time                                                           1.416
----------------------------------------------------------------------------------
data required time                                                          -1.416
data arrival time                                                            1.815
----------------------------------------------------------------------------------
slack (MET)                                                                  0.399


#Path 82
Startpoint: $auto$ff.cc:262:slice$11166.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11123.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11166.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11166.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$11123.D[0] (FDRE_ZINI)                       0.469     1.418
data arrival time                                                            1.418

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11123.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.181     1.018
data required time                                                           1.018
----------------------------------------------------------------------------------
data required time                                                          -1.018
data arrival time                                                            1.418
----------------------------------------------------------------------------------
slack (MET)                                                                  0.400


#Path 83
Startpoint: $auto$ff.cc:262:slice$11409.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11441.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11409.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11409.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$11441.D[0] (FDRE_ZINI)                       0.482     1.431
data arrival time                                                            1.431

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11441.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.431
----------------------------------------------------------------------------------
slack (MET)                                                                  0.400


#Path 84
Startpoint: $auto$ff.cc:262:slice$11189.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.3.0.0.ram0.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11189.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11189.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.3.0.0.ram0.WA[3] (DPRAM32)                                 0.791     1.746
data arrival time                                                            1.746

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.3.0.0.ram0.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.746
----------------------------------------------------------------------------------
slack (MET)                                                                  0.402


#Path 85
Startpoint: $auto$ff.cc:262:slice$11189.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.3.0.0.ram1.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11189.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11189.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.3.0.0.ram1.WA[3] (DPRAM32)                                 0.791     1.746
data arrival time                                                            1.746

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.3.0.0.ram1.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.746
----------------------------------------------------------------------------------
slack (MET)                                                                  0.402


#Path 86
Startpoint: $auto$ff.cc:262:slice$11189.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.4.0.0.ram0.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11189.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11189.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.4.0.0.ram0.WA[3] (DPRAM32)                                 0.791     1.746
data arrival time                                                            1.746

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.4.0.0.ram0.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.746
----------------------------------------------------------------------------------
slack (MET)                                                                  0.402


#Path 87
Startpoint: $auto$ff.cc:262:slice$11189.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage.4.0.0.ram1.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11189.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11189.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage.4.0.0.ram1.WA[3] (DPRAM32)                                 0.791     1.746
data arrival time                                                            1.746

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage.4.0.0.ram1.CLK[0] (DPRAM32)                                0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.746
----------------------------------------------------------------------------------
slack (MET)                                                                  0.402


#Path 88
Startpoint: $auto$ff.cc:262:slice$11170.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11127.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11170.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11170.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$11127.D[0] (FDRE_ZINI)                       0.497     1.433
data arrival time                                                            1.433

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11127.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.433
----------------------------------------------------------------------------------
slack (MET)                                                                  0.402


#Path 89
Startpoint: $auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.7.0.0.ram1.WA[0] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11200.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage_1.7.0.0.ram1.WA[0] (DPRAM32)                               1.013     1.968
data arrival time                                                            1.968

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.7.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.728     1.565
data required time                                                           1.565
----------------------------------------------------------------------------------
data required time                                                          -1.565
data arrival time                                                            1.968
----------------------------------------------------------------------------------
slack (MET)                                                                  0.403


#Path 90
Startpoint: $auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.7.0.0.ram0.WA[0] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11200.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage_1.7.0.0.ram0.WA[0] (DPRAM32)                               1.013     1.968
data arrival time                                                            1.968

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.7.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.728     1.565
data required time                                                           1.565
----------------------------------------------------------------------------------
data required time                                                          -1.565
data arrival time                                                            1.968
----------------------------------------------------------------------------------
slack (MET)                                                                  0.403


#Path 91
Startpoint: $auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.0.0.0.ram1.WA[0] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11200.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage_1.0.0.0.ram1.WA[0] (DPRAM32)                               1.013     1.968
data arrival time                                                            1.968

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.0.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.728     1.565
data required time                                                           1.565
----------------------------------------------------------------------------------
data required time                                                          -1.565
data arrival time                                                            1.968
----------------------------------------------------------------------------------
slack (MET)                                                                  0.403


#Path 92
Startpoint: $auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.0.0.0.ram0.WA[0] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11200.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11200.Q[0] (FDRE_ZINI) [clock-to-output]     0.118     0.955
storage_1.0.0.0.ram0.WA[0] (DPRAM32)                               1.013     1.968
data arrival time                                                            1.968

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.0.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.728     1.565
data required time                                                           1.565
----------------------------------------------------------------------------------
data required time                                                          -1.565
data arrival time                                                            1.968
----------------------------------------------------------------------------------
slack (MET)                                                                  0.403


#Path 93
Startpoint: $auto$ff.cc:262:slice$11484.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$11358.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11484.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11484.Q[0] (FDRE_ZINI) [clock-to-output]     0.099     0.936
$auto$ff.cc:262:slice$11358.D[0] (FDRE_ZINI)                       0.503     1.439
data arrival time                                                            1.439

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11358.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.439
----------------------------------------------------------------------------------
slack (MET)                                                                  0.408


#Path 94
Startpoint: $auto$ff.cc:262:slice$12839.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : $auto$ff.cc:262:slice$12879.D[0] (FDRE_ZINI clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$12839.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$12839.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
$auto$ff.cc:262:slice$12879.D[0] (FDRE_ZINI)                       0.490     1.439
data arrival time                                                            1.439

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$12879.C[0] (FDRE_ZINI)                       0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.194     1.031
data required time                                                           1.031
----------------------------------------------------------------------------------
data required time                                                          -1.031
data arrival time                                                            1.439
----------------------------------------------------------------------------------
slack (MET)                                                                  0.408


#Path 95
Startpoint: $auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.2.0.0.ram0.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11203.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
storage_1.2.0.0.ram0.WA[3] (DPRAM32)                               0.804     1.753
data arrival time                                                            1.753

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.2.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.753
----------------------------------------------------------------------------------
slack (MET)                                                                  0.409


#Path 96
Startpoint: $auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.2.0.0.ram1.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11203.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
storage_1.2.0.0.ram1.WA[3] (DPRAM32)                               0.804     1.753
data arrival time                                                            1.753

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.2.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.753
----------------------------------------------------------------------------------
slack (MET)                                                                  0.409


#Path 97
Startpoint: $auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.5.0.0.ram0.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11203.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
storage_1.5.0.0.ram0.WA[3] (DPRAM32)                               0.804     1.753
data arrival time                                                            1.753

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.5.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.753
----------------------------------------------------------------------------------
slack (MET)                                                                  0.409


#Path 98
Startpoint: $auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.5.0.0.ram1.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11203.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
storage_1.5.0.0.ram1.WA[3] (DPRAM32)                               0.804     1.753
data arrival time                                                            1.753

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.5.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.753
----------------------------------------------------------------------------------
slack (MET)                                                                  0.409


#Path 99
Startpoint: $auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.6.0.0.ram1.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11203.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
storage_1.6.0.0.ram1.WA[3] (DPRAM32)                               0.811     1.760
data arrival time                                                            1.760

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.6.0.0.ram1.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.760
----------------------------------------------------------------------------------
slack (MET)                                                                  0.416


#Path 100
Startpoint: $auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI clocked by sys_clk)
Endpoint  : storage_1.1.0.0.ram0.WA[3] (DPRAM32 clocked by sys_clk)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
$auto$ff.cc:262:slice$11203.C[0] (FDRE_ZINI)                       0.837     0.837
$auto$ff.cc:262:slice$11203.Q[0] (FDRE_ZINI) [clock-to-output]     0.112     0.949
storage_1.1.0.0.ram0.WA[3] (DPRAM32)                               0.811     1.760
data arrival time                                                            1.760

clock sys_clk (rise edge)                                          0.000     0.000
clock source latency                                               0.000     0.000
BUFG.O[0] (BUFGCTRL_VPR)                                           0.000     0.000
storage_1.1.0.0.ram0.CLK[0] (DPRAM32)                              0.837     0.837
clock uncertainty                                                  0.000     0.837
cell hold time                                                     0.507     1.344
data required time                                                           1.344
----------------------------------------------------------------------------------
data required time                                                          -1.344
data arrival time                                                            1.760
----------------------------------------------------------------------------------
slack (MET)                                                                  0.416


#End of timing report
