// Seed: 879097634
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_5 :
  assert property (@(posedge (1 ? 1 : 1)) id_5)
  else $signed(81);
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd65
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  inout wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  logic [-1  &  -1 'b0 -  1  &  id_6 : -1 'b0] id_7 = 1 & -1;
  assign id_5 = id_7;
  assign id_2[id_6||-1] = "" == (id_7);
  assign id_6 = id_6;
endmodule
