# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RV32I_SSP.srcs/sources_1/new/Inst_Fetch_Unit.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Inst_Memory.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/PC.sv" \
"../../../../RV32I_SSP.srcs/sources_1/new/Instr_Fetch_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
