("top_core_tb:/\ttop_core_tb IMP_TOP config" (("cfgopen" (nil hierarchy "/{IMP_TOP top_core_tb config}:a"))) nil)("bravo_tb:/\tbravo_tb IMP_DIG_SPI config" (("cfgopen" (nil hierarchy "/{IMP_DIG_SPI bravo_tb config}:a"))) nil)("config_stimulus_tb:/\tconfig_stimulus_tb IMP_DIG_SPI config" (("cfgopen" (nil hierarchy "/{IMP_DIG_SPI config_stimulus_tb config}:a"))) nil)("fillcaps:/\tfillcaps IMP_DIG_SPI schematic" (("open" (nil hierarchy "/{IMP_DIG_SPI fillcaps schematic }:a"))) (((-0.43125 -3.64375) (7.23125 2.18125)) "a" "Schematics" 1))("spc2:/\tspc2 IMP_DIG_SPI schematic" (("open" (nil hierarchy "/{IMP_DIG_SPI spc2 schematic }:a"))) (((-8.21875 -2.2375) (49.04375 41.3)) "a" "Schematics" 2))("spc2:/\tspc2 IMP_DIG_SPI layout" (("open" (nil hierarchy "/{IMP_DIG_SPI spc2 layout }:a"))) (((-55.278 -6.418) (158.638 97.138)) "a" "Virtuoso XL" 3))("FILLCELLX8:/\tFILLCELLX8 CORELIB layout" (("open" (nil hierarchy "/{CORELIB FILLCELLX8 layout }:r"))) (((-2.325 -0.983) (6.805 5.906)) "r" "Layout" 2))("spc2:/\tspc2 IMP_DIG_SPI routed" (("open" (nil hierarchy "/{IMP_DIG_SPI spc2 routed }:a"))) (((-52.432 -5.04) (155.792 95.76)) "a" "Virtuoso XL" 3))("LOGIC0_HV:/\tLOGIC0_HV CORELIB_HV cmos_sch" (("open" (nil hierarchy "/{CORELIB_HV LOGIC0_HV cmos_sch }:r"))) (((-0.95 -2.2125) (5.575 2.75)) "r" "Schematics" 0))("LOGIC0:/\tLOGIC0 CORELIB cmos_sch" (("open" (nil hierarchy "/{CORELIB LOGIC0 cmos_sch }:r"))) (((-0.95 -1.43125) (5.575 1.975)) "r" "Schematics" 16))