****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group comb
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_counter_cr
Version: P-2019.03-SP5
Date   : Mon Apr  3 20:37:13 2023
****************************************


  Startpoint: test_se (input port clocked by CLK)
  Endpoint: test_so (output port clocked by CLK)
  Path Group: comb
  Path Type: max  (recalculated)

  Point                                     Fanout    Cap      Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                          1.0379600525 1.0379600525
  input external delay                                                 0.0799999982 1.1179600507 r
  test_se (in)                                              0.2000000030 0.0000251532 & 1.1179852039 r
  test_se (net)                                1 2510.0192871094 
  I1025_W_test_se/PADIO (I1025_EW)                          0.0000000000 0.0199999809 * 1.1379851848 r
  I1025_W_test_se/DOUT (I1025_EW)                           0.0000000000 0.5000000000 * 1.6379851848 r
  hvoHier_test_se (net)                       39 146.0286560059 
  clock_optctmTdsLR_1_2520/S0 (MUX21X1_HVT)                 0.0000000000 0.1000000238 * 1.7379852086 r
  clock_optctmTdsLR_1_2520/Y (MUX21X1_HVT)                  0.0000000000 0.3400000334 * 2.0779852420 f
  n1069 (net)                                  1 6.9447383881 
  clock_optZBUF_14_inst_2627/A (NBUFFX2_HVT)                0.0000000000 0.0000000000 * 2.0779852420 f
  clock_optZBUF_14_inst_2627/Y (NBUFFX2_HVT)                0.0000000000 0.1600000858 * 2.2379853278 f
  clock_optZBUF_14_0 (net)                     1 15.3979511261 
  clock_optZBUF_4_inst_2630/A (NBUFFX32_RVT)                0.0000000000 0.0000000000 * 2.2379853278 f
  clock_optZBUF_4_inst_2630/Y (NBUFFX32_RVT)                0.0000000000 0.0899999142 * 2.3279852420 f
  clock_optZBUF_4_1 (net)                      1 133.2354125977 
  D4I1025_N_test_so/DIN (D4I1025_NS)                        0.0000000000 0.0999999046 * 2.4279851466 f
  D4I1025_N_test_so/PADIO (D4I1025_NS)                      0.0000000000 1.8699998856 * 4.2979850322 f
  test_so (net)                                1 3769.1469726562 
  test_so (inout)                                           0.0000000000 0.0000000000 * 4.2979850322 f
  data arrival time                                                               4.2979850769

  clock CLK (rise edge)                                     0.0000000000 5.0000000000 5.0000000000
  clock network delay (ideal)                                          1.0379600525 6.0379600525
  clock reconvergence pessimism                                        0.0000000000 6.0379600525
  output external delay                                                -0.1199999973 5.9179600552
  data required time                                                              5.9179601669
  -------------------------------------------------------------------------------------------
  data required time                                                              5.9179601669
  data arrival time                                                               -4.2979850769
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                     1.6199749708


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group inputs
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_counter_cr
Version: P-2019.03-SP5
Date   : Mon Apr  3 20:37:13 2023
****************************************


  Startpoint: up (input port clocked by CLK)
  Endpoint: counter_cr_inst_count_regx63x
               (rising edge-triggered flip-flop clocked by CLK)
  Path Group: inputs
  Path Type: max  (recalculated)

  Point                                         Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                              1.0379600525 1.0379600525
  input external delay                                                     0.0799999982 1.1179600507 f
  up (in)                                                       0.2000000030 0.0000257492 & 1.1179857999 f
  up (net)                                         1 2578.0402832031 
  I1025_W_up/PADIO (I1025_EW)                                   0.0000000000 0.0199999809 * 1.1379857808 f
  I1025_W_up/DOUT (I1025_EW)                                    0.0000000000 0.4299999475 * 1.5679857284 f
  hvoHier_up (net)                                33 131.1334075928 
  clock_optctmTdsLR_1_2482/A4 (AOI222X1_RVT)                    0.0000000000 0.1499999762 * 1.7179857045 f
  clock_optctmTdsLR_1_2482/Y (AOI222X1_RVT)                     0.0000000000 0.2200000286 * 1.9379857332 r
  n348 (net)                                       2 1.8350899220 
  U429/A1 (NAND2X0_HVT)                                         0.0000000000 0.0000000000 * 1.9379857332 r
  U429/Y (NAND2X0_HVT)                                          0.0000000000 0.1100000143 * 2.0479857475 f
  n486 (net)                                       3 2.8882946968 
  U430/A1 (AND2X1_HVT)                                          0.0000000000 0.0000000000 * 2.0479857475 f
  U430/Y (AND2X1_HVT)                                           0.0000000000 0.1199998856 * 2.1679856330 f
  n682 (net)                                       2 1.8452320099 
  U431/A3 (AO21X1_HVT)                                          0.0000000000 0.0000000000 * 2.1679856330 f
  U431/Y (AO21X1_HVT)                                           0.0000000000 0.1199998856 * 2.2879855186 f
  n595 (net)                                       4 4.8198900223 
  U433/A1 (AND2X1_RVT)                                          0.0000000000 0.0000000000 * 2.2879855186 f
  U433/Y (AND2X1_RVT)                                           0.0000000000 0.0999999046 * 2.3879854232 f
  n480 (net)                                       3 4.2287917137 
  U435/A1 (AND2X1_HVT)                                          0.0000000000 0.0000000000 * 2.3879854232 f
  U435/Y (AND2X1_HVT)                                           0.0000000000 0.0899999142 * 2.4779853374 f
  n597 (net)                                       2 1.5328400135 
  U438/A1 (NAND3X0_HVT)                                         0.0000000000 0.0000000000 * 2.4779853374 f
  U438/Y (NAND3X0_HVT)                                          0.0000000000 0.0499999523 * 2.5279852897 r
  n350 (net)                                       1 1.0044140816 
  U439/A1 (NAND2X0_RVT)                                         0.0000000000 0.0000000000 * 2.5279852897 r
  U439/Y (NAND2X0_RVT)                                          0.0000000000 0.0499999523 * 2.5779852420 f
  n351 (net)                                       1 1.1011445522 
  U444/A1 (AND2X1_HVT)                                          0.0000000000 0.0000000000 * 2.5779852420 f
  U444/Y (AND2X1_HVT)                                           0.0000000000 0.1099998951 * 2.6879851371 f
  n606 (net)                                       3 2.9428496361 
  U453/A1 (NAND3X0_HVT)                                         0.0000000000 0.0000000000 * 2.6879851371 f
  U453/Y (NAND3X0_HVT)                                          0.0000000000 0.0699999332 * 2.7579850703 r
  n700 (net)                                       2 2.1873717308 
  clock_optctmTdsLR_1_2484/A6 (AO222X1_RVT)                     0.0000000000 0.0000000000 * 2.7579850703 r
  clock_optctmTdsLR_1_2484/Y (AO222X1_RVT)                      0.0000000000 0.1199998856 * 2.8779849559 r
  n614 (net)                                       2 2.8557682037 
  clock_optctmTdsLR_1_2485/A5 (AO221X1_RVT)                     0.0000000000 0.0000000000 * 2.8779849559 r
  clock_optctmTdsLR_1_2485/Y (AO221X1_RVT)                      0.0000000000 0.1400001049 * 3.0179850608 r
  n719 (net)                                       5 7.0807328224 
  U461/A1 (AND2X1_HVT)                                          0.0000000000 0.0000000000 * 3.0179850608 r
  U461/Y (AND2X1_HVT)                                           0.0000000000 0.1199998856 * 3.1379849464 r
  n735 (net)                                       3 3.7345807552 
  U465/A1 (NAND3X0_RVT)                                         0.0000000000 0.0000000000 * 3.1379849464 r
  U465/Y (NAND3X0_RVT)                                          0.0000000000 0.0599999428 * 3.1979848891 f
  n361 (net)                                       1 0.9941785336 
  clock_optctmTdsLR_2_2488/A1 (NAND3X0_RVT)                     0.0000000000 0.0000000000 * 3.1979848891 f
  clock_optctmTdsLR_2_2488/Y (NAND3X0_RVT)                      0.0000000000 0.0699999332 * 3.2679848224 r
  tmp_net330 (net)                                 1 1.9042596817 
  clock_optctmTdsLR_1_2487/A3 (AO21X1_RVT)                      0.0000000000 0.0000000000 * 3.2679848224 r
  clock_optctmTdsLR_1_2487/Y (AO21X1_RVT)                       0.0000000000 0.0999999046 * 3.3679847270 r
  n854 (net)                                       7 6.6858143806 
  U498/A1 (NAND2X0_HVT)                                         0.0000000000 0.0000000000 * 3.3679847270 r
  U498/Y (NAND2X0_HVT)                                          0.0000000000 0.0899999142 * 3.4579846412 f
  n364 (net)                                       1 1.3350121975 
  U499/A2 (NAND2X0_HVT)                                         0.0000000000 0.0000000000 * 3.4579846412 f
  U499/Y (NAND2X0_HVT)                                          0.0000000000 0.0999999046 * 3.5579845458 r
  n492 (net)                                       2 2.1889119148 
  clock_optctmTdsLR_1_2489/A1 (AO221X1_RVT)                     0.0000000000 0.0000000000 * 3.5579845458 r
  clock_optctmTdsLR_1_2489/Y (AO221X1_RVT)                      0.0000000000 0.1400001049 * 3.6979846507 r
  n924 (net)                                       3 3.2055659294 
  clock_optctmTdsLR_1_2490/A1 (AO222X1_RVT)                     0.0000000000 0.0000000000 * 3.6979846507 r
  clock_optctmTdsLR_1_2490/Y (AO222X1_RVT)                      0.0000000000 0.1600000858 * 3.8579847366 r
  n908 (net)                                       3 2.8808393478 
  clock_optctmTdsLR_1_2492/A1 (AO222X1_RVT)                     0.0000000000 0.0000000000 * 3.8579847366 r
  clock_optctmTdsLR_1_2492/Y (AO222X1_RVT)                      0.0000000000 0.1600000858 * 4.0179848224 r
  n893 (net)                                       3 3.1629621983 
  clock_optctmTdsLR_3_2565/A1 (NAND2X0_HVT)                     0.0000000000 0.0000000000 * 4.0179848224 r
  clock_optctmTdsLR_3_2565/Y (NAND2X0_HVT)                      0.0000000000 0.0700001717 * 4.0879849941 f
  tmp_net362 (net)                                 1 0.8583056927 
  clock_optctmTdsLR_1_2563/A2 (NAND3X0_HVT)                     0.0000000000 0.0000000000 * 4.0879849941 f
  clock_optctmTdsLR_1_2563/Y (NAND3X0_HVT)                      0.0000000000 0.0799999237 * 4.1679849178 r
  n515 (net)                                       2 2.3843019009 
  U537/A3 (AO22X1_RVT)                                          0.0000000000 0.0000000000 * 4.1679849178 r
  U537/Y (AO22X1_RVT)                                           0.0000000000 0.0900001526 * 4.2579850703 r
  n913 (net)                                       2 2.1634154320 
  U540/A3 (AO22X1_HVT)                                          0.0000000000 0.0000000000 * 4.2579850703 r
  U540/Y (AO22X1_HVT)                                           0.0000000000 0.1199998856 * 4.3779849559 r
  n898 (net)                                       2 3.4269411564 
  U543/A3 (AO22X1_HVT)                                          0.0000000000 0.0000000000 * 4.3779849559 r
  U543/Y (AO22X1_HVT)                                           0.0000000000 0.1199998856 * 4.4979848415 r
  n882 (net)                                       2 2.8361196518 
  U546/A3 (AO22X1_RVT)                                          0.0000000000 0.0000000000 * 4.4979848415 r
  U546/Y (AO22X1_RVT)                                           0.0000000000 0.0799999237 * 4.5779847652 r
  n520 (net)                                       2 2.1536228657 
  U549/A3 (AO22X1_HVT)                                          0.0000000000 0.0000000000 * 4.5779847652 r
  U549/Y (AO22X1_HVT)                                           0.0000000000 0.1199998856 * 4.6979846507 r
  n918 (net)                                       2 2.8521771431 
  U552/A3 (AO22X1_RVT)                                          0.0000000000 0.0000000000 * 4.6979846507 r
  U552/Y (AO22X1_RVT)                                           0.0000000000 0.0900001526 * 4.7879848033 r
  n903 (net)                                       2 2.6610054970 
  U555/A3 (AO22X1_HVT)                                          0.0000000000 0.0000000000 * 4.7879848033 r
  U555/Y (AO22X1_HVT)                                           0.0000000000 0.1199998856 * 4.9079846889 r
  n888 (net)                                       2 2.9971241951 
  U558/A3 (AO22X1_HVT)                                          0.0000000000 0.0000000000 * 4.9079846889 r
  U558/Y (AO22X1_HVT)                                           0.0000000000 0.1199998856 * 5.0279845744 r
  n532 (net)                                       2 2.6438763142 
  U561/A3 (AO22X1_HVT)                                          0.0000000000 0.0000000000 * 5.0279845744 r
  U561/Y (AO22X1_HVT)                                           0.0000000000 0.1199998856 * 5.1479844600 r
  n947 (net)                                       2 2.3019607067 
  U564/A3 (AO22X1_HVT)                                          0.0000000000 0.0000000000 * 5.1479844600 r
  U564/Y (AO22X1_HVT)                                           0.0000000000 0.1199998856 * 5.2679843456 r
  n537 (net)                                       2 3.1476101875 
  U567/A3 (AO22X1_HVT)                                          0.0000000000 0.0000000000 * 5.2679843456 r
  U567/Y (AO22X1_HVT)                                           0.0000000000 0.1199998856 * 5.3879842311 r
  n526 (net)                                       2 2.4645056725 
  U721/A3 (AO22X1_HVT)                                          0.0000000000 0.0000000000 * 5.3879842311 r
  U721/Y (AO22X1_HVT)                                           0.0000000000 0.1199998856 * 5.5079841167 r
  n931 (net)                                       2 2.1734533310 
  U1072/A3 (AO22X1_HVT)                                         0.0000000000 0.0000000000 * 5.5079841167 r
  U1072/Y (AO22X1_HVT)                                          0.0000000000 0.1199998856 * 5.6279840022 r
  n938 (net)                                       2 2.2238204479 
  U1079/A3 (AO22X1_HVT)                                         0.0000000000 0.0000000000 * 5.6279840022 r
  U1079/Y (AO22X1_HVT)                                          0.0000000000 0.1199998856 * 5.7479838878 r
  n940 (net)                                       1 2.2012259960 
  U1080/A1 (XOR2X1_HVT)                                         0.0000000000 0.0000000000 * 5.7479838878 r
  U1080/Y (XOR2X1_HVT)                                          0.0000000000 0.1799998283 * 5.9279837161 r
  n942 (net)                                       2 2.8344578743 
  U1082/A (INVX0_HVT)                                           0.0000000000 0.0000000000 * 5.9279837161 r
  U1082/Y (INVX0_HVT)                                           0.0000000000 0.0500001907 * 5.9779839069 f
  n944 (net)                                       1 1.0066769123 
  U1083/A1 (NAND2X0_HVT)                                        0.0000000000 0.0000000000 * 5.9779839069 f
  U1083/Y (NAND2X0_HVT)                                         0.0000000000 0.0599999428 * 6.0379838496 r
  n945 (net)                                       1 1.1689203978 
  U1084/A2 (NAND3X0_HVT)                                        0.0000000000 0.0000000000 * 6.0379838496 r
  U1084/Y (NAND3X0_HVT)                                         0.0000000000 0.1500000954 * 6.1879839450 f
  counter_cr_inst_n662 (net)                       1 1.4556959867 
  counter_cr_inst_count_regx63x/D (SDFFARX1_HVT)                0.0000000000 0.0000000000 * 6.1879839450 f
  data arrival time                                                                   6.1879839897

  clock CLK (rise edge)                                         0.0000000000 5.0000000000 5.0000000000
  clock network delay (propagated)                                         1.0800198317 * 6.0800198317
  clock reconvergence pessimism                                            0.0000000000 6.0800198317
  counter_cr_inst_count_regx63x/CLK (SDFFARX1_HVT)                                    6.0800198317 r
  library setup time                                                       -0.1800000072 * 5.9000198245
  data required time                                                                  5.9000196457
  -----------------------------------------------------------------------------------------------
  data required time                                                                  5.9000196457
  data arrival time                                                                   -6.1879839897
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2879641056


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group output
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_counter_cr
Version: P-2019.03-SP5
Date   : Mon Apr  3 20:37:13 2023
****************************************


  Startpoint: counter_cr_inst_count_regx27x
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: count[27] (output port clocked by CLK)
  Path Group: output
  Path Type: max  (recalculated)

  Point                                           Fanout    Cap      Trans       Incr       Path
  -------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                           0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                           1.0700198412 * 1.0700198412
  counter_cr_inst_count_regx27x/CLK (SDFFARX1_HVT)                0.0000000000 0.0000000000 1.0700198412 r
  counter_cr_inst_count_regx27x/Q (SDFFARX1_HVT)                  0.0000000000 0.2899999619 * 1.3600198030 f
  hvoHier_count[27] (net)                            2 3.7270843983 
  U506/A (NBUFFX2_HVT)                                            0.0000000000 0.0000000000 * 1.3600198030 f
  U506/Y (NBUFFX2_HVT)                                            0.0000000000 0.1299999952 * 1.4900197983 f
  n992 (net)                                         4 12.8209724426 
  placeBINV_R_204/A (INVX2_HVT)                                   0.0000000000 0.0000000000 * 1.4900197983 f
  placeBINV_R_204/Y (INVX2_HVT)                                   0.0000000000 0.0800000429 * 1.5700198412 r
  BUF_net_204 (net)                                  1 9.5999460220 
  clock_optgre_mt_inst_2655/A (NBUFFX4_HVT)                       0.0000000000 0.0000000000 * 1.5700198412 r
  clock_optgre_mt_inst_2655/Y (NBUFFX4_HVT)                       0.0000000000 0.1399999857 * 1.7100198269 r
  gre_net_424 (net)                                  1 36.4316978455 
  clock_optgre_mt_inst_2653/A (NBUFFX4_HVT)                       0.0000000000 0.0099999905 * 1.7200198174 r
  clock_optgre_mt_inst_2653/Y (NBUFFX4_HVT)                       0.0000000000 0.1599999666 * 1.8800197840 r
  gre_net_422 (net)                                  1 33.9060096741 
  clock_optgre_mt_inst_2651/A (NBUFFX2_HVT)                       0.0000000000 0.0099999905 * 1.8900197744 r
  clock_optgre_mt_inst_2651/Y (NBUFFX2_HVT)                       0.0000000000 0.1399999857 * 2.0300197601 r
  gre_net_420 (net)                                  1 13.9942264557 
  clock_optgre_mt_inst_2650/A (NBUFFX4_HVT)                       0.0000000000 0.0000000000 * 2.0300197601 r
  clock_optgre_mt_inst_2650/Y (NBUFFX4_HVT)                       0.0000000000 0.1300001144 * 2.1600198746 r
  gre_net_419 (net)                                  1 23.7048606873 
  placeBINV_R_200/A (INVX16_HVT)                                  0.0000000000 0.0000000000 * 2.1600198746 r
  placeBINV_R_200/Y (INVX16_HVT)                                  0.0000000000 0.0699999332 * 2.2300198078 f
  BUF_net_200 (net)                                  1 67.4882659912 
  D4I1025_S_countx27x/DIN (D4I1025_NS)                            0.0000000000 0.0199999809 * 2.2500197887 f
  D4I1025_S_countx27x/PADIO (D4I1025_NS)                          0.0000000000 1.8399999142 * 4.0900197029 f
  count[27] (net)                                    1 3769.1469726562 
  count[27] (inout)                                               0.0000000000 0.0000000000 * 4.0900197029 f
  data arrival time                                                                     4.0900197029

  clock CLK (rise edge)                                           0.0000000000 5.0000000000 5.0000000000
  clock network delay (ideal)                                                1.0379600525 6.0379600525
  clock reconvergence pessimism                                              0.0000000000 6.0379600525
  output external delay                                                      -0.1199999973 5.9179600552
  data required time                                                                    5.9179601669
  -------------------------------------------------------------------------------------------------
  data required time                                                                    5.9179601669
  data arrival time                                                                     -4.0900197029
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.8279403448


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group reg2reg
	-transition_time
	-capacitance
	-pba_mode path
	-sort_by slack
Design : full_chip_counter_cr
Version: P-2019.03-SP5
Date   : Mon Apr  3 20:37:13 2023
****************************************


  Startpoint: counter_cr_inst_count_regx1x
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: counter_cr_inst_count_regx63x
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: clk
  Path Group: reg2reg
  Path Type: max  (recalculated)

  Point                                          Fanout    Cap      Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                          0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                          1.0700198412 * 1.0700198412
  counter_cr_inst_count_regx1x/CLK (SDFFARX1_HVT)                0.0000000000 0.0000000000 1.0700198412 r
  counter_cr_inst_count_regx1x/Q (SDFFARX1_HVT)                  0.0000000000 0.3100000620 * 1.3800199032 r
  hvoHier_count[1] (net)                            3 5.3969573975 
  U532/A (INVX0_HVT)                                             0.0000000000 0.0000000000 * 1.3800199032 r
  U532/Y (INVX0_HVT)                                             0.0000000000 0.1200000048 * 1.5000199080 f
  n1003 (net)                                       3 6.1870317459 
  clock_optctmTdsLR_1_2482/A2 (AOI222X1_RVT)                     0.0000000000 0.0000000000 * 1.5000199080 f
  clock_optctmTdsLR_1_2482/Y (AOI222X1_RVT)                      0.0000000000 0.1799999475 * 1.6800198555 r
  n348 (net)                                        2 1.8350899220 
  U429/A1 (NAND2X0_HVT)                                          0.0000000000 0.0000000000 * 1.6800198555 r
  U429/Y (NAND2X0_HVT)                                           0.0000000000 0.1100000143 * 1.7900198698 f
  n486 (net)                                        3 2.8882946968 
  U430/A1 (AND2X1_HVT)                                           0.0000000000 0.0000000000 * 1.7900198698 f
  U430/Y (AND2X1_HVT)                                            0.0000000000 0.1200000048 * 1.9100198746 f
  n682 (net)                                        2 1.8452320099 
  U431/A3 (AO21X1_HVT)                                           0.0000000000 0.0000000000 * 1.9100198746 f
  U431/Y (AO21X1_HVT)                                            0.0000000000 0.1199998856 * 2.0300197601 f
  n595 (net)                                        4 4.8198900223 
  U433/A1 (AND2X1_RVT)                                           0.0000000000 0.0000000000 * 2.0300197601 f
  U433/Y (AND2X1_RVT)                                            0.0000000000 0.0999999046 * 2.1300196648 f
  n480 (net)                                        3 4.2287917137 
  U435/A1 (AND2X1_HVT)                                           0.0000000000 0.0000000000 * 2.1300196648 f
  U435/Y (AND2X1_HVT)                                            0.0000000000 0.0899999142 * 2.2200195789 f
  n597 (net)                                        2 1.5328400135 
  U438/A1 (NAND3X0_HVT)                                          0.0000000000 0.0000000000 * 2.2200195789 f
  U438/Y (NAND3X0_HVT)                                           0.0000000000 0.0499999523 * 2.2700195312 r
  n350 (net)                                        1 1.0044140816 
  U439/A1 (NAND2X0_RVT)                                          0.0000000000 0.0000000000 * 2.2700195312 r
  U439/Y (NAND2X0_RVT)                                           0.0000000000 0.0499999523 * 2.3200194836 f
  n351 (net)                                        1 1.1011445522 
  U444/A1 (AND2X1_HVT)                                           0.0000000000 0.0000000000 * 2.3200194836 f
  U444/Y (AND2X1_HVT)                                            0.0000000000 0.1099998951 * 2.4300193787 f
  n606 (net)                                        3 2.9428496361 
  U453/A1 (NAND3X0_HVT)                                          0.0000000000 0.0000000000 * 2.4300193787 f
  U453/Y (NAND3X0_HVT)                                           0.0000000000 0.0699999332 * 2.5000193119 r
  n700 (net)                                        2 2.1873717308 
  clock_optctmTdsLR_1_2484/A6 (AO222X1_RVT)                      0.0000000000 0.0000000000 * 2.5000193119 r
  clock_optctmTdsLR_1_2484/Y (AO222X1_RVT)                       0.0000000000 0.1199998856 * 2.6200191975 r
  n614 (net)                                        2 2.8557682037 
  clock_optctmTdsLR_1_2485/A5 (AO221X1_RVT)                      0.0000000000 0.0000000000 * 2.6200191975 r
  clock_optctmTdsLR_1_2485/Y (AO221X1_RVT)                       0.0000000000 0.1400001049 * 2.7600193024 r
  n719 (net)                                        5 7.0807328224 
  U461/A1 (AND2X1_HVT)                                           0.0000000000 0.0000000000 * 2.7600193024 r
  U461/Y (AND2X1_HVT)                                            0.0000000000 0.1199998856 * 2.8800191879 r
  n735 (net)                                        3 3.7345807552 
  U465/A1 (NAND3X0_RVT)                                          0.0000000000 0.0000000000 * 2.8800191879 r
  U465/Y (NAND3X0_RVT)                                           0.0000000000 0.0599999428 * 2.9400191307 f
  n361 (net)                                        1 0.9941785336 
  clock_optctmTdsLR_2_2488/A1 (NAND3X0_RVT)                      0.0000000000 0.0000000000 * 2.9400191307 f
  clock_optctmTdsLR_2_2488/Y (NAND3X0_RVT)                       0.0000000000 0.0699999332 * 3.0100190639 r
  tmp_net330 (net)                                  1 1.9042596817 
  clock_optctmTdsLR_1_2487/A3 (AO21X1_RVT)                       0.0000000000 0.0000000000 * 3.0100190639 r
  clock_optctmTdsLR_1_2487/Y (AO21X1_RVT)                        0.0000000000 0.0999999046 * 3.1100189686 r
  n854 (net)                                        7 6.6858143806 
  U498/A1 (NAND2X0_HVT)                                          0.0000000000 0.0000000000 * 3.1100189686 r
  U498/Y (NAND2X0_HVT)                                           0.0000000000 0.0899999142 * 3.2000188828 f
  n364 (net)                                        1 1.3350121975 
  U499/A2 (NAND2X0_HVT)                                          0.0000000000 0.0000000000 * 3.2000188828 f
  U499/Y (NAND2X0_HVT)                                           0.0000000000 0.0999999046 * 3.3000187874 r
  n492 (net)                                        2 2.1889119148 
  clock_optctmTdsLR_1_2489/A1 (AO221X1_RVT)                      0.0000000000 0.0000000000 * 3.3000187874 r
  clock_optctmTdsLR_1_2489/Y (AO221X1_RVT)                       0.0000000000 0.1400001049 * 3.4400188923 r
  n924 (net)                                        3 3.2055659294 
  clock_optctmTdsLR_1_2490/A1 (AO222X1_RVT)                      0.0000000000 0.0000000000 * 3.4400188923 r
  clock_optctmTdsLR_1_2490/Y (AO222X1_RVT)                       0.0000000000 0.1600000858 * 3.6000189781 r
  n908 (net)                                        3 2.8808393478 
  clock_optctmTdsLR_1_2492/A1 (AO222X1_RVT)                      0.0000000000 0.0000000000 * 3.6000189781 r
  clock_optctmTdsLR_1_2492/Y (AO222X1_RVT)                       0.0000000000 0.1600000858 * 3.7600190639 r
  n893 (net)                                        3 3.1629621983 
  clock_optctmTdsLR_3_2565/A1 (NAND2X0_HVT)                      0.0000000000 0.0000000000 * 3.7600190639 r
  clock_optctmTdsLR_3_2565/Y (NAND2X0_HVT)                       0.0000000000 0.0699999332 * 3.8300189972 f
  tmp_net362 (net)                                  1 0.8583056927 
  clock_optctmTdsLR_1_2563/A2 (NAND3X0_HVT)                      0.0000000000 0.0000000000 * 3.8300189972 f
  clock_optctmTdsLR_1_2563/Y (NAND3X0_HVT)                       0.0000000000 0.0799999237 * 3.9100189209 r
  n515 (net)                                        2 2.3843019009 
  U537/A3 (AO22X1_RVT)                                           0.0000000000 0.0000000000 * 3.9100189209 r
  U537/Y (AO22X1_RVT)                                            0.0000000000 0.0900001526 * 4.0000190735 r
  n913 (net)                                        2 2.1634154320 
  U540/A3 (AO22X1_HVT)                                           0.0000000000 0.0000000000 * 4.0000190735 r
  U540/Y (AO22X1_HVT)                                            0.0000000000 0.1199998856 * 4.1200189590 r
  n898 (net)                                        2 3.4269411564 
  U543/A3 (AO22X1_HVT)                                           0.0000000000 0.0000000000 * 4.1200189590 r
  U543/Y (AO22X1_HVT)                                            0.0000000000 0.1199998856 * 4.2400188446 r
  n882 (net)                                        2 2.8361196518 
  U546/A3 (AO22X1_RVT)                                           0.0000000000 0.0000000000 * 4.2400188446 r
  U546/Y (AO22X1_RVT)                                            0.0000000000 0.0799999237 * 4.3200187683 r
  n520 (net)                                        2 2.1536228657 
  U549/A3 (AO22X1_HVT)                                           0.0000000000 0.0000000000 * 4.3200187683 r
  U549/Y (AO22X1_HVT)                                            0.0000000000 0.1199998856 * 4.4400186539 r
  n918 (net)                                        2 2.8521771431 
  U552/A3 (AO22X1_RVT)                                           0.0000000000 0.0000000000 * 4.4400186539 r
  U552/Y (AO22X1_RVT)                                            0.0000000000 0.0900001526 * 4.5300188065 r
  n903 (net)                                        2 2.6610054970 
  U555/A3 (AO22X1_HVT)                                           0.0000000000 0.0000000000 * 4.5300188065 r
  U555/Y (AO22X1_HVT)                                            0.0000000000 0.1199998856 * 4.6500186920 r
  n888 (net)                                        2 2.9971241951 
  U558/A3 (AO22X1_HVT)                                           0.0000000000 0.0000000000 * 4.6500186920 r
  U558/Y (AO22X1_HVT)                                            0.0000000000 0.1199998856 * 4.7700185776 r
  n532 (net)                                        2 2.6438763142 
  U561/A3 (AO22X1_HVT)                                           0.0000000000 0.0000000000 * 4.7700185776 r
  U561/Y (AO22X1_HVT)                                            0.0000000000 0.1199998856 * 4.8900184631 r
  n947 (net)                                        2 2.3019607067 
  U564/A3 (AO22X1_HVT)                                           0.0000000000 0.0000000000 * 4.8900184631 r
  U564/Y (AO22X1_HVT)                                            0.0000000000 0.1199998856 * 5.0100183487 r
  n537 (net)                                        2 3.1476101875 
  U567/A3 (AO22X1_HVT)                                           0.0000000000 0.0000000000 * 5.0100183487 r
  U567/Y (AO22X1_HVT)                                            0.0000000000 0.1199998856 * 5.1300182343 r
  n526 (net)                                        2 2.4645056725 
  U721/A3 (AO22X1_HVT)                                           0.0000000000 0.0000000000 * 5.1300182343 r
  U721/Y (AO22X1_HVT)                                            0.0000000000 0.1199998856 * 5.2500181198 r
  n931 (net)                                        2 2.1734533310 
  U1072/A3 (AO22X1_HVT)                                          0.0000000000 0.0000000000 * 5.2500181198 r
  U1072/Y (AO22X1_HVT)                                           0.0000000000 0.1199998856 * 5.3700180054 r
  n938 (net)                                        2 2.2238204479 
  U1079/A3 (AO22X1_HVT)                                          0.0000000000 0.0000000000 * 5.3700180054 r
  U1079/Y (AO22X1_HVT)                                           0.0000000000 0.1199998856 * 5.4900178909 r
  n940 (net)                                        1 2.2012259960 
  U1080/A1 (XOR2X1_HVT)                                          0.0000000000 0.0000000000 * 5.4900178909 r
  U1080/Y (XOR2X1_HVT)                                           0.0000000000 0.1799998283 * 5.6700177193 r
  n942 (net)                                        2 2.8344578743 
  U1082/A (INVX0_HVT)                                            0.0000000000 0.0000000000 * 5.6700177193 r
  U1082/Y (INVX0_HVT)                                            0.0000000000 0.0500001907 * 5.7200179100 f
  n944 (net)                                        1 1.0066769123 
  U1083/A1 (NAND2X0_HVT)                                         0.0000000000 0.0000000000 * 5.7200179100 f
  U1083/Y (NAND2X0_HVT)                                          0.0000000000 0.0599999428 * 5.7800178528 r
  n945 (net)                                        1 1.1689203978 
  U1084/A2 (NAND3X0_HVT)                                         0.0000000000 0.0000000000 * 5.7800178528 r
  U1084/Y (NAND3X0_HVT)                                          0.0000000000 0.1500000954 * 5.9300179482 f
  counter_cr_inst_n662 (net)                        1 1.4556959867 
  counter_cr_inst_count_regx63x/D (SDFFARX1_HVT)                 0.0000000000 0.0000000000 * 5.9300179482 f
  data arrival time                                                                    5.9300179482

  clock CLK (rise edge)                                          0.0000000000 5.0000000000 5.0000000000
  clock network delay (propagated)                                          1.0800198317 * 6.0800198317
  clock reconvergence pessimism                                             0.0000000000 6.0800198317
  counter_cr_inst_count_regx63x/CLK (SDFFARX1_HVT)                                     6.0800198317 r
  library setup time                                                        -0.1800000072 * 5.9000198245
  data required time                                                                   5.9000196457
  ------------------------------------------------------------------------------------------------
  data required time                                                                   5.9000196457
  data arrival time                                                                    -5.9300179482
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -0.0299981236


1
