Analysis & Synthesis report for snn
Tue May 01 21:53:51 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |snn|snn_core:comb_13|state
 10. State Machine - |snn|uart_rx:uart_rx1|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for snn_core:comb_13|ram_output_unit:ROU1|altsyncram:ram_rtl_0|altsyncram_3j91:auto_generated
 17. Source assignments for snn_core:comb_13|rom_act_func_lut:RAF1|altsyncram:rom_rtl_0|altsyncram_9m71:auto_generated
 18. Source assignments for snn_core:comb_13|ram_hidden_unit:RHU1|altsyncram:ram_rtl_0|altsyncram_mg91:auto_generated
 19. Source assignments for snn_core:comb_13|rom_hidden_weight:RHW1|altsyncram:rom_rtl_0|altsyncram_bp71:auto_generated
 20. Source assignments for snn_core:comb_13|rom_output_weight:ROW1|altsyncram:rom_rtl_0|altsyncram_in71:auto_generated
 21. Parameter Settings for Inferred Entity Instance: snn_core:comb_13|ram_output_unit:ROU1|altsyncram:ram_rtl_0
 22. Parameter Settings for Inferred Entity Instance: snn_core:comb_13|rom_act_func_lut:RAF1|altsyncram:rom_rtl_0
 23. Parameter Settings for Inferred Entity Instance: snn_core:comb_13|ram_hidden_unit:RHU1|altsyncram:ram_rtl_0
 24. Parameter Settings for Inferred Entity Instance: snn_core:comb_13|rom_hidden_weight:RHW1|altsyncram:rom_rtl_0
 25. Parameter Settings for Inferred Entity Instance: snn_core:comb_13|rom_output_weight:ROW1|altsyncram:rom_rtl_0
 26. Parameter Settings for Inferred Entity Instance: snn_core:comb_13|mac:mac1|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|alt_mac_mult:mac_mult1
 28. Parameter Settings for Inferred Entity Instance: snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|alt_mac_out:mac_out2
 29. altsyncram Parameter Settings by Entity Instance
 30. lpm_mult Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "uart_tx:uart_tx1"
 32. Port Connectivity Checks: "snn_core:comb_13|mac:mac1"
 33. Port Connectivity Checks: "snn_core:comb_13"
 34. Port Connectivity Checks: "ram_input_unit:RIU1"
 35. Port Connectivity Checks: "uart_rx:uart_rx1"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 01 21:53:51 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; snn                                         ;
; Top-level Entity Name              ; snn                                         ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 296                                         ;
;     Total combinational functions  ; 275                                         ;
;     Dedicated logic registers      ; 96                                          ;
; Total registers                    ; 96                                          ;
; Total pins                         ; 12                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 283,008                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; snn                ; snn                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                              ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ram_hidden_unit .sv                            ; yes             ; User SystemVerilog HDL File                           ; I:/WIN/Desktop/ece551 project/ram_hidden_unit .sv                                                                                                         ;         ;
; mac.sv                                         ; yes             ; User SystemVerilog HDL File                           ; I:/WIN/Desktop/ece551 project/mac.sv                                                                                                                      ;         ;
; uart_tx.sv                                     ; yes             ; User SystemVerilog HDL File                           ; I:/WIN/Desktop/ece551 project/uart_tx.sv                                                                                                                  ;         ;
; uart_rx.sv                                     ; yes             ; User SystemVerilog HDL File                           ; I:/WIN/Desktop/ece551 project/uart_rx.sv                                                                                                                  ;         ;
; snn_core.sv                                    ; yes             ; User SystemVerilog HDL File                           ; I:/WIN/Desktop/ece551 project/snn_core.sv                                                                                                                 ;         ;
; snn.sv                                         ; yes             ; User SystemVerilog HDL File                           ; I:/WIN/Desktop/ece551 project/snn.sv                                                                                                                      ;         ;
; rst_synch.sv                                   ; yes             ; User SystemVerilog HDL File                           ; I:/WIN/Desktop/ece551 project/rst_synch.sv                                                                                                                ;         ;
; rom_output_weight.sv                           ; yes             ; User SystemVerilog HDL File                           ; I:/WIN/Desktop/ece551 project/rom_output_weight.sv                                                                                                        ;         ;
; rom_hidden_weight.sv                           ; yes             ; User SystemVerilog HDL File                           ; I:/WIN/Desktop/ece551 project/rom_hidden_weight.sv                                                                                                        ;         ;
; rom_act_func_lut.sv                            ; yes             ; User SystemVerilog HDL File                           ; I:/WIN/Desktop/ece551 project/rom_act_func_lut.sv                                                                                                         ;         ;
; ram_output_unit.sv                             ; yes             ; User SystemVerilog HDL File                           ; I:/WIN/Desktop/ece551 project/ram_output_unit.sv                                                                                                          ;         ;
; ram_input_unit.sv                              ; yes             ; User SystemVerilog HDL File                           ; I:/WIN/Desktop/ece551 project/ram_input_unit.sv                                                                                                           ;         ;
; rom_output_weight_contents.txt                 ; yes             ; Auto-Found File                                       ; I:/WIN/Desktop/ece551 project/rom_output_weight_contents.txt                                                                                              ;         ;
; ram_output_contents.txt                        ; yes             ; Auto-Found File                                       ; I:/WIN/Desktop/ece551 project/ram_output_contents.txt                                                                                                     ;         ;
; rom_hidden_weight_contents.txt                 ; yes             ; Auto-Found File                                       ; I:/WIN/Desktop/ece551 project/rom_hidden_weight_contents.txt                                                                                              ;         ;
; rom_act_func_lut_contents.txt                  ; yes             ; Auto-Found File                                       ; I:/WIN/Desktop/ece551 project/rom_act_func_lut_contents.txt                                                                                               ;         ;
; ram_input_contents_sample_8.txt                ; yes             ; Auto-Found File                                       ; I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt                                                                                             ;         ;
; ram_hidden_contents.txt                        ; yes             ; Auto-Found File                                       ; I:/WIN/Desktop/ece551 project/ram_hidden_contents.txt                                                                                                     ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal160.inc                                 ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_3j91.tdf                         ; yes             ; Auto-Generated Megafunction                           ; I:/WIN/Desktop/ece551 project/db/altsyncram_3j91.tdf                                                                                                      ;         ;
; db/snn.ram0_ram_output_unit_dfe35406.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/WIN/Desktop/ece551 project/db/snn.ram0_ram_output_unit_dfe35406.hdl.mif                                                                                ;         ;
; db/altsyncram_9m71.tdf                         ; yes             ; Auto-Generated Megafunction                           ; I:/WIN/Desktop/ece551 project/db/altsyncram_9m71.tdf                                                                                                      ;         ;
; db/snn.ram0_rom_act_func_lut_955df5d5.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/WIN/Desktop/ece551 project/db/snn.ram0_rom_act_func_lut_955df5d5.hdl.mif                                                                               ;         ;
; db/altsyncram_mg91.tdf                         ; yes             ; Auto-Generated Megafunction                           ; I:/WIN/Desktop/ece551 project/db/altsyncram_mg91.tdf                                                                                                      ;         ;
; db/snn.ram0_ram_hidden_unit_ae6122d5.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/WIN/Desktop/ece551 project/db/snn.ram0_ram_hidden_unit_ae6122d5.hdl.mif                                                                                ;         ;
; db/altsyncram_bp71.tdf                         ; yes             ; Auto-Generated Megafunction                           ; I:/WIN/Desktop/ece551 project/db/altsyncram_bp71.tdf                                                                                                      ;         ;
; db/snn.ram0_rom_hidden_weight_fd503096.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/WIN/Desktop/ece551 project/db/snn.ram0_rom_hidden_weight_fd503096.hdl.mif                                                                              ;         ;
; db/decode_9ca.tdf                              ; yes             ; Auto-Generated Megafunction                           ; I:/WIN/Desktop/ece551 project/db/decode_9ca.tdf                                                                                                           ;         ;
; db/mux_0rb.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; I:/WIN/Desktop/ece551 project/db/mux_0rb.tdf                                                                                                              ;         ;
; db/altsyncram_in71.tdf                         ; yes             ; Auto-Generated Megafunction                           ; I:/WIN/Desktop/ece551 project/db/altsyncram_in71.tdf                                                                                                      ;         ;
; db/snn.ram0_rom_output_weight_b9010bb2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/WIN/Desktop/ece551 project/db/snn.ram0_rom_output_weight_b9010bb2.hdl.mif                                                                              ;         ;
; lpm_mult.tdf                                   ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                                   ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                                   ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_17t.tdf                                ; yes             ; Auto-Generated Megafunction                           ; I:/WIN/Desktop/ece551 project/db/mult_17t.tdf                                                                                                             ;         ;
; alt_mac_mult.tdf                               ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/alt_mac_mult.tdf      ;         ;
; lpm_mult.inc                                   ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_mult.inc          ;         ;
; db/mac_mult_jah1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; I:/WIN/Desktop/ece551 project/db/mac_mult_jah1.tdf                                                                                                        ;         ;
; db/mult_dho.tdf                                ; yes             ; Auto-Generated Megafunction                           ; I:/WIN/Desktop/ece551 project/db/mult_dho.tdf                                                                                                             ;         ;
; alt_mac_out.tdf                                ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/alt_mac_out.tdf       ;         ;
; alt_zaccum.inc                                 ; yes             ; Megafunction                                          ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/alt_zaccum.inc        ;         ;
; db/mac_out_ov82.tdf                            ; yes             ; Auto-Generated Megafunction                           ; I:/WIN/Desktop/ece551 project/db/mac_out_ov82.tdf                                                                                                         ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 12               ;
; Total memory bits        ; 283008           ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 160              ;
; Total fan-out            ; 2044             ;
; Average fan-out          ; 4.45             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Entity Name       ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |snn                                             ; 275 (0)           ; 96 (4)       ; 283008      ; 0            ; 0       ; 0         ; 0         ; 12   ; 0            ; |snn                                                                                                                                     ; snn               ; work         ;
;    |ram_input_unit:RIU1|                         ; 23 (23)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|ram_input_unit:RIU1                                                                                                                 ; ram_input_unit    ; work         ;
;    |rst_synch:i_rst_synch|                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|rst_synch:i_rst_synch                                                                                                               ; rst_synch         ; work         ;
;    |snn_core:comb_13|                            ; 252 (124)         ; 80 (52)      ; 283008      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13                                                                                                                    ; snn_core          ; work         ;
;       |mac:mac1|                                 ; 124 (26)          ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|mac:mac1                                                                                                           ; mac               ; work         ;
;          |lpm_mult:Mult0|                        ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|mac:mac1|lpm_mult:Mult0                                                                                            ; lpm_mult          ; work         ;
;             |mult_17t:auto_generated|            ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated                                                                    ; mult_17t          ; work         ;
;                |alt_mac_mult:mac_mult1|          ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|alt_mac_mult:mac_mult1                                             ; alt_mac_mult      ; work         ;
;                   |mac_mult_jah1:auto_generated| ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_jah1:auto_generated                ; mac_mult_jah1     ; work         ;
;                      |mult_dho:mult1|            ; 98 (98)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_jah1:auto_generated|mult_dho:mult1 ; mult_dho          ; work         ;
;       |ram_hidden_unit:RHU1|                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|ram_hidden_unit:RHU1                                                                                               ; ram_hidden_unit   ; work         ;
;          |altsyncram:ram_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|ram_hidden_unit:RHU1|altsyncram:ram_rtl_0                                                                          ; altsyncram        ; work         ;
;             |altsyncram_mg91:auto_generated|     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|ram_hidden_unit:RHU1|altsyncram:ram_rtl_0|altsyncram_mg91:auto_generated                                           ; altsyncram_mg91   ; work         ;
;       |ram_output_unit:ROU1|                     ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|ram_output_unit:ROU1                                                                                               ; ram_output_unit   ; work         ;
;          |altsyncram:ram_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|ram_output_unit:ROU1|altsyncram:ram_rtl_0                                                                          ; altsyncram        ; work         ;
;             |altsyncram_3j91:auto_generated|     ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|ram_output_unit:ROU1|altsyncram:ram_rtl_0|altsyncram_3j91:auto_generated                                           ; altsyncram_3j91   ; work         ;
;       |rom_act_func_lut:RAF1|                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|rom_act_func_lut:RAF1                                                                                              ; rom_act_func_lut  ; work         ;
;          |altsyncram:rom_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|rom_act_func_lut:RAF1|altsyncram:rom_rtl_0                                                                         ; altsyncram        ; work         ;
;             |altsyncram_9m71:auto_generated|     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|rom_act_func_lut:RAF1|altsyncram:rom_rtl_0|altsyncram_9m71:auto_generated                                          ; altsyncram_9m71   ; work         ;
;       |rom_hidden_weight:RHW1|                   ; 4 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|rom_hidden_weight:RHW1                                                                                             ; rom_hidden_weight ; work         ;
;          |altsyncram:rom_rtl_0|                  ; 4 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|rom_hidden_weight:RHW1|altsyncram:rom_rtl_0                                                                        ; altsyncram        ; work         ;
;             |altsyncram_bp71:auto_generated|     ; 4 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|rom_hidden_weight:RHW1|altsyncram:rom_rtl_0|altsyncram_bp71:auto_generated                                         ; altsyncram_bp71   ; work         ;
;                |decode_9ca:rden_decode|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|rom_hidden_weight:RHW1|altsyncram:rom_rtl_0|altsyncram_bp71:auto_generated|decode_9ca:rden_decode                  ; decode_9ca        ; work         ;
;       |rom_output_weight:ROW1|                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|rom_output_weight:ROW1                                                                                             ; rom_output_weight ; work         ;
;          |altsyncram:rom_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|rom_output_weight:ROW1|altsyncram:rom_rtl_0                                                                        ; altsyncram        ; work         ;
;             |altsyncram_in71:auto_generated|     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |snn|snn_core:comb_13|rom_output_weight:ROW1|altsyncram:rom_rtl_0|altsyncram_in71:auto_generated                                         ; altsyncram_in71   ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+
; Name                                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                            ;
+--------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+
; snn_core:comb_13|ram_hidden_unit:RHU1|altsyncram:ram_rtl_0|altsyncram_mg91:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 32           ; 8            ; --           ; --           ; 256    ; db/snn.ram0_ram_hidden_unit_ae6122d5.hdl.mif   ;
; snn_core:comb_13|ram_output_unit:ROU1|altsyncram:ram_rtl_0|altsyncram_3j91:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 16           ; 8            ; --           ; --           ; 128    ; db/snn.ram0_ram_output_unit_dfe35406.hdl.mif   ;
; snn_core:comb_13|rom_act_func_lut:RAF1|altsyncram:rom_rtl_0|altsyncram_9m71:auto_generated|ALTSYNCRAM  ; AUTO ; ROM         ; 2048         ; 8            ; --           ; --           ; 16384  ; db/snn.ram0_rom_act_func_lut_955df5d5.hdl.mif  ;
; snn_core:comb_13|rom_hidden_weight:RHW1|altsyncram:rom_rtl_0|altsyncram_bp71:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 32768        ; 8            ; --           ; --           ; 262144 ; db/snn.ram0_rom_hidden_weight_fd503096.hdl.mif ;
; snn_core:comb_13|rom_output_weight:ROW1|altsyncram:rom_rtl_0|altsyncram_in71:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 512          ; 8            ; --           ; --           ; 4096   ; db/snn.ram0_rom_output_weight_b9010bb2.hdl.mif ;
+--------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |snn|snn_core:comb_13|state                                                                                                                                                                                      ;
+------------------------+------------+------------------------+---------------------+---------------------+------------------+------------------------+---------------------+---------------------+------------------+------------+
; Name                   ; state.DONE ; state.MAC_OUTPUT_WRITE ; state.MAC_OUTPUT_BP ; state.MAC_OUTPUT_FP ; state.MAC_OUTPUT ; state.MAC_HIDDEN_WRITE ; state.MAC_HIDDEN_BP ; state.MAC_HIDDEN_FP ; state.MAC_HIDDEN ; state.IDLE ;
+------------------------+------------+------------------------+---------------------+---------------------+------------------+------------------------+---------------------+---------------------+------------------+------------+
; state.IDLE             ; 0          ; 0                      ; 0                   ; 0                   ; 0                ; 0                      ; 0                   ; 0                   ; 0                ; 0          ;
; state.MAC_HIDDEN       ; 0          ; 0                      ; 0                   ; 0                   ; 0                ; 0                      ; 0                   ; 0                   ; 1                ; 1          ;
; state.MAC_HIDDEN_FP    ; 0          ; 0                      ; 0                   ; 0                   ; 0                ; 0                      ; 0                   ; 1                   ; 0                ; 1          ;
; state.MAC_HIDDEN_BP    ; 0          ; 0                      ; 0                   ; 0                   ; 0                ; 0                      ; 1                   ; 0                   ; 0                ; 1          ;
; state.MAC_HIDDEN_WRITE ; 0          ; 0                      ; 0                   ; 0                   ; 0                ; 1                      ; 0                   ; 0                   ; 0                ; 1          ;
; state.MAC_OUTPUT       ; 0          ; 0                      ; 0                   ; 0                   ; 1                ; 0                      ; 0                   ; 0                   ; 0                ; 1          ;
; state.MAC_OUTPUT_FP    ; 0          ; 0                      ; 0                   ; 1                   ; 0                ; 0                      ; 0                   ; 0                   ; 0                ; 1          ;
; state.MAC_OUTPUT_BP    ; 0          ; 0                      ; 1                   ; 0                   ; 0                ; 0                      ; 0                   ; 0                   ; 0                ; 1          ;
; state.MAC_OUTPUT_WRITE ; 0          ; 1                      ; 0                   ; 0                   ; 0                ; 0                      ; 0                   ; 0                   ; 0                ; 1          ;
; state.DONE             ; 1          ; 0                      ; 0                   ; 0                   ; 0                ; 0                      ; 0                   ; 0                   ; 0                ; 1          ;
+------------------------+------------+------------------------+---------------------+---------------------+------------------+------------------------+---------------------+---------------------+------------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |snn|uart_rx:uart_rx1|state                                      ;
+-------------------+------------------+----------+-------------------+------------+
; Name              ; state.BACK_PORCH ; state.RX ; state.FRONT_PORCH ; state.IDLE ;
+-------------------+------------------+----------+-------------------+------------+
; state.IDLE        ; 0                ; 0        ; 0                 ; 0          ;
; state.FRONT_PORCH ; 0                ; 0        ; 1                 ; 1          ;
; state.RX          ; 0                ; 1        ; 0                 ; 1          ;
; state.BACK_PORCH  ; 1                ; 0        ; 0                 ; 1          ;
+-------------------+------------------+----------+-------------------+------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; led[7]~reg0                            ; Stuck at GND due to stuck port data_in ;
; led[6]~reg0                            ; Stuck at GND due to stuck port data_in ;
; led[5]~reg0                            ; Stuck at GND due to stuck port data_in ;
; led[4]~reg0                            ; Stuck at GND due to stuck port data_in ;
; NE_cnt[0..6]                           ; Lost fanout                            ;
; uart_tx:uart_tx1|shift_reg[0..9]       ; Stuck at VCC due to stuck port data_in ;
; uart_tx:uart_tx1|baud_cnt[0..11]       ; Lost fanout                            ;
; uart_tx:uart_tx1|index_cnt[1..3]       ; Lost fanout                            ;
; uart_tx:uart_tx1|state                 ; Lost fanout                            ;
; uart_tx:uart_tx1|index_cnt[0]          ; Lost fanout                            ;
; uart_rx:uart_rx1|rx_shift[0..7]        ; Lost fanout                            ;
; byte_cnt[0..3]                         ; Lost fanout                            ;
; snn_core:comb_13|state~4               ; Lost fanout                            ;
; snn_core:comb_13|state~5               ; Lost fanout                            ;
; snn_core:comb_13|state~6               ; Lost fanout                            ;
; snn_core:comb_13|state~7               ; Lost fanout                            ;
; uart_rx:uart_rx1|state~4               ; Lost fanout                            ;
; uart_rx:uart_rx1|state~5               ; Lost fanout                            ;
; uart_rx_synch                          ; Lost fanout                            ;
; uart_rx:uart_rx1|baud_cnt[1..11]       ; Lost fanout                            ;
; uart_rx:uart_rx1|index_cnt[0..3]       ; Lost fanout                            ;
; uart_rx_ff                             ; Lost fanout                            ;
; uart_rx:uart_rx1|baud_cnt[0]           ; Lost fanout                            ;
; uart_rx:uart_rx1|state.IDLE            ; Lost fanout                            ;
; uart_rx:uart_rx1|state.FRONT_PORCH     ; Lost fanout                            ;
; uart_rx:uart_rx1|state.RX              ; Lost fanout                            ;
; uart_rx:uart_rx1|state.BACK_PORCH      ; Lost fanout                            ;
; snn_core:comb_13|state.IDLE            ; Lost fanout                            ;
; Total Number of Removed Registers = 79 ;                                        ;
+----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+-------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+-------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; uart_tx:uart_tx1|shift_reg[9] ; Stuck at VCC              ; uart_tx:uart_tx1|shift_reg[8], uart_tx:uart_tx1|shift_reg[7],                        ;
;                               ; due to stuck port data_in ; uart_tx:uart_tx1|shift_reg[6], uart_tx:uart_tx1|shift_reg[5],                        ;
;                               ;                           ; uart_tx:uart_tx1|shift_reg[4], uart_tx:uart_tx1|shift_reg[3],                        ;
;                               ;                           ; uart_tx:uart_tx1|shift_reg[2], uart_tx:uart_tx1|shift_reg[1],                        ;
;                               ;                           ; uart_tx:uart_tx1|shift_reg[0], uart_tx:uart_tx1|baud_cnt[11],                        ;
;                               ;                           ; uart_tx:uart_tx1|baud_cnt[10], uart_tx:uart_tx1|baud_cnt[9],                         ;
;                               ;                           ; uart_tx:uart_tx1|baud_cnt[8], uart_tx:uart_tx1|baud_cnt[5],                          ;
;                               ;                           ; uart_tx:uart_tx1|baud_cnt[3], uart_tx:uart_tx1|baud_cnt[2],                          ;
;                               ;                           ; uart_tx:uart_tx1|index_cnt[3], uart_tx:uart_tx1|index_cnt[2],                        ;
;                               ;                           ; uart_tx:uart_tx1|index_cnt[1], uart_tx:uart_tx1|state, uart_tx:uart_tx1|index_cnt[0] ;
; uart_rx:uart_rx1|rx_shift[0]  ; Lost Fanouts              ; uart_rx:uart_rx1|rx_shift[1], uart_rx:uart_rx1|rx_shift[2],                          ;
;                               ;                           ; uart_rx:uart_rx1|rx_shift[3], uart_rx:uart_rx1|rx_shift[4],                          ;
;                               ;                           ; uart_rx:uart_rx1|rx_shift[5], uart_rx:uart_rx1|rx_shift[6],                          ;
;                               ;                           ; uart_rx:uart_rx1|rx_shift[7], uart_rx_synch, uart_rx:uart_rx1|baud_cnt[11],          ;
;                               ;                           ; uart_rx:uart_rx1|baud_cnt[10], uart_rx:uart_rx1|baud_cnt[9],                         ;
;                               ;                           ; uart_rx:uart_rx1|index_cnt[3], uart_rx:uart_rx1|index_cnt[2],                        ;
;                               ;                           ; uart_rx:uart_rx1|index_cnt[1], uart_rx:uart_rx1|index_cnt[0], uart_rx_ff             ;
; uart_rx:uart_rx1|state~4      ; Lost Fanouts              ; uart_rx:uart_rx1|state.IDLE, uart_rx:uart_rx1|state.FRONT_PORCH,                     ;
;                               ;                           ; uart_rx:uart_rx1|state.RX, uart_rx:uart_rx1|state.BACK_PORCH                         ;
; byte_cnt[2]                   ; Lost Fanouts              ; byte_cnt[1], byte_cnt[0], byte_cnt[3]                                                ;
+-------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 96    ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 84    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 15    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                    ;
+------------------------------------------------------+---------------------------------------------------+------+
; Register Name                                        ; Megafunction                                      ; Type ;
+------------------------------------------------------+---------------------------------------------------+------+
; snn_core:comb_13|ram_output_unit:ROU1|addr_reg[0..3] ; snn_core:comb_13|ram_output_unit:ROU1|ram_rtl_0   ; RAM  ;
; snn_core:comb_13|rom_act_func_lut:RAF1|q[0..7]       ; snn_core:comb_13|rom_act_func_lut:RAF1|rom_rtl_0  ; RAM  ;
; snn_core:comb_13|ram_hidden_unit:RHU1|addr_reg[0..4] ; snn_core:comb_13|ram_hidden_unit:RHU1|ram_rtl_0   ; RAM  ;
; snn_core:comb_13|rom_hidden_weight:RHW1|q[0..7]      ; snn_core:comb_13|rom_hidden_weight:RHW1|rom_rtl_0 ; RAM  ;
; snn_core:comb_13|rom_output_weight:ROW1|q[0..7]      ; snn_core:comb_13|rom_output_weight:ROW1|rom_rtl_0 ; RAM  ;
+------------------------------------------------------+---------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |snn|snn_core:comb_13|out_cnt[0]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |snn|snn_core:comb_13|hid_cnt[0]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |snn|uart_rx:uart_rx1|index_cnt[3] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |snn|snn_core:comb_13|mac_rect[3]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |snn|snn_core:comb_13|digit[0]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for snn_core:comb_13|ram_output_unit:ROU1|altsyncram:ram_rtl_0|altsyncram_3j91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for snn_core:comb_13|rom_act_func_lut:RAF1|altsyncram:rom_rtl_0|altsyncram_9m71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for snn_core:comb_13|ram_hidden_unit:RHU1|altsyncram:ram_rtl_0|altsyncram_mg91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for snn_core:comb_13|rom_hidden_weight:RHW1|altsyncram:rom_rtl_0|altsyncram_bp71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for snn_core:comb_13|rom_output_weight:ROW1|altsyncram:rom_rtl_0|altsyncram_in71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: snn_core:comb_13|ram_output_unit:ROU1|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                        ; Type                    ;
+------------------------------------+----------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                 ;
; WIDTH_A                            ; 8                                            ; Untyped                 ;
; WIDTHAD_A                          ; 4                                            ; Untyped                 ;
; NUMWORDS_A                         ; 16                                           ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                 ;
; WIDTH_B                            ; 1                                            ; Untyped                 ;
; WIDTHAD_B                          ; 1                                            ; Untyped                 ;
; NUMWORDS_B                         ; 1                                            ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                 ;
; BYTE_SIZE                          ; 8                                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                 ;
; INIT_FILE                          ; db/snn.ram0_ram_output_unit_dfe35406.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_3j91                              ; Untyped                 ;
+------------------------------------+----------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: snn_core:comb_13|rom_act_func_lut:RAF1|altsyncram:rom_rtl_0 ;
+------------------------------------+-----------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                         ; Type                    ;
+------------------------------------+-----------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                 ;
; WIDTH_A                            ; 8                                             ; Untyped                 ;
; WIDTHAD_A                          ; 11                                            ; Untyped                 ;
; NUMWORDS_A                         ; 2048                                          ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                 ;
; WIDTH_B                            ; 1                                             ; Untyped                 ;
; WIDTHAD_B                          ; 1                                             ; Untyped                 ;
; NUMWORDS_B                         ; 1                                             ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                 ;
; BYTE_SIZE                          ; 8                                             ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                 ;
; INIT_FILE                          ; db/snn.ram0_rom_act_func_lut_955df5d5.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                 ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_9m71                               ; Untyped                 ;
+------------------------------------+-----------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: snn_core:comb_13|ram_hidden_unit:RHU1|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                        ; Type                    ;
+------------------------------------+----------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                 ;
; WIDTH_A                            ; 8                                            ; Untyped                 ;
; WIDTHAD_A                          ; 5                                            ; Untyped                 ;
; NUMWORDS_A                         ; 32                                           ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                 ;
; WIDTH_B                            ; 1                                            ; Untyped                 ;
; WIDTHAD_B                          ; 1                                            ; Untyped                 ;
; NUMWORDS_B                         ; 1                                            ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                 ;
; BYTE_SIZE                          ; 8                                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                 ;
; INIT_FILE                          ; db/snn.ram0_ram_hidden_unit_ae6122d5.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_mg91                              ; Untyped                 ;
+------------------------------------+----------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: snn_core:comb_13|rom_hidden_weight:RHW1|altsyncram:rom_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                          ; Type                    ;
+------------------------------------+------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                 ;
; WIDTH_A                            ; 8                                              ; Untyped                 ;
; WIDTHAD_A                          ; 15                                             ; Untyped                 ;
; NUMWORDS_A                         ; 32768                                          ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                 ;
; WIDTH_B                            ; 1                                              ; Untyped                 ;
; WIDTHAD_B                          ; 1                                              ; Untyped                 ;
; NUMWORDS_B                         ; 1                                              ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                 ;
; BYTE_SIZE                          ; 8                                              ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                 ;
; INIT_FILE                          ; db/snn.ram0_rom_hidden_weight_fd503096.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                  ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_bp71                                ; Untyped                 ;
+------------------------------------+------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: snn_core:comb_13|rom_output_weight:ROW1|altsyncram:rom_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                          ; Type                    ;
+------------------------------------+------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                 ;
; WIDTH_A                            ; 8                                              ; Untyped                 ;
; WIDTHAD_A                          ; 9                                              ; Untyped                 ;
; NUMWORDS_A                         ; 512                                            ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                 ;
; WIDTH_B                            ; 1                                              ; Untyped                 ;
; WIDTHAD_B                          ; 1                                              ; Untyped                 ;
; NUMWORDS_B                         ; 1                                              ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                 ;
; BYTE_SIZE                          ; 8                                              ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                 ;
; INIT_FILE                          ; db/snn.ram0_rom_output_weight_b9010bb2.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                  ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_in71                                ; Untyped                 ;
+------------------------------------+------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: snn_core:comb_13|mac:mac1|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+--------------------------+
; Parameter Name                                 ; Value         ; Type                     ;
+------------------------------------------------+---------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 8             ; Untyped                  ;
; LPM_WIDTHB                                     ; 8             ; Untyped                  ;
; LPM_WIDTHP                                     ; 16            ; Untyped                  ;
; LPM_WIDTHR                                     ; 16            ; Untyped                  ;
; LPM_WIDTHS                                     ; 1             ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                  ;
; LPM_PIPELINE                                   ; 0             ; Untyped                  ;
; LATENCY                                        ; 0             ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                  ;
; USE_EAB                                        ; OFF           ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_17t      ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                  ;
+------------------------------------------------+---------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|alt_mac_mult:mac_mult1 ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                      ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                   ;
; DATAA_WIDTH                  ; 8             ; Untyped                                                                                   ;
; DATAB_WIDTH                  ; 8             ; Untyped                                                                                   ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                   ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                   ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                   ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                   ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                   ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                   ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                   ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                   ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                   ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                   ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                   ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                   ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                   ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                   ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                   ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                   ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                   ;
; USING_SATURATION             ; NO            ; Untyped                                                                                   ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                   ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                   ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                   ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                   ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                   ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                   ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                   ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                   ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                   ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                   ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                   ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                   ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                   ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                   ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                   ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                   ;
; CBXI_PARAMETER               ; mac_mult_jah1 ; Untyped                                                                                   ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|alt_mac_out:mac_out2 ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                    ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                 ;
; DATAA_WIDTH                   ; 16           ; Untyped                                                                                 ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                 ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                 ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                 ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                 ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                 ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                 ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                 ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                 ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                 ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                 ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                 ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                 ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                 ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                 ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                 ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                 ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                 ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                 ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                 ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                 ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                 ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                 ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                 ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                 ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                 ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                 ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                 ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                 ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                 ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                 ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                 ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                 ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                 ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                 ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                 ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                 ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                 ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                 ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                 ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                 ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                 ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                 ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                 ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                 ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                 ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                 ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                 ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                 ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                 ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                 ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                 ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                 ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                 ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                 ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                 ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                 ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                 ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                 ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                 ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                 ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                 ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                 ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                 ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                 ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                 ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                 ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                 ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                 ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                 ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                 ;
; USING_SATURATION              ; NO           ; Untyped                                                                                 ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                 ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                 ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                 ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                 ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                 ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                 ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                 ;
; CBXI_PARAMETER                ; mac_out_ov82 ; Untyped                                                                                 ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 5                                                            ;
; Entity Instance                           ; snn_core:comb_13|ram_output_unit:ROU1|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 16                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; snn_core:comb_13|rom_act_func_lut:RAF1|altsyncram:rom_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; snn_core:comb_13|ram_hidden_unit:RHU1|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 32                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; snn_core:comb_13|rom_hidden_weight:RHW1|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; snn_core:comb_13|rom_output_weight:ROW1|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 512                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 1                                        ;
; Entity Instance                       ; snn_core:comb_13|mac:mac1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                        ;
;     -- LPM_WIDTHB                     ; 8                                        ;
;     -- LPM_WIDTHP                     ; 16                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx:uart_tx1"                                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_start      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; tx_data[7..4] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; tx_rdy        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "snn_core:comb_13|mac:mac1"                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; acc[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "snn_core:comb_13"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "ram_input_unit:RIU1" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; we   ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_rx:uart_rx1"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rx_rdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 12                          ;
; cycloneiii_ff         ; 96                          ;
;     CLR               ; 25                          ;
;     CLR SCLR          ; 36                          ;
;     CLR SCLR SLD      ; 8                           ;
;     ENA CLR           ; 15                          ;
;     plain             ; 12                          ;
; cycloneiii_lcell_comb ; 277                         ;
;     arith             ; 86                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 64                          ;
;     normal            ; 191                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 34                          ;
;         4 data inputs ; 135                         ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 13.90                       ;
; Average LUT depth     ; 8.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue May 01 21:53:25 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off snn -c snn
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file ram_hidden_unit .sv
    Info (12023): Found entity 1: ram_hidden_unit File: I:/WIN/Desktop/ece551 project/ram_hidden_unit .sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mac.sv
    Info (12023): Found entity 1: mac File: I:/WIN/Desktop/ece551 project/mac.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: I:/WIN/Desktop/ece551 project/uart_tx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file snn_core.sv
    Info (12023): Found entity 1: snn_core File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file snn.sv
    Info (12023): Found entity 1: snn File: I:/WIN/Desktop/ece551 project/snn.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rst_synch.sv
    Info (12023): Found entity 1: rst_synch File: I:/WIN/Desktop/ece551 project/rst_synch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_output_weight.sv
    Info (12023): Found entity 1: rom_output_weight File: I:/WIN/Desktop/ece551 project/rom_output_weight.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_hidden_weight_tb.sv
    Info (12023): Found entity 1: rom_hidden_weight_tb File: I:/WIN/Desktop/ece551 project/rom_hidden_weight_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_hidden_weight.sv
    Info (12023): Found entity 1: rom_hidden_weight File: I:/WIN/Desktop/ece551 project/rom_hidden_weight.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_act_func_lut.sv
    Info (12023): Found entity 1: rom_act_func_lut File: I:/WIN/Desktop/ece551 project/rom_act_func_lut.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_output_unit.sv
    Info (12023): Found entity 1: ram_output_unit File: I:/WIN/Desktop/ece551 project/ram_output_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_input_unit.sv
    Info (12023): Found entity 1: ram_input_unit File: I:/WIN/Desktop/ece551 project/ram_input_unit.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at snn.sv(54): created implicit net for "RIU_q" File: I:/WIN/Desktop/ece551 project/snn.sv Line: 54
Warning (10236): Verilog HDL Implicit Net warning at snn.sv(55): created implicit net for "start" File: I:/WIN/Desktop/ece551 project/snn.sv Line: 55
Warning (10236): Verilog HDL Implicit Net warning at snn.sv(104): created implicit net for "NE_full" File: I:/WIN/Desktop/ece551 project/snn.sv Line: 104
Critical Warning (10846): Verilog HDL Instantiation warning at snn.sv(55): instance has no name File: I:/WIN/Desktop/ece551 project/snn.sv Line: 55
Info (12127): Elaborating entity "snn" for the top level hierarchy
Warning (10858): Verilog HDL warning at snn.sv(19): object tx_rdy used but never assigned File: I:/WIN/Desktop/ece551 project/snn.sv Line: 19
Warning (10858): Verilog HDL warning at snn.sv(27): object state used but never assigned File: I:/WIN/Desktop/ece551 project/snn.sv Line: 27
Warning (10036): Verilog HDL or VHDL warning at snn.sv(27): object "nxt_state" assigned a value but never read File: I:/WIN/Desktop/ece551 project/snn.sv Line: 27
Warning (10230): Verilog HDL assignment warning at snn.sv(82): truncated value with size 32 to match size of target (4) File: I:/WIN/Desktop/ece551 project/snn.sv Line: 82
Warning (10230): Verilog HDL assignment warning at snn.sv(85): truncated value with size 32 to match size of target (1) File: I:/WIN/Desktop/ece551 project/snn.sv Line: 85
Warning (10230): Verilog HDL assignment warning at snn.sv(97): truncated value with size 32 to match size of target (7) File: I:/WIN/Desktop/ece551 project/snn.sv Line: 97
Warning (10230): Verilog HDL assignment warning at snn.sv(104): truncated value with size 32 to match size of target (1) File: I:/WIN/Desktop/ece551 project/snn.sv Line: 104
Warning (10030): Net "state.RX_WAIT" at snn.sv(27) has no driver or initial value, using a default initial value '0' File: I:/WIN/Desktop/ece551 project/snn.sv Line: 27
Warning (10030): Net "state.RAM_WRITE" at snn.sv(27) has no driver or initial value, using a default initial value '0' File: I:/WIN/Desktop/ece551 project/snn.sv Line: 27
Warning (10030): Net "state.SNN_CORE" at snn.sv(27) has no driver or initial value, using a default initial value '0' File: I:/WIN/Desktop/ece551 project/snn.sv Line: 27
Info (12128): Elaborating entity "rst_synch" for hierarchy "rst_synch:i_rst_synch" File: I:/WIN/Desktop/ece551 project/snn.sv Line: 32
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx1" File: I:/WIN/Desktop/ece551 project/snn.sv Line: 53
Info (10264): Verilog HDL Case Statement information at uart_rx.sv(34): all case item expressions in this case statement are onehot File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 34
Warning (10240): Verilog HDL Always Construct warning at uart_rx.sv(29): inferring latch(es) for variable "stop_bit", which holds its previous value in one or more paths through the always construct File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 29
Warning (10240): Verilog HDL Always Construct warning at uart_rx.sv(29): inferring latch(es) for variable "rx_data", which holds its previous value in one or more paths through the always construct File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 29
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(101): truncated value with size 32 to match size of target (12) File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 101
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(118): truncated value with size 32 to match size of target (4) File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 118
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(122): truncated value with size 32 to match size of target (1) File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 122
Info (10041): Inferred latch for "rx_data[0]" at uart_rx.sv(29) File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 29
Info (10041): Inferred latch for "rx_data[1]" at uart_rx.sv(29) File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 29
Info (10041): Inferred latch for "rx_data[2]" at uart_rx.sv(29) File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 29
Info (10041): Inferred latch for "rx_data[3]" at uart_rx.sv(29) File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 29
Info (10041): Inferred latch for "rx_data[4]" at uart_rx.sv(29) File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 29
Info (10041): Inferred latch for "rx_data[5]" at uart_rx.sv(29) File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 29
Info (10041): Inferred latch for "rx_data[6]" at uart_rx.sv(29) File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 29
Info (10041): Inferred latch for "rx_data[7]" at uart_rx.sv(29) File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 29
Info (10041): Inferred latch for "stop_bit" at uart_rx.sv(29) File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 29
Info (12128): Elaborating entity "ram_input_unit" for hierarchy "ram_input_unit:RIU1" File: I:/WIN/Desktop/ece551 project/snn.sv Line: 54
Warning (10850): Verilog HDL warning at ram_input_unit.sv(13): number of words (784) in memory file does not match the number of elements in the address range [0:1023] File: I:/WIN/Desktop/ece551 project/ram_input_unit.sv Line: 13
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(32): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 32
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(33): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 33
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(34): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 34
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(35): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 35
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(36): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 36
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(37): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 37
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(38): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 38
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(39): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 39
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(40): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 40
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(41): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 41
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(42): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 42
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(43): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 43
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(44): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 44
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(45): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 45
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(46): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 46
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(47): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 47
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(48): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 48
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(49): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 49
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(50): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 50
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(51): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 51
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(52): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 52
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(53): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 53
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(54): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 54
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(55): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 55
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(56): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 56
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(57): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 57
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(58): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 58
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(59): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 59
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(60): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 60
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(61): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 61
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(62): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 62
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(63): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 63
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(64): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 64
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(65): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 65
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(66): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 66
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(67): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 67
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(68): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 68
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(69): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 69
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(70): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 70
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(71): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 71
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(72): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 72
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(73): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 73
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(74): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 74
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(75): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 75
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(76): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 76
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(77): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 77
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(78): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 78
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(79): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 79
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(80): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 80
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(81): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 81
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(82): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 82
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(83): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 83
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(84): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 84
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(85): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 85
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(86): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 86
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(87): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 87
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(88): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 88
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(89): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 89
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(90): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 90
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(91): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 91
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(92): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 92
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(93): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 93
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(94): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 94
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(95): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 95
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(96): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 96
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(97): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 97
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(98): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 98
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(99): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 99
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(100): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 100
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(101): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 101
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(102): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 102
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(103): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 103
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(104): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 104
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(105): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 105
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(106): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 106
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(107): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 107
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(108): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 108
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(109): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 109
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(110): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 110
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(111): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 111
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(112): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 112
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(113): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 113
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(114): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 114
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(115): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 115
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(116): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 116
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(117): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 117
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(118): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 118
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(119): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 119
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(120): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 120
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(121): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 121
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(122): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 122
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(123): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 123
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(124): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 124
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(125): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 125
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(126): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 126
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(127): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 127
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(128): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 128
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(129): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 129
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(130): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 130
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(131): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 131
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(132): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 132
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(133): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 133
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(134): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 134
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(135): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 135
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(136): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 136
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(137): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 137
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(138): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 138
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(139): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 139
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(140): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 140
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(141): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 141
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(142): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 142
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(143): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 143
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(144): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 144
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(145): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 145
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(146): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 146
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(147): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 147
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(148): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 148
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(149): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 149
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(150): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 150
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(151): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 151
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(152): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 152
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(153): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 153
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(154): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 154
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(155): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 155
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(156): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 156
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(157): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 157
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(158): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 158
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(159): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 159
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(160): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 160
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(161): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 161
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(162): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 162
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(163): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 163
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(164): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 164
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(165): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 165
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(166): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 166
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(167): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 167
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(168): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 168
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(169): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 169
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(170): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 170
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(171): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 171
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(172): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 172
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(173): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 173
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(174): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 174
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(175): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 175
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(176): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 176
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(177): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 177
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(178): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 178
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(179): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 179
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(180): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 180
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(181): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 181
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(182): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 182
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(183): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 183
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(184): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 184
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(185): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 185
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(186): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 186
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(187): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 187
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(188): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 188
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(189): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 189
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(190): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 190
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(191): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 191
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(192): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 192
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(193): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 193
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(194): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 194
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(195): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 195
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(196): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 196
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(197): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 197
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(198): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 198
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(199): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 199
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(200): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 200
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(201): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 201
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(202): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 202
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(203): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 203
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(204): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 204
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(205): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 205
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(206): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 206
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(207): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 207
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(208): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 208
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(209): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 209
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(210): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 210
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(211): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 211
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(212): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 212
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(213): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 213
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(214): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 214
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(215): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 215
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(216): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 216
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(217): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 217
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(218): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 218
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(219): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 219
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(220): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 220
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(221): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 221
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(222): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 222
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(223): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 223
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(224): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 224
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(225): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 225
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(226): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 226
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(227): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 227
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(228): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 228
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(229): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 229
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(230): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 230
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(231): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 231
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(232): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 232
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(233): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 233
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(234): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 234
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(235): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 235
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(236): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 236
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(237): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 237
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(238): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 238
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(239): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 239
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(240): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 240
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(241): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 241
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(242): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 242
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(243): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 243
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(244): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 244
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(245): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 245
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(246): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 246
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(247): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 247
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(248): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 248
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(249): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 249
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(250): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 250
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(251): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 251
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(252): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 252
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(253): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 253
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(254): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 254
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(255): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 255
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(256): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 256
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(257): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 257
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(258): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 258
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(259): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 259
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(260): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 260
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(261): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 261
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(262): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 262
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(263): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 263
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(264): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 264
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(265): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 265
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(266): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 266
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(267): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 267
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(268): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 268
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(269): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 269
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(270): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 270
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(271): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 271
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(272): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 272
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(273): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 273
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(274): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 274
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(275): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 275
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(276): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 276
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(277): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 277
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(278): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 278
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(279): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 279
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(280): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 280
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(281): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 281
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(282): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 282
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(283): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 283
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(284): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 284
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(285): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 285
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(286): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 286
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(287): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 287
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(288): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 288
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(289): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 289
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(290): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 290
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(291): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 291
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(292): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 292
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(293): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 293
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(294): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 294
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(295): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 295
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(296): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 296
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(297): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 297
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(298): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 298
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(299): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 299
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(300): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 300
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(301): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 301
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(302): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 302
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(303): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 303
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(304): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 304
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(305): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 305
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(306): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 306
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(307): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 307
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(308): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 308
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(309): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 309
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(310): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 310
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(311): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 311
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(312): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 312
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(313): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 313
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(314): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 314
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(315): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 315
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(316): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 316
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(317): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 317
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(318): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 318
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(319): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 319
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(320): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 320
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(321): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 321
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(322): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 322
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(323): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 323
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(324): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 324
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(325): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 325
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(326): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 326
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(327): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 327
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(328): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 328
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(329): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 329
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(330): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 330
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(331): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 331
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(332): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 332
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(333): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 333
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(334): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 334
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(335): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 335
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(336): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 336
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(337): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 337
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(338): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 338
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(339): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 339
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(340): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 340
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(341): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 341
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(342): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 342
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(343): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 343
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(344): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 344
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(345): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 345
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(346): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 346
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(347): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 347
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(348): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 348
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(349): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 349
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(350): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 350
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(351): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 351
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(352): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 352
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(353): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 353
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(354): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 354
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(355): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 355
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(356): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 356
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(357): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 357
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(358): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 358
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(359): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 359
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(360): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 360
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(361): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 361
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(362): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 362
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(363): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 363
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(364): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 364
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(365): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 365
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(366): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 366
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(367): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 367
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(368): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 368
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(369): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 369
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(370): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 370
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(371): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 371
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(372): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 372
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(373): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 373
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(374): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 374
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(375): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 375
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(376): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 376
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(377): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 377
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(378): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 378
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(379): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 379
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(380): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 380
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(381): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 381
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(382): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 382
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(383): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 383
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(384): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 384
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(385): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 385
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(386): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 386
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(387): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 387
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(388): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 388
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(389): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 389
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(390): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 390
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(391): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 391
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(392): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 392
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(393): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 393
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(394): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 394
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(395): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 395
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(396): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 396
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(397): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 397
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(398): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 398
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(399): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 399
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(400): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 400
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(401): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 401
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(402): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 402
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(403): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 403
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(404): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 404
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(405): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 405
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(406): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 406
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(407): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 407
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(408): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 408
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(409): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 409
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(410): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 410
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(411): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 411
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(412): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 412
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(413): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 413
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(414): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 414
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(415): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 415
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(416): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 416
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(417): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 417
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(418): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 418
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(419): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 419
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(420): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 420
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(421): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 421
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(422): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 422
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(423): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 423
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(424): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 424
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(425): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 425
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(426): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 426
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(427): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 427
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(428): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 428
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(429): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 429
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(430): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 430
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(431): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 431
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(432): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 432
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(433): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 433
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(434): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 434
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(435): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 435
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(436): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 436
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(437): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 437
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(438): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 438
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(439): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 439
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(440): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 440
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(441): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 441
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(442): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 442
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(443): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 443
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(444): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 444
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(445): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 445
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(446): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 446
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(447): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 447
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(448): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 448
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(449): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 449
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(450): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 450
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(451): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 451
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(452): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 452
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(453): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 453
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(454): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 454
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(455): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 455
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(456): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 456
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(457): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 457
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(458): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 458
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(459): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 459
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(460): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 460
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(461): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 461
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(462): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 462
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(463): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 463
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(464): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 464
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(465): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 465
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(466): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 466
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(467): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 467
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(468): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 468
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(469): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 469
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(470): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 470
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(471): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 471
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(472): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 472
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(473): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 473
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(474): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 474
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(475): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 475
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(476): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 476
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(477): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 477
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(478): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 478
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(479): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 479
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(480): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 480
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(481): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 481
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(482): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 482
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(483): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 483
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(484): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 484
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(485): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 485
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(486): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 486
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(487): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 487
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(488): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 488
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(489): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 489
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(490): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 490
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(491): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 491
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(492): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 492
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(493): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 493
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(494): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 494
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(495): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 495
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(496): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 496
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(497): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 497
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(498): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 498
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(499): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 499
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(500): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 500
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(501): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 501
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(502): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 502
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(503): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 503
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(504): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 504
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(505): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 505
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(506): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 506
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(507): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 507
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(508): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 508
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(509): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 509
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(510): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 510
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(511): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 511
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(512): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 512
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(513): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 513
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(514): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 514
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(515): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 515
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(516): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 516
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(517): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 517
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(518): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 518
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(519): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 519
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(520): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 520
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(521): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 521
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(522): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 522
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(523): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 523
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(524): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 524
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(525): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 525
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(526): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 526
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(527): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 527
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(528): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 528
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(529): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 529
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(530): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 530
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(531): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 531
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(532): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 532
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(533): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 533
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(534): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 534
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(535): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 535
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(536): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 536
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(537): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 537
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(538): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 538
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(539): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 539
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(540): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 540
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(541): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 541
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(542): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 542
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(543): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 543
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(544): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 544
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(545): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 545
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(546): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 546
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(547): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 547
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(548): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 548
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(549): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 549
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(550): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 550
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(551): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 551
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(552): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 552
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(553): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 553
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(554): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 554
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(555): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 555
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(556): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 556
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(557): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 557
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(558): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 558
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(559): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 559
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(560): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 560
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(561): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 561
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(562): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 562
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(563): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 563
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(564): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 564
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(565): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 565
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(566): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 566
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(567): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 567
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(568): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 568
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(569): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 569
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(570): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 570
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(571): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 571
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(572): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 572
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(573): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 573
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(574): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 574
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(575): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 575
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(576): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 576
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(577): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 577
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(578): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 578
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(579): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 579
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(580): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 580
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(581): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 581
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(582): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 582
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(583): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 583
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(584): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 584
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(585): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 585
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(586): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 586
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(587): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 587
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(588): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 588
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(589): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 589
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(590): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 590
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(591): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 591
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(592): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 592
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(593): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 593
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(594): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 594
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(595): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 595
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(596): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 596
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(597): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 597
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(598): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 598
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(599): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 599
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(600): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 600
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(601): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 601
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(602): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 602
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(603): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 603
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(604): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 604
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(605): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 605
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(606): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 606
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(607): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 607
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(608): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 608
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(609): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 609
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(610): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 610
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(611): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 611
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(612): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 612
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(613): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 613
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(614): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 614
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(615): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 615
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(616): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 616
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(617): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 617
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(618): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 618
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(619): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 619
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(620): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 620
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(621): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 621
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(622): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 622
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(623): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 623
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(624): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 624
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(625): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 625
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(626): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 626
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(627): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 627
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(628): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 628
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(629): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 629
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(630): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 630
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(631): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 631
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(632): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 632
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(633): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 633
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(634): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 634
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(635): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 635
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(636): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 636
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(637): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 637
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(638): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 638
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(639): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 639
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(640): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 640
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(641): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 641
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(642): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 642
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(643): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 643
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(644): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 644
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(645): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 645
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(646): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 646
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(647): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 647
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(648): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 648
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(649): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 649
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(650): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 650
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(651): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 651
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(652): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 652
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(653): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 653
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(654): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 654
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(655): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 655
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(656): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 656
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(657): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 657
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(658): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 658
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(659): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 659
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(660): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 660
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(661): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 661
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(662): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 662
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(663): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 663
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(664): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 664
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(665): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 665
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(666): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 666
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(667): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 667
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(668): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 668
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(669): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 669
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(670): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 670
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(671): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 671
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(672): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 672
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(673): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 673
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(674): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 674
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(675): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 675
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(676): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 676
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(677): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 677
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(678): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 678
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(679): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 679
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(680): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 680
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(681): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 681
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(682): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 682
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(683): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 683
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(684): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 684
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(685): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 685
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(686): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 686
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(687): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 687
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(688): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 688
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(689): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 689
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(690): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 690
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(691): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 691
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(692): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 692
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(693): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 693
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(694): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 694
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(695): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 695
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(696): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 696
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(697): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 697
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(698): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 698
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(699): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 699
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(700): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 700
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(701): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 701
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(702): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 702
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(703): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 703
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(704): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 704
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(705): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 705
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(706): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 706
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(707): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 707
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(708): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 708
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(709): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 709
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(710): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 710
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(711): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 711
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(712): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 712
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(713): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 713
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(714): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 714
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(715): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 715
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(716): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 716
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(717): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 717
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(718): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 718
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(719): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 719
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(720): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 720
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(721): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 721
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(722): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 722
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(723): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 723
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(724): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 724
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(725): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 725
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(726): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 726
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(727): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 727
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(728): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 728
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(729): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 729
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(730): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 730
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(731): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 731
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(732): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 732
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(733): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 733
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(734): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 734
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(735): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 735
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(736): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 736
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(737): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 737
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(738): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 738
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(739): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 739
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(740): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 740
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(741): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 741
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(742): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 742
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(743): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 743
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(744): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 744
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(745): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 745
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(746): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 746
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(747): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 747
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(748): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 748
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(749): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 749
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(750): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 750
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(751): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 751
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(752): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 752
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(753): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 753
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(754): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 754
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(755): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 755
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(756): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 756
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(757): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 757
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(758): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 758
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(759): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 759
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(760): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 760
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(761): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 761
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(762): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 762
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(763): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 763
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(764): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 764
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(765): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 765
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(766): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 766
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(767): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 767
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(768): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 768
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(769): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 769
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(770): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 770
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(771): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 771
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(772): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 772
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(773): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 773
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(774): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 774
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(775): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 775
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(776): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 776
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(777): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 777
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(778): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 778
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(779): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 779
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(780): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 780
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(781): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 781
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(782): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 782
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(783): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 783
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(784): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 784
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(785): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 785
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(786): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 786
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(787): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 787
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(788): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 788
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(789): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 789
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(790): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 790
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(791): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 791
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(792): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 792
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(793): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 793
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(794): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 794
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(795): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 795
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(796): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 796
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(797): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 797
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(798): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 798
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(799): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 799
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(800): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 800
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(801): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 801
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(802): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 802
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(803): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 803
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(804): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 804
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(805): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 805
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(806): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 806
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(807): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 807
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(808): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 808
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(809): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 809
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(810): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 810
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(811): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 811
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(812): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 812
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(813): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 813
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(814): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 814
Warning (10230): Verilog HDL assignment warning at ram_input_contents_sample_8.txt(815): truncated value with size 4 to match size of target (1) File: I:/WIN/Desktop/ece551 project/ram_input_contents_sample_8.txt Line: 815
Info (12128): Elaborating entity "snn_core" for hierarchy "snn_core:comb_13" File: I:/WIN/Desktop/ece551 project/snn.sv Line: 55
Warning (10230): Verilog HDL assignment warning at snn_core.sv(120): truncated value with size 32 to match size of target (10) File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 120
Warning (10230): Verilog HDL assignment warning at snn_core.sv(123): truncated value with size 32 to match size of target (1) File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 123
Warning (10230): Verilog HDL assignment warning at snn_core.sv(176): truncated value with size 32 to match size of target (6) File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 176
Warning (10230): Verilog HDL assignment warning at snn_core.sv(180): truncated value with size 32 to match size of target (1) File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 180
Warning (10230): Verilog HDL assignment warning at snn_core.sv(181): truncated value with size 32 to match size of target (1) File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 181
Warning (10230): Verilog HDL assignment warning at snn_core.sv(193): truncated value with size 32 to match size of target (4) File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 193
Warning (10230): Verilog HDL assignment warning at snn_core.sv(197): truncated value with size 32 to match size of target (1) File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 197
Warning (10230): Verilog HDL assignment warning at snn_core.sv(198): truncated value with size 32 to match size of target (1) File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 198
Info (10264): Verilog HDL Case Statement information at snn_core.sv(221): all case item expressions in this case statement are onehot File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 221
Warning (10230): Verilog HDL assignment warning at snn_core.sv(347): truncated value with size 32 to match size of target (4) File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 347
Info (12128): Elaborating entity "rom_hidden_weight" for hierarchy "snn_core:comb_13|rom_hidden_weight:RHW1" File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 34
Warning (10850): Verilog HDL warning at rom_hidden_weight.sv(10): number of words (25088) in memory file does not match the number of elements in the address range [0:32767] File: I:/WIN/Desktop/ece551 project/rom_hidden_weight.sv Line: 10
Warning (10030): Net "rom.data_a" at rom_hidden_weight.sv(7) has no driver or initial value, using a default initial value '0' File: I:/WIN/Desktop/ece551 project/rom_hidden_weight.sv Line: 7
Warning (10030): Net "rom.waddr_a" at rom_hidden_weight.sv(7) has no driver or initial value, using a default initial value '0' File: I:/WIN/Desktop/ece551 project/rom_hidden_weight.sv Line: 7
Warning (10030): Net "rom.we_a" at rom_hidden_weight.sv(7) has no driver or initial value, using a default initial value '0' File: I:/WIN/Desktop/ece551 project/rom_hidden_weight.sv Line: 7
Info (12128): Elaborating entity "rom_output_weight" for hierarchy "snn_core:comb_13|rom_output_weight:ROW1" File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 35
Warning (10850): Verilog HDL warning at rom_output_weight.sv(10): number of words (320) in memory file does not match the number of elements in the address range [0:511] File: I:/WIN/Desktop/ece551 project/rom_output_weight.sv Line: 10
Warning (10030): Net "rom.data_a" at rom_output_weight.sv(7) has no driver or initial value, using a default initial value '0' File: I:/WIN/Desktop/ece551 project/rom_output_weight.sv Line: 7
Warning (10030): Net "rom.waddr_a" at rom_output_weight.sv(7) has no driver or initial value, using a default initial value '0' File: I:/WIN/Desktop/ece551 project/rom_output_weight.sv Line: 7
Warning (10030): Net "rom.we_a" at rom_output_weight.sv(7) has no driver or initial value, using a default initial value '0' File: I:/WIN/Desktop/ece551 project/rom_output_weight.sv Line: 7
Info (12128): Elaborating entity "rom_act_func_lut" for hierarchy "snn_core:comb_13|rom_act_func_lut:RAF1" File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 36
Warning (10030): Net "rom.data_a" at rom_act_func_lut.sv(7) has no driver or initial value, using a default initial value '0' File: I:/WIN/Desktop/ece551 project/rom_act_func_lut.sv Line: 7
Warning (10030): Net "rom.waddr_a" at rom_act_func_lut.sv(7) has no driver or initial value, using a default initial value '0' File: I:/WIN/Desktop/ece551 project/rom_act_func_lut.sv Line: 7
Warning (10030): Net "rom.we_a" at rom_act_func_lut.sv(7) has no driver or initial value, using a default initial value '0' File: I:/WIN/Desktop/ece551 project/rom_act_func_lut.sv Line: 7
Info (12128): Elaborating entity "ram_hidden_unit" for hierarchy "snn_core:comb_13|ram_hidden_unit:RHU1" File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 37
Info (12128): Elaborating entity "ram_output_unit" for hierarchy "snn_core:comb_13|ram_output_unit:ROU1" File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 38
Warning (10850): Verilog HDL warning at ram_output_unit.sv(13): number of words (10) in memory file does not match the number of elements in the address range [0:15] File: I:/WIN/Desktop/ece551 project/ram_output_unit.sv Line: 13
Info (12128): Elaborating entity "mac" for hierarchy "snn_core:comb_13|mac:mac1" File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 39
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uart_tx1" File: I:/WIN/Desktop/ece551 project/snn.sv Line: 56
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(22): truncated value with size 32 to match size of target (12) File: I:/WIN/Desktop/ece551 project/uart_tx.sv Line: 22
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(25): truncated value with size 32 to match size of target (1) File: I:/WIN/Desktop/ece551 project/uart_tx.sv Line: 25
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(38): truncated value with size 32 to match size of target (4) File: I:/WIN/Desktop/ece551 project/uart_tx.sv Line: 38
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(43): truncated value with size 32 to match size of target (1) File: I:/WIN/Desktop/ece551 project/uart_tx.sv Line: 43
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/WIN/Desktop/ece551 project/db/snn.ram0_ram_output_unit_dfe35406.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/WIN/Desktop/ece551 project/db/snn.ram0_ram_input_unit_8df0089b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "snn_core:comb_13|ram_output_unit:ROU1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/snn.ram0_ram_output_unit_dfe35406.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "snn_core:comb_13|rom_act_func_lut:RAF1|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/snn.ram0_rom_act_func_lut_955df5d5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "snn_core:comb_13|ram_hidden_unit:RHU1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/snn.ram0_ram_hidden_unit_ae6122d5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "snn_core:comb_13|rom_hidden_weight:RHW1|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/snn.ram0_rom_hidden_weight_fd503096.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "snn_core:comb_13|rom_output_weight:ROW1|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/snn.ram0_rom_output_weight_b9010bb2.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "snn_core:comb_13|mac:mac1|Mult0" File: I:/WIN/Desktop/ece551 project/mac.sv Line: 13
Info (12130): Elaborated megafunction instantiation "snn_core:comb_13|ram_output_unit:ROU1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "snn_core:comb_13|ram_output_unit:ROU1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/snn.ram0_ram_output_unit_dfe35406.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3j91.tdf
    Info (12023): Found entity 1: altsyncram_3j91 File: I:/WIN/Desktop/ece551 project/db/altsyncram_3j91.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "snn_core:comb_13|rom_act_func_lut:RAF1|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "snn_core:comb_13|rom_act_func_lut:RAF1|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/snn.ram0_rom_act_func_lut_955df5d5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9m71.tdf
    Info (12023): Found entity 1: altsyncram_9m71 File: I:/WIN/Desktop/ece551 project/db/altsyncram_9m71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "snn_core:comb_13|ram_hidden_unit:RHU1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "snn_core:comb_13|ram_hidden_unit:RHU1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/snn.ram0_ram_hidden_unit_ae6122d5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mg91.tdf
    Info (12023): Found entity 1: altsyncram_mg91 File: I:/WIN/Desktop/ece551 project/db/altsyncram_mg91.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "snn_core:comb_13|rom_hidden_weight:RHW1|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "snn_core:comb_13|rom_hidden_weight:RHW1|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/snn.ram0_rom_hidden_weight_fd503096.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bp71.tdf
    Info (12023): Found entity 1: altsyncram_bp71 File: I:/WIN/Desktop/ece551 project/db/altsyncram_bp71.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9ca.tdf
    Info (12023): Found entity 1: decode_9ca File: I:/WIN/Desktop/ece551 project/db/decode_9ca.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0rb.tdf
    Info (12023): Found entity 1: mux_0rb File: I:/WIN/Desktop/ece551 project/db/mux_0rb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "snn_core:comb_13|rom_output_weight:ROW1|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "snn_core:comb_13|rom_output_weight:ROW1|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/snn.ram0_rom_output_weight_b9010bb2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_in71.tdf
    Info (12023): Found entity 1: altsyncram_in71 File: I:/WIN/Desktop/ece551 project/db/altsyncram_in71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "snn_core:comb_13|mac:mac1|lpm_mult:Mult0" File: I:/WIN/Desktop/ece551 project/mac.sv Line: 13
Info (12133): Instantiated megafunction "snn_core:comb_13|mac:mac1|lpm_mult:Mult0" with the following parameter: File: I:/WIN/Desktop/ece551 project/mac.sv Line: 13
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_17t.tdf
    Info (12023): Found entity 1: mult_17t File: I:/WIN/Desktop/ece551 project/db/mult_17t.tdf Line: 29
Info (270001): Converted 1 DSP block slices
    Info (270002): Used 1 DSP blocks before DSP block balancing
        Info (270003): Used 1 DSP block slices in "Simple Multiplier (9-bit)" mode implemented in approximately 1 DSP blocks
    Info (270013): Converted the following 1 DSP block slices to logic elements
        Info (270006): DSP block slice in "Simple Multiplier (9-bit)" mode with output node "snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|mac_out2" File: I:/WIN/Desktop/ece551 project/db/mult_17t.tdf Line: 45
            Info (270004): DSP block output node "snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|mac_out2" File: I:/WIN/Desktop/ece551 project/db/mult_17t.tdf Line: 45
            Info (270005): DSP block multiplier node "snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|mac_mult1" File: I:/WIN/Desktop/ece551 project/db/mult_17t.tdf Line: 36
    Info (270002): Used 0 DSP blocks after DSP block balancing
Info (12130): Elaborated megafunction instantiation "snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|alt_mac_mult:mac_mult1" File: I:/WIN/Desktop/ece551 project/db/mult_17t.tdf Line: 36
Info (12133): Instantiated megafunction "snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|alt_mac_mult:mac_mult1" with the following parameter: File: I:/WIN/Desktop/ece551 project/db/mult_17t.tdf Line: 36
    Info (12134): Parameter "MULT_REPRESENTATION_A" = "SIGNED"
    Info (12134): Parameter "MULT_REPRESENTATION_B" = "SIGNED"
    Info (12134): Parameter "MULT_PIPELINE" = "0"
    Info (12134): Parameter "MULT_CLOCK" = "NONE"
    Info (12134): Parameter "MULT_CLEAR" = "NONE"
    Info (12134): Parameter "MULT_INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MULT_INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "dataa_width" = "8"
    Info (12134): Parameter "datab_width" = "8"
    Info (12134): Parameter "output_width" = "16"
    Info (12134): Parameter "dataa_clock" = "NONE"
    Info (12134): Parameter "datab_clock" = "NONE"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "dataa_clear" = "NONE"
    Info (12134): Parameter "datab_clear" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_mult_jah1.tdf
    Info (12023): Found entity 1: mac_mult_jah1 File: I:/WIN/Desktop/ece551 project/db/mac_mult_jah1.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_dho.tdf
    Info (12023): Found entity 1: mult_dho File: I:/WIN/Desktop/ece551 project/db/mult_dho.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|alt_mac_out:mac_out2" File: I:/WIN/Desktop/ece551 project/db/mult_17t.tdf Line: 45
Info (12133): Instantiated megafunction "snn_core:comb_13|mac:mac1|lpm_mult:Mult0|mult_17t:auto_generated|alt_mac_out:mac_out2" with the following parameter: File: I:/WIN/Desktop/ece551 project/db/mult_17t.tdf Line: 45
    Info (12134): Parameter "OPERATION_MODE" = "OUTPUT_ONLY"
    Info (12134): Parameter "dataa_width" = "16"
    Info (12134): Parameter "datab_width" = "0"
    Info (12134): Parameter "datac_width" = "0"
    Info (12134): Parameter "datad_width" = "0"
    Info (12134): Parameter "output_width" = "16"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "addnsub0_clock" = "NONE"
    Info (12134): Parameter "addnsub1_clock" = "NONE"
    Info (12134): Parameter "zeroacc_clock" = "NONE"
    Info (12134): Parameter "first_adder0_clock" = "NONE"
    Info (12134): Parameter "first_adder1_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "addnsub0_clear" = "NONE"
    Info (12134): Parameter "addnsub1_clear" = "NONE"
    Info (12134): Parameter "zeroacc_clear" = "NONE"
    Info (12134): Parameter "first_adder0_clear" = "NONE"
    Info (12134): Parameter "first_adder1_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
    Info (12134): Parameter "signa_pipeline_clock" = "NONE"
    Info (12134): Parameter "signb_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clock" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clock" = "NONE"
    Info (12134): Parameter "signa_pipeline_clear" = "NONE"
    Info (12134): Parameter "signb_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clear" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_out_ov82.tdf
    Info (12023): Found entity 1: mac_out_ov82 File: I:/WIN/Desktop/ece551 project/db/mac_out_ov82.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 116 buffer(s)
    Info (13016): Ignored 6 CARRY_SUM buffer(s)
    Info (13019): Ignored 110 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[4]" is stuck at GND File: I:/WIN/Desktop/ece551 project/snn.sv Line: 71
    Warning (13410): Pin "led[5]" is stuck at GND File: I:/WIN/Desktop/ece551 project/snn.sv Line: 71
    Warning (13410): Pin "led[6]" is stuck at GND File: I:/WIN/Desktop/ece551 project/snn.sv Line: 71
    Warning (13410): Pin "led[7]" is stuck at GND File: I:/WIN/Desktop/ece551 project/snn.sv Line: 71
    Warning (13410): Pin "uart_tx" is stuck at VCC File: I:/WIN/Desktop/ece551 project/snn.sv Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17049): 65 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/WIN/Desktop/ece551 project/output_files/snn.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "uart_rx" File: I:/WIN/Desktop/ece551 project/snn.sv Line: 7
Info (21057): Implemented 376 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 300 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 841 warnings
    Info: Peak virtual memory: 939 megabytes
    Info: Processing ended: Tue May 01 21:53:51 2018
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/WIN/Desktop/ece551 project/output_files/snn.map.smsg.


