
hello_world.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  0800477c  0800477c  0001477c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004860  08004860  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004860  08004860  00014860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004868  08004868  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004868  08004868  00014868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800486c  0800486c  0001486c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004870  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00012ee0  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20012f50  20012f50  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000c97d  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002222  00000000  00000000  0002ca60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d68  00000000  00000000  0002ec88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000a5a  00000000  00000000  0002f9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023575  00000000  00000000  0003044a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000f30f  00000000  00000000  000539bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d8417  00000000  00000000  00062cce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003eac  00000000  00000000  0013b0e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000055  00000000  00000000  0013ef94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004764 	.word	0x08004764

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004764 	.word	0x08004764

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b08a      	sub	sp, #40	; 0x28
 8000570:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	printf("Hi lmi World! -> is PreemptionEnabled? %d \r\n", configUSE_PREEMPTION);
 8000572:	2101      	movs	r1, #1
 8000574:	482c      	ldr	r0, [pc, #176]	; (8000628 <main+0xbc>)
 8000576:	f003 fa79 	bl	8003a6c <iprintf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057a:	f000 fc0f 	bl	8000d9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057e:	f000 f867 	bl	8000650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000582:	f000 f8cf 	bl	8000724 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */


  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 8000586:	f107 030c 	add.w	r3, r7, #12
 800058a:	9301      	str	r3, [sp, #4]
 800058c:	2302      	movs	r3, #2
 800058e:	9300      	str	r3, [sp, #0]
 8000590:	4b26      	ldr	r3, [pc, #152]	; (800062c <main+0xc0>)
 8000592:	22c8      	movs	r2, #200	; 0xc8
 8000594:	4926      	ldr	r1, [pc, #152]	; (8000630 <main+0xc4>)
 8000596:	4827      	ldr	r0, [pc, #156]	; (8000634 <main+0xc8>)
 8000598:	f001 ff24 	bl	80023e4 <xTaskCreate>
 800059c:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 800059e:	69fb      	ldr	r3, [r7, #28]
 80005a0:	2b01      	cmp	r3, #1
 80005a2:	d00a      	beq.n	80005ba <main+0x4e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80005a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005a8:	f383 8811 	msr	BASEPRI, r3
 80005ac:	f3bf 8f6f 	isb	sy
 80005b0:	f3bf 8f4f 	dsb	sy
 80005b4:	61bb      	str	r3, [r7, #24]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80005b6:	bf00      	nop
 80005b8:	e7fe      	b.n	80005b8 <main+0x4c>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 80005ba:	f107 0308 	add.w	r3, r7, #8
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	2302      	movs	r3, #2
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	4b1c      	ldr	r3, [pc, #112]	; (8000638 <main+0xcc>)
 80005c6:	22c8      	movs	r2, #200	; 0xc8
 80005c8:	491c      	ldr	r1, [pc, #112]	; (800063c <main+0xd0>)
 80005ca:	481d      	ldr	r0, [pc, #116]	; (8000640 <main+0xd4>)
 80005cc:	f001 ff0a 	bl	80023e4 <xTaskCreate>
 80005d0:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 80005d2:	69fb      	ldr	r3, [r7, #28]
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d00a      	beq.n	80005ee <main+0x82>
    __asm volatile
 80005d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005dc:	f383 8811 	msr	BASEPRI, r3
 80005e0:	f3bf 8f6f 	isb	sy
 80005e4:	f3bf 8f4f 	dsb	sy
 80005e8:	617b      	str	r3, [r7, #20]
}
 80005ea:	bf00      	nop
 80005ec:	e7fe      	b.n	80005ec <main+0x80>

  status = xTaskCreate(task3_handler, "Task-3", 200, "Hello world from Task-3", 2, &task3_handle);
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	9301      	str	r3, [sp, #4]
 80005f2:	2302      	movs	r3, #2
 80005f4:	9300      	str	r3, [sp, #0]
 80005f6:	4b13      	ldr	r3, [pc, #76]	; (8000644 <main+0xd8>)
 80005f8:	22c8      	movs	r2, #200	; 0xc8
 80005fa:	4913      	ldr	r1, [pc, #76]	; (8000648 <main+0xdc>)
 80005fc:	4813      	ldr	r0, [pc, #76]	; (800064c <main+0xe0>)
 80005fe:	f001 fef1 	bl	80023e4 <xTaskCreate>
 8000602:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 8000604:	69fb      	ldr	r3, [r7, #28]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d00a      	beq.n	8000620 <main+0xb4>
    __asm volatile
 800060a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800060e:	f383 8811 	msr	BASEPRI, r3
 8000612:	f3bf 8f6f 	isb	sy
 8000616:	f3bf 8f4f 	dsb	sy
 800061a:	613b      	str	r3, [r7, #16]
}
 800061c:	bf00      	nop
 800061e:	e7fe      	b.n	800061e <main+0xb2>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 8000620:	f002 f8a8 	bl	8002774 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000624:	e7fe      	b.n	8000624 <main+0xb8>
 8000626:	bf00      	nop
 8000628:	0800477c 	.word	0x0800477c
 800062c:	080047ac 	.word	0x080047ac
 8000630:	080047c4 	.word	0x080047c4
 8000634:	080009e1 	.word	0x080009e1
 8000638:	080047cc 	.word	0x080047cc
 800063c:	080047e4 	.word	0x080047e4
 8000640:	08000a01 	.word	0x08000a01
 8000644:	080047ec 	.word	0x080047ec
 8000648:	08004804 	.word	0x08004804
 800064c:	08000a21 	.word	0x08000a21

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b094      	sub	sp, #80	; 0x50
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 0320 	add.w	r3, r7, #32
 800065a:	2230      	movs	r2, #48	; 0x30
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f003 fa59 	bl	8003b16 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	f107 030c 	add.w	r3, r7, #12
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000674:	2300      	movs	r3, #0
 8000676:	60bb      	str	r3, [r7, #8]
 8000678:	4b28      	ldr	r3, [pc, #160]	; (800071c <SystemClock_Config+0xcc>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067c:	4a27      	ldr	r2, [pc, #156]	; (800071c <SystemClock_Config+0xcc>)
 800067e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000682:	6413      	str	r3, [r2, #64]	; 0x40
 8000684:	4b25      	ldr	r3, [pc, #148]	; (800071c <SystemClock_Config+0xcc>)
 8000686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000688:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000690:	2300      	movs	r3, #0
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	4b22      	ldr	r3, [pc, #136]	; (8000720 <SystemClock_Config+0xd0>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a21      	ldr	r2, [pc, #132]	; (8000720 <SystemClock_Config+0xd0>)
 800069a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800069e:	6013      	str	r3, [r2, #0]
 80006a0:	4b1f      	ldr	r3, [pc, #124]	; (8000720 <SystemClock_Config+0xd0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ac:	2302      	movs	r3, #2
 80006ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b0:	2301      	movs	r3, #1
 80006b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b4:	2310      	movs	r3, #16
 80006b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b8:	2302      	movs	r3, #2
 80006ba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006bc:	2300      	movs	r3, #0
 80006be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006c0:	2308      	movs	r3, #8
 80006c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80006c4:	2332      	movs	r3, #50	; 0x32
 80006c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006c8:	2304      	movs	r3, #4
 80006ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006cc:	2307      	movs	r3, #7
 80006ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	f107 0320 	add.w	r3, r7, #32
 80006d4:	4618      	mov	r0, r3
 80006d6:	f000 fe55 	bl	8001384 <HAL_RCC_OscConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006e0:	f000 f9c0 	bl	8000a64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	230f      	movs	r3, #15
 80006e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e8:	2302      	movs	r3, #2
 80006ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006f0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006fc:	f107 030c 	add.w	r3, r7, #12
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f001 f8b6 	bl	8001874 <HAL_RCC_ClockConfig>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800070e:	f000 f9a9 	bl	8000a64 <Error_Handler>
  }
}
 8000712:	bf00      	nop
 8000714:	3750      	adds	r7, #80	; 0x50
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40023800 	.word	0x40023800
 8000720:	40007000 	.word	0x40007000

08000724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b08c      	sub	sp, #48	; 0x30
 8000728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072a:	f107 031c 	add.w	r3, r7, #28
 800072e:	2200      	movs	r2, #0
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	605a      	str	r2, [r3, #4]
 8000734:	609a      	str	r2, [r3, #8]
 8000736:	60da      	str	r2, [r3, #12]
 8000738:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	61bb      	str	r3, [r7, #24]
 800073e:	4ba2      	ldr	r3, [pc, #648]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4aa1      	ldr	r2, [pc, #644]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 8000744:	f043 0310 	orr.w	r3, r3, #16
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b9f      	ldr	r3, [pc, #636]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0310 	and.w	r3, r3, #16
 8000752:	61bb      	str	r3, [r7, #24]
 8000754:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	617b      	str	r3, [r7, #20]
 800075a:	4b9b      	ldr	r3, [pc, #620]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	4a9a      	ldr	r2, [pc, #616]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 8000760:	f043 0304 	orr.w	r3, r3, #4
 8000764:	6313      	str	r3, [r2, #48]	; 0x30
 8000766:	4b98      	ldr	r3, [pc, #608]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	f003 0304 	and.w	r3, r3, #4
 800076e:	617b      	str	r3, [r7, #20]
 8000770:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	613b      	str	r3, [r7, #16]
 8000776:	4b94      	ldr	r3, [pc, #592]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	4a93      	ldr	r2, [pc, #588]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 800077c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000780:	6313      	str	r3, [r2, #48]	; 0x30
 8000782:	4b91      	ldr	r3, [pc, #580]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800078a:	613b      	str	r3, [r7, #16]
 800078c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	4b8d      	ldr	r3, [pc, #564]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	4a8c      	ldr	r2, [pc, #560]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	6313      	str	r3, [r2, #48]	; 0x30
 800079e:	4b8a      	ldr	r3, [pc, #552]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	f003 0301 	and.w	r3, r3, #1
 80007a6:	60fb      	str	r3, [r7, #12]
 80007a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	60bb      	str	r3, [r7, #8]
 80007ae:	4b86      	ldr	r3, [pc, #536]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	4a85      	ldr	r2, [pc, #532]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 80007b4:	f043 0302 	orr.w	r3, r3, #2
 80007b8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ba:	4b83      	ldr	r3, [pc, #524]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	f003 0302 	and.w	r3, r3, #2
 80007c2:	60bb      	str	r3, [r7, #8]
 80007c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	4b7f      	ldr	r3, [pc, #508]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	4a7e      	ldr	r2, [pc, #504]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 80007d0:	f043 0308 	orr.w	r3, r3, #8
 80007d4:	6313      	str	r3, [r2, #48]	; 0x30
 80007d6:	4b7c      	ldr	r3, [pc, #496]	; (80009c8 <MX_GPIO_Init+0x2a4>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	f003 0308 	and.w	r3, r3, #8
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2108      	movs	r1, #8
 80007e6:	4879      	ldr	r0, [pc, #484]	; (80009cc <MX_GPIO_Init+0x2a8>)
 80007e8:	f000 fd98 	bl	800131c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007ec:	2201      	movs	r2, #1
 80007ee:	2101      	movs	r1, #1
 80007f0:	4877      	ldr	r0, [pc, #476]	; (80009d0 <MX_GPIO_Init+0x2ac>)
 80007f2:	f000 fd93 	bl	800131c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007f6:	2200      	movs	r2, #0
 80007f8:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007fc:	4875      	ldr	r0, [pc, #468]	; (80009d4 <MX_GPIO_Init+0x2b0>)
 80007fe:	f000 fd8d 	bl	800131c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000802:	2308      	movs	r3, #8
 8000804:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000806:	2301      	movs	r3, #1
 8000808:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	2300      	movs	r3, #0
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080e:	2300      	movs	r3, #0
 8000810:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000812:	f107 031c 	add.w	r3, r7, #28
 8000816:	4619      	mov	r1, r3
 8000818:	486c      	ldr	r0, [pc, #432]	; (80009cc <MX_GPIO_Init+0x2a8>)
 800081a:	f000 fbe3 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800081e:	2301      	movs	r3, #1
 8000820:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000822:	2301      	movs	r3, #1
 8000824:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	2300      	movs	r3, #0
 8000828:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082a:	2300      	movs	r3, #0
 800082c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800082e:	f107 031c 	add.w	r3, r7, #28
 8000832:	4619      	mov	r1, r3
 8000834:	4866      	ldr	r0, [pc, #408]	; (80009d0 <MX_GPIO_Init+0x2ac>)
 8000836:	f000 fbd5 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800083a:	2308      	movs	r3, #8
 800083c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083e:	2302      	movs	r3, #2
 8000840:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000846:	2300      	movs	r3, #0
 8000848:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800084a:	2305      	movs	r3, #5
 800084c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800084e:	f107 031c 	add.w	r3, r7, #28
 8000852:	4619      	mov	r1, r3
 8000854:	485e      	ldr	r0, [pc, #376]	; (80009d0 <MX_GPIO_Init+0x2ac>)
 8000856:	f000 fbc5 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800085a:	2301      	movs	r3, #1
 800085c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800085e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000862:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000864:	2300      	movs	r3, #0
 8000866:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000868:	f107 031c 	add.w	r3, r7, #28
 800086c:	4619      	mov	r1, r3
 800086e:	485a      	ldr	r0, [pc, #360]	; (80009d8 <MX_GPIO_Init+0x2b4>)
 8000870:	f000 fbb8 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000874:	2310      	movs	r3, #16
 8000876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000878:	2302      	movs	r3, #2
 800087a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	2300      	movs	r3, #0
 8000882:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000884:	2306      	movs	r3, #6
 8000886:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000888:	f107 031c 	add.w	r3, r7, #28
 800088c:	4619      	mov	r1, r3
 800088e:	4852      	ldr	r0, [pc, #328]	; (80009d8 <MX_GPIO_Init+0x2b4>)
 8000890:	f000 fba8 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000894:	23e0      	movs	r3, #224	; 0xe0
 8000896:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000898:	2302      	movs	r3, #2
 800089a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089c:	2300      	movs	r3, #0
 800089e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a0:	2300      	movs	r3, #0
 80008a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80008a4:	2305      	movs	r3, #5
 80008a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a8:	f107 031c 	add.w	r3, r7, #28
 80008ac:	4619      	mov	r1, r3
 80008ae:	484a      	ldr	r0, [pc, #296]	; (80009d8 <MX_GPIO_Init+0x2b4>)
 80008b0:	f000 fb98 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008b4:	2304      	movs	r3, #4
 80008b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008b8:	2300      	movs	r3, #0
 80008ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008c0:	f107 031c 	add.w	r3, r7, #28
 80008c4:	4619      	mov	r1, r3
 80008c6:	4845      	ldr	r0, [pc, #276]	; (80009dc <MX_GPIO_Init+0x2b8>)
 80008c8:	f000 fb8c 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d2:	2302      	movs	r3, #2
 80008d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d6:	2300      	movs	r3, #0
 80008d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008da:	2300      	movs	r3, #0
 80008dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008de:	2305      	movs	r3, #5
 80008e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008e2:	f107 031c 	add.w	r3, r7, #28
 80008e6:	4619      	mov	r1, r3
 80008e8:	483c      	ldr	r0, [pc, #240]	; (80009dc <MX_GPIO_Init+0x2b8>)
 80008ea:	f000 fb7b 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008ee:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008f2:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f4:	2301      	movs	r3, #1
 80008f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fc:	2300      	movs	r3, #0
 80008fe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000900:	f107 031c 	add.w	r3, r7, #28
 8000904:	4619      	mov	r1, r3
 8000906:	4833      	ldr	r0, [pc, #204]	; (80009d4 <MX_GPIO_Init+0x2b0>)
 8000908:	f000 fb6c 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800090c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000912:	2302      	movs	r3, #2
 8000914:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000916:	2300      	movs	r3, #0
 8000918:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091a:	2300      	movs	r3, #0
 800091c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800091e:	2306      	movs	r3, #6
 8000920:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000922:	f107 031c 	add.w	r3, r7, #28
 8000926:	4619      	mov	r1, r3
 8000928:	4829      	ldr	r0, [pc, #164]	; (80009d0 <MX_GPIO_Init+0x2ac>)
 800092a:	f000 fb5b 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800092e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000934:	2300      	movs	r3, #0
 8000936:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800093c:	f107 031c 	add.w	r3, r7, #28
 8000940:	4619      	mov	r1, r3
 8000942:	4825      	ldr	r0, [pc, #148]	; (80009d8 <MX_GPIO_Init+0x2b4>)
 8000944:	f000 fb4e 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000948:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800094c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094e:	2302      	movs	r3, #2
 8000950:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000956:	2300      	movs	r3, #0
 8000958:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800095a:	230a      	movs	r3, #10
 800095c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095e:	f107 031c 	add.w	r3, r7, #28
 8000962:	4619      	mov	r1, r3
 8000964:	481c      	ldr	r0, [pc, #112]	; (80009d8 <MX_GPIO_Init+0x2b4>)
 8000966:	f000 fb3d 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800096a:	2320      	movs	r3, #32
 800096c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800096e:	2300      	movs	r3, #0
 8000970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000976:	f107 031c 	add.w	r3, r7, #28
 800097a:	4619      	mov	r1, r3
 800097c:	4815      	ldr	r0, [pc, #84]	; (80009d4 <MX_GPIO_Init+0x2b0>)
 800097e:	f000 fb31 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000982:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000986:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000988:	2312      	movs	r3, #18
 800098a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000990:	2300      	movs	r3, #0
 8000992:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000994:	2304      	movs	r3, #4
 8000996:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000998:	f107 031c 	add.w	r3, r7, #28
 800099c:	4619      	mov	r1, r3
 800099e:	480f      	ldr	r0, [pc, #60]	; (80009dc <MX_GPIO_Init+0x2b8>)
 80009a0:	f000 fb20 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009a4:	2302      	movs	r3, #2
 80009a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009a8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009b2:	f107 031c 	add.w	r3, r7, #28
 80009b6:	4619      	mov	r1, r3
 80009b8:	4804      	ldr	r0, [pc, #16]	; (80009cc <MX_GPIO_Init+0x2a8>)
 80009ba:	f000 fb13 	bl	8000fe4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009be:	bf00      	nop
 80009c0:	3730      	adds	r7, #48	; 0x30
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40023800 	.word	0x40023800
 80009cc:	40021000 	.word	0x40021000
 80009d0:	40020800 	.word	0x40020800
 80009d4:	40020c00 	.word	0x40020c00
 80009d8:	40020000 	.word	0x40020000
 80009dc:	40020400 	.word	0x40020400

080009e0 <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void* parameters)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b09c      	sub	sp, #112	; 0x70
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]

	char msg[100];

	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
 80009e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009ec:	4803      	ldr	r0, [pc, #12]	; (80009fc <task1_handler+0x1c>)
 80009ee:	f000 fcae 	bl	800134e <HAL_GPIO_TogglePin>
//		HAL_Delay(2000);
		vTaskDelay(pdMS_TO_TICKS(1000));
 80009f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009f6:	f001 fe3f 	bl	8002678 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
 80009fa:	e7f5      	b.n	80009e8 <task1_handler+0x8>
 80009fc:	40020c00 	.word	0x40020c00

08000a00 <task2_handler>:

}


static void task2_handler(void* parameters)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b09c      	sub	sp, #112	; 0x70
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD, LD5_Pin);
 8000a08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a0c:	4803      	ldr	r0, [pc, #12]	; (8000a1c <task2_handler+0x1c>)
 8000a0e:	f000 fc9e 	bl	800134e <HAL_GPIO_TogglePin>
		// HAL_Delay(3000);
		vTaskDelay(pdMS_TO_TICKS(2000));
 8000a12:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000a16:	f001 fe2f 	bl	8002678 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, LD5_Pin);
 8000a1a:	e7f5      	b.n	8000a08 <task2_handler+0x8>
 8000a1c:	40020c00 	.word	0x40020c00

08000a20 <task3_handler>:
	}

}

static void task3_handler(void* parameters)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b09c      	sub	sp, #112	; 0x70
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8000a28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a2c:	4803      	ldr	r0, [pc, #12]	; (8000a3c <task3_handler+0x1c>)
 8000a2e:	f000 fc8e 	bl	800134e <HAL_GPIO_TogglePin>
		// HAL_Delay(1000);
		vTaskDelay(pdMS_TO_TICKS(3000));
 8000a32:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000a36:	f001 fe1f 	bl	8002678 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8000a3a:	e7f5      	b.n	8000a28 <task3_handler+0x8>
 8000a3c:	40020c00 	.word	0x40020c00

08000a40 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a04      	ldr	r2, [pc, #16]	; (8000a60 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d101      	bne.n	8000a56 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a52:	f000 f9c5 	bl	8000de0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a56:	bf00      	nop
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40001000 	.word	0x40001000

08000a64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a68:	b672      	cpsid	i
}
 8000a6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a6c:	e7fe      	b.n	8000a6c <Error_Handler+0x8>
	...

08000a70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	607b      	str	r3, [r7, #4]
 8000a7a:	4b10      	ldr	r3, [pc, #64]	; (8000abc <HAL_MspInit+0x4c>)
 8000a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a7e:	4a0f      	ldr	r2, [pc, #60]	; (8000abc <HAL_MspInit+0x4c>)
 8000a80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a84:	6453      	str	r3, [r2, #68]	; 0x44
 8000a86:	4b0d      	ldr	r3, [pc, #52]	; (8000abc <HAL_MspInit+0x4c>)
 8000a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a8e:	607b      	str	r3, [r7, #4]
 8000a90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	603b      	str	r3, [r7, #0]
 8000a96:	4b09      	ldr	r3, [pc, #36]	; (8000abc <HAL_MspInit+0x4c>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9a:	4a08      	ldr	r2, [pc, #32]	; (8000abc <HAL_MspInit+0x4c>)
 8000a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8000aa2:	4b06      	ldr	r3, [pc, #24]	; (8000abc <HAL_MspInit+0x4c>)
 8000aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aaa:	603b      	str	r3, [r7, #0]
 8000aac:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MspInit 1 */
//  vInitPrioGroupValue();

  /* USER CODE END MspInit 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	40023800 	.word	0x40023800

08000ac0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08e      	sub	sp, #56	; 0x38
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000acc:	2300      	movs	r3, #0
 8000ace:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	4b33      	ldr	r3, [pc, #204]	; (8000ba4 <HAL_InitTick+0xe4>)
 8000ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad8:	4a32      	ldr	r2, [pc, #200]	; (8000ba4 <HAL_InitTick+0xe4>)
 8000ada:	f043 0310 	orr.w	r3, r3, #16
 8000ade:	6413      	str	r3, [r2, #64]	; 0x40
 8000ae0:	4b30      	ldr	r3, [pc, #192]	; (8000ba4 <HAL_InitTick+0xe4>)
 8000ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae4:	f003 0310 	and.w	r3, r3, #16
 8000ae8:	60fb      	str	r3, [r7, #12]
 8000aea:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000aec:	f107 0210 	add.w	r2, r7, #16
 8000af0:	f107 0314 	add.w	r3, r7, #20
 8000af4:	4611      	mov	r1, r2
 8000af6:	4618      	mov	r0, r3
 8000af8:	f001 f8c8 	bl	8001c8c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000afc:	6a3b      	ldr	r3, [r7, #32]
 8000afe:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d103      	bne.n	8000b0e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b06:	f001 f8ad 	bl	8001c64 <HAL_RCC_GetPCLK1Freq>
 8000b0a:	6378      	str	r0, [r7, #52]	; 0x34
 8000b0c:	e004      	b.n	8000b18 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b0e:	f001 f8a9 	bl	8001c64 <HAL_RCC_GetPCLK1Freq>
 8000b12:	4603      	mov	r3, r0
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b1a:	4a23      	ldr	r2, [pc, #140]	; (8000ba8 <HAL_InitTick+0xe8>)
 8000b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b20:	0c9b      	lsrs	r3, r3, #18
 8000b22:	3b01      	subs	r3, #1
 8000b24:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b26:	4b21      	ldr	r3, [pc, #132]	; (8000bac <HAL_InitTick+0xec>)
 8000b28:	4a21      	ldr	r2, [pc, #132]	; (8000bb0 <HAL_InitTick+0xf0>)
 8000b2a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b2c:	4b1f      	ldr	r3, [pc, #124]	; (8000bac <HAL_InitTick+0xec>)
 8000b2e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b32:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b34:	4a1d      	ldr	r2, [pc, #116]	; (8000bac <HAL_InitTick+0xec>)
 8000b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b38:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b3a:	4b1c      	ldr	r3, [pc, #112]	; (8000bac <HAL_InitTick+0xec>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b40:	4b1a      	ldr	r3, [pc, #104]	; (8000bac <HAL_InitTick+0xec>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b46:	4b19      	ldr	r3, [pc, #100]	; (8000bac <HAL_InitTick+0xec>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b4c:	4817      	ldr	r0, [pc, #92]	; (8000bac <HAL_InitTick+0xec>)
 8000b4e:	f001 f8cf 	bl	8001cf0 <HAL_TIM_Base_Init>
 8000b52:	4603      	mov	r3, r0
 8000b54:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000b58:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d11b      	bne.n	8000b98 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b60:	4812      	ldr	r0, [pc, #72]	; (8000bac <HAL_InitTick+0xec>)
 8000b62:	f001 f91f 	bl	8001da4 <HAL_TIM_Base_Start_IT>
 8000b66:	4603      	mov	r3, r0
 8000b68:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000b6c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d111      	bne.n	8000b98 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b74:	2036      	movs	r0, #54	; 0x36
 8000b76:	f000 fa27 	bl	8000fc8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2b0f      	cmp	r3, #15
 8000b7e:	d808      	bhi.n	8000b92 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b80:	2200      	movs	r2, #0
 8000b82:	6879      	ldr	r1, [r7, #4]
 8000b84:	2036      	movs	r0, #54	; 0x36
 8000b86:	f000 fa03 	bl	8000f90 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b8a:	4a0a      	ldr	r2, [pc, #40]	; (8000bb4 <HAL_InitTick+0xf4>)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6013      	str	r3, [r2, #0]
 8000b90:	e002      	b.n	8000b98 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000b92:	2301      	movs	r3, #1
 8000b94:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b98:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3738      	adds	r7, #56	; 0x38
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	40023800 	.word	0x40023800
 8000ba8:	431bde83 	.word	0x431bde83
 8000bac:	2000008c 	.word	0x2000008c
 8000bb0:	40001000 	.word	0x40001000
 8000bb4:	20000004 	.word	0x20000004

08000bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bbc:	e7fe      	b.n	8000bbc <NMI_Handler+0x4>

08000bbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc2:	e7fe      	b.n	8000bc2 <HardFault_Handler+0x4>

08000bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc8:	e7fe      	b.n	8000bc8 <MemManage_Handler+0x4>

08000bca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bce:	e7fe      	b.n	8000bce <BusFault_Handler+0x4>

08000bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd4:	e7fe      	b.n	8000bd4 <UsageFault_Handler+0x4>

08000bd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr

08000be4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000be8:	4802      	ldr	r0, [pc, #8]	; (8000bf4 <TIM6_DAC_IRQHandler+0x10>)
 8000bea:	f001 f94b 	bl	8001e84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	2000008c 	.word	0x2000008c

08000bf8 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000c02:	4b0f      	ldr	r3, [pc, #60]	; (8000c40 <ITM_SendChar+0x48>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a0e      	ldr	r2, [pc, #56]	; (8000c40 <ITM_SendChar+0x48>)
 8000c08:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c0c:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000c0e:	4b0d      	ldr	r3, [pc, #52]	; (8000c44 <ITM_SendChar+0x4c>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a0c      	ldr	r2, [pc, #48]	; (8000c44 <ITM_SendChar+0x4c>)
 8000c14:	f043 0301 	orr.w	r3, r3, #1
 8000c18:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000c1a:	bf00      	nop
 8000c1c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d0f8      	beq.n	8000c1c <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000c2a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	6013      	str	r3, [r2, #0]
}
 8000c32:	bf00      	nop
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	e000edfc 	.word	0xe000edfc
 8000c44:	e0000e00 	.word	0xe0000e00

08000c48 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	60f8      	str	r0, [r7, #12]
 8000c50:	60b9      	str	r1, [r7, #8]
 8000c52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]
 8000c58:	e00a      	b.n	8000c70 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c5a:	f3af 8000 	nop.w
 8000c5e:	4601      	mov	r1, r0
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	1c5a      	adds	r2, r3, #1
 8000c64:	60ba      	str	r2, [r7, #8]
 8000c66:	b2ca      	uxtb	r2, r1
 8000c68:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	617b      	str	r3, [r7, #20]
 8000c70:	697a      	ldr	r2, [r7, #20]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	dbf0      	blt.n	8000c5a <_read+0x12>
  }

  return len;
 8000c78:	687b      	ldr	r3, [r7, #4]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3718      	adds	r7, #24
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b086      	sub	sp, #24
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	60f8      	str	r0, [r7, #12]
 8000c8a:	60b9      	str	r1, [r7, #8]
 8000c8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c8e:	2300      	movs	r3, #0
 8000c90:	617b      	str	r3, [r7, #20]
 8000c92:	e009      	b.n	8000ca8 <_write+0x26>
  {
//    __io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	1c5a      	adds	r2, r3, #1
 8000c98:	60ba      	str	r2, [r7, #8]
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff ffab 	bl	8000bf8 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	617b      	str	r3, [r7, #20]
 8000ca8:	697a      	ldr	r2, [r7, #20]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	dbf1      	blt.n	8000c94 <_write+0x12>
  }
  return len;
 8000cb0:	687b      	ldr	r3, [r7, #4]
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3718      	adds	r7, #24
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}

08000cba <_close>:

int _close(int file)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	b083      	sub	sp, #12
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	370c      	adds	r7, #12
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr

08000cd2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	b083      	sub	sp, #12
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	6078      	str	r0, [r7, #4]
 8000cda:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ce2:	605a      	str	r2, [r3, #4]
  return 0;
 8000ce4:	2300      	movs	r3, #0
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <_isatty>:

int _isatty(int file)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	b083      	sub	sp, #12
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cfa:	2301      	movs	r3, #1
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	60f8      	str	r0, [r7, #12]
 8000d10:	60b9      	str	r1, [r7, #8]
 8000d12:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d14:	2300      	movs	r3, #0
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3714      	adds	r7, #20
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
	...

08000d24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d28:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <SystemInit+0x20>)
 8000d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d2e:	4a05      	ldr	r2, [pc, #20]	; (8000d44 <SystemInit+0x20>)
 8000d30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d80 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d4c:	480d      	ldr	r0, [pc, #52]	; (8000d84 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d4e:	490e      	ldr	r1, [pc, #56]	; (8000d88 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d50:	4a0e      	ldr	r2, [pc, #56]	; (8000d8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d54:	e002      	b.n	8000d5c <LoopCopyDataInit>

08000d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d5a:	3304      	adds	r3, #4

08000d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d60:	d3f9      	bcc.n	8000d56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d62:	4a0b      	ldr	r2, [pc, #44]	; (8000d90 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d64:	4c0b      	ldr	r4, [pc, #44]	; (8000d94 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d68:	e001      	b.n	8000d6e <LoopFillZerobss>

08000d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d6c:	3204      	adds	r2, #4

08000d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d70:	d3fb      	bcc.n	8000d6a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d72:	f7ff ffd7 	bl	8000d24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d76:	f002 ff1d 	bl	8003bb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d7a:	f7ff fbf7 	bl	800056c <main>
  bx  lr    
 8000d7e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d88:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d8c:	08004870 	.word	0x08004870
  ldr r2, =_sbss
 8000d90:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d94:	20012f50 	.word	0x20012f50

08000d98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d98:	e7fe      	b.n	8000d98 <ADC_IRQHandler>
	...

08000d9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000da0:	4b0e      	ldr	r3, [pc, #56]	; (8000ddc <HAL_Init+0x40>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a0d      	ldr	r2, [pc, #52]	; (8000ddc <HAL_Init+0x40>)
 8000da6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000daa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dac:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <HAL_Init+0x40>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a0a      	ldr	r2, [pc, #40]	; (8000ddc <HAL_Init+0x40>)
 8000db2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000db6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000db8:	4b08      	ldr	r3, [pc, #32]	; (8000ddc <HAL_Init+0x40>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a07      	ldr	r2, [pc, #28]	; (8000ddc <HAL_Init+0x40>)
 8000dbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc4:	2003      	movs	r0, #3
 8000dc6:	f000 f8d8 	bl	8000f7a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f7ff fe78 	bl	8000ac0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dd0:	f7ff fe4e 	bl	8000a70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40023c00 	.word	0x40023c00

08000de0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000de4:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <HAL_IncTick+0x20>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	461a      	mov	r2, r3
 8000dea:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <HAL_IncTick+0x24>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4413      	add	r3, r2
 8000df0:	4a04      	ldr	r2, [pc, #16]	; (8000e04 <HAL_IncTick+0x24>)
 8000df2:	6013      	str	r3, [r2, #0]
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	20000008 	.word	0x20000008
 8000e04:	200000d4 	.word	0x200000d4

08000e08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e0c:	4b03      	ldr	r3, [pc, #12]	; (8000e1c <HAL_GetTick+0x14>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	200000d4 	.word	0x200000d4

08000e20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e30:	4b0c      	ldr	r3, [pc, #48]	; (8000e64 <__NVIC_SetPriorityGrouping+0x44>)
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e36:	68ba      	ldr	r2, [r7, #8]
 8000e38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e52:	4a04      	ldr	r2, [pc, #16]	; (8000e64 <__NVIC_SetPriorityGrouping+0x44>)
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	60d3      	str	r3, [r2, #12]
}
 8000e58:	bf00      	nop
 8000e5a:	3714      	adds	r7, #20
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	e000ed00 	.word	0xe000ed00

08000e68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e6c:	4b04      	ldr	r3, [pc, #16]	; (8000e80 <__NVIC_GetPriorityGrouping+0x18>)
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	0a1b      	lsrs	r3, r3, #8
 8000e72:	f003 0307 	and.w	r3, r3, #7
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	e000ed00 	.word	0xe000ed00

08000e84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	db0b      	blt.n	8000eae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	f003 021f 	and.w	r2, r3, #31
 8000e9c:	4907      	ldr	r1, [pc, #28]	; (8000ebc <__NVIC_EnableIRQ+0x38>)
 8000e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea2:	095b      	lsrs	r3, r3, #5
 8000ea4:	2001      	movs	r0, #1
 8000ea6:	fa00 f202 	lsl.w	r2, r0, r2
 8000eaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000eae:	bf00      	nop
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	e000e100 	.word	0xe000e100

08000ec0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	6039      	str	r1, [r7, #0]
 8000eca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	db0a      	blt.n	8000eea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	b2da      	uxtb	r2, r3
 8000ed8:	490c      	ldr	r1, [pc, #48]	; (8000f0c <__NVIC_SetPriority+0x4c>)
 8000eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ede:	0112      	lsls	r2, r2, #4
 8000ee0:	b2d2      	uxtb	r2, r2
 8000ee2:	440b      	add	r3, r1
 8000ee4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ee8:	e00a      	b.n	8000f00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	b2da      	uxtb	r2, r3
 8000eee:	4908      	ldr	r1, [pc, #32]	; (8000f10 <__NVIC_SetPriority+0x50>)
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	f003 030f 	and.w	r3, r3, #15
 8000ef6:	3b04      	subs	r3, #4
 8000ef8:	0112      	lsls	r2, r2, #4
 8000efa:	b2d2      	uxtb	r2, r2
 8000efc:	440b      	add	r3, r1
 8000efe:	761a      	strb	r2, [r3, #24]
}
 8000f00:	bf00      	nop
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	e000e100 	.word	0xe000e100
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b089      	sub	sp, #36	; 0x24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	f003 0307 	and.w	r3, r3, #7
 8000f26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	f1c3 0307 	rsb	r3, r3, #7
 8000f2e:	2b04      	cmp	r3, #4
 8000f30:	bf28      	it	cs
 8000f32:	2304      	movcs	r3, #4
 8000f34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	3304      	adds	r3, #4
 8000f3a:	2b06      	cmp	r3, #6
 8000f3c:	d902      	bls.n	8000f44 <NVIC_EncodePriority+0x30>
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	3b03      	subs	r3, #3
 8000f42:	e000      	b.n	8000f46 <NVIC_EncodePriority+0x32>
 8000f44:	2300      	movs	r3, #0
 8000f46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f48:	f04f 32ff 	mov.w	r2, #4294967295
 8000f4c:	69bb      	ldr	r3, [r7, #24]
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43da      	mvns	r2, r3
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	401a      	ands	r2, r3
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	fa01 f303 	lsl.w	r3, r1, r3
 8000f66:	43d9      	mvns	r1, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f6c:	4313      	orrs	r3, r2
         );
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3724      	adds	r7, #36	; 0x24
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b082      	sub	sp, #8
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f7ff ff4c 	bl	8000e20 <__NVIC_SetPriorityGrouping>
}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
 8000f9c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fa2:	f7ff ff61 	bl	8000e68 <__NVIC_GetPriorityGrouping>
 8000fa6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	68b9      	ldr	r1, [r7, #8]
 8000fac:	6978      	ldr	r0, [r7, #20]
 8000fae:	f7ff ffb1 	bl	8000f14 <NVIC_EncodePriority>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fb8:	4611      	mov	r1, r2
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff ff80 	bl	8000ec0 <__NVIC_SetPriority>
}
 8000fc0:	bf00      	nop
 8000fc2:	3718      	adds	r7, #24
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff ff54 	bl	8000e84 <__NVIC_EnableIRQ>
}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b089      	sub	sp, #36	; 0x24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61fb      	str	r3, [r7, #28]
 8000ffe:	e16b      	b.n	80012d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001000:	2201      	movs	r2, #1
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	697a      	ldr	r2, [r7, #20]
 8001010:	4013      	ands	r3, r2
 8001012:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	429a      	cmp	r2, r3
 800101a:	f040 815a 	bne.w	80012d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f003 0303 	and.w	r3, r3, #3
 8001026:	2b01      	cmp	r3, #1
 8001028:	d005      	beq.n	8001036 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001032:	2b02      	cmp	r3, #2
 8001034:	d130      	bne.n	8001098 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	2203      	movs	r2, #3
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	43db      	mvns	r3, r3
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	4013      	ands	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	68da      	ldr	r2, [r3, #12]
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	4313      	orrs	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800106c:	2201      	movs	r2, #1
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	43db      	mvns	r3, r3
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	4013      	ands	r3, r2
 800107a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	091b      	lsrs	r3, r3, #4
 8001082:	f003 0201 	and.w	r2, r3, #1
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	4313      	orrs	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f003 0303 	and.w	r3, r3, #3
 80010a0:	2b03      	cmp	r3, #3
 80010a2:	d017      	beq.n	80010d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	2203      	movs	r2, #3
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	43db      	mvns	r3, r3
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4013      	ands	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	689a      	ldr	r2, [r3, #8]
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	69ba      	ldr	r2, [r7, #24]
 80010d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f003 0303 	and.w	r3, r3, #3
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d123      	bne.n	8001128 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	08da      	lsrs	r2, r3, #3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3208      	adds	r2, #8
 80010e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	f003 0307 	and.w	r3, r3, #7
 80010f4:	009b      	lsls	r3, r3, #2
 80010f6:	220f      	movs	r2, #15
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	43db      	mvns	r3, r3
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4013      	ands	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	691a      	ldr	r2, [r3, #16]
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	f003 0307 	and.w	r3, r3, #7
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4313      	orrs	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	08da      	lsrs	r2, r3, #3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	3208      	adds	r2, #8
 8001122:	69b9      	ldr	r1, [r7, #24]
 8001124:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	2203      	movs	r2, #3
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	43db      	mvns	r3, r3
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	4013      	ands	r3, r2
 800113e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f003 0203 	and.w	r2, r3, #3
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	4313      	orrs	r3, r2
 8001154:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001164:	2b00      	cmp	r3, #0
 8001166:	f000 80b4 	beq.w	80012d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	4b60      	ldr	r3, [pc, #384]	; (80012f0 <HAL_GPIO_Init+0x30c>)
 8001170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001172:	4a5f      	ldr	r2, [pc, #380]	; (80012f0 <HAL_GPIO_Init+0x30c>)
 8001174:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001178:	6453      	str	r3, [r2, #68]	; 0x44
 800117a:	4b5d      	ldr	r3, [pc, #372]	; (80012f0 <HAL_GPIO_Init+0x30c>)
 800117c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800117e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001186:	4a5b      	ldr	r2, [pc, #364]	; (80012f4 <HAL_GPIO_Init+0x310>)
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	089b      	lsrs	r3, r3, #2
 800118c:	3302      	adds	r3, #2
 800118e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001192:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	f003 0303 	and.w	r3, r3, #3
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	220f      	movs	r2, #15
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	43db      	mvns	r3, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4013      	ands	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a52      	ldr	r2, [pc, #328]	; (80012f8 <HAL_GPIO_Init+0x314>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d02b      	beq.n	800120a <HAL_GPIO_Init+0x226>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a51      	ldr	r2, [pc, #324]	; (80012fc <HAL_GPIO_Init+0x318>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d025      	beq.n	8001206 <HAL_GPIO_Init+0x222>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a50      	ldr	r2, [pc, #320]	; (8001300 <HAL_GPIO_Init+0x31c>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d01f      	beq.n	8001202 <HAL_GPIO_Init+0x21e>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a4f      	ldr	r2, [pc, #316]	; (8001304 <HAL_GPIO_Init+0x320>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d019      	beq.n	80011fe <HAL_GPIO_Init+0x21a>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a4e      	ldr	r2, [pc, #312]	; (8001308 <HAL_GPIO_Init+0x324>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d013      	beq.n	80011fa <HAL_GPIO_Init+0x216>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a4d      	ldr	r2, [pc, #308]	; (800130c <HAL_GPIO_Init+0x328>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d00d      	beq.n	80011f6 <HAL_GPIO_Init+0x212>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a4c      	ldr	r2, [pc, #304]	; (8001310 <HAL_GPIO_Init+0x32c>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d007      	beq.n	80011f2 <HAL_GPIO_Init+0x20e>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a4b      	ldr	r2, [pc, #300]	; (8001314 <HAL_GPIO_Init+0x330>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d101      	bne.n	80011ee <HAL_GPIO_Init+0x20a>
 80011ea:	2307      	movs	r3, #7
 80011ec:	e00e      	b.n	800120c <HAL_GPIO_Init+0x228>
 80011ee:	2308      	movs	r3, #8
 80011f0:	e00c      	b.n	800120c <HAL_GPIO_Init+0x228>
 80011f2:	2306      	movs	r3, #6
 80011f4:	e00a      	b.n	800120c <HAL_GPIO_Init+0x228>
 80011f6:	2305      	movs	r3, #5
 80011f8:	e008      	b.n	800120c <HAL_GPIO_Init+0x228>
 80011fa:	2304      	movs	r3, #4
 80011fc:	e006      	b.n	800120c <HAL_GPIO_Init+0x228>
 80011fe:	2303      	movs	r3, #3
 8001200:	e004      	b.n	800120c <HAL_GPIO_Init+0x228>
 8001202:	2302      	movs	r3, #2
 8001204:	e002      	b.n	800120c <HAL_GPIO_Init+0x228>
 8001206:	2301      	movs	r3, #1
 8001208:	e000      	b.n	800120c <HAL_GPIO_Init+0x228>
 800120a:	2300      	movs	r3, #0
 800120c:	69fa      	ldr	r2, [r7, #28]
 800120e:	f002 0203 	and.w	r2, r2, #3
 8001212:	0092      	lsls	r2, r2, #2
 8001214:	4093      	lsls	r3, r2
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4313      	orrs	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800121c:	4935      	ldr	r1, [pc, #212]	; (80012f4 <HAL_GPIO_Init+0x310>)
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	089b      	lsrs	r3, r3, #2
 8001222:	3302      	adds	r3, #2
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800122a:	4b3b      	ldr	r3, [pc, #236]	; (8001318 <HAL_GPIO_Init+0x334>)
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	43db      	mvns	r3, r3
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	4013      	ands	r3, r2
 8001238:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d003      	beq.n	800124e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001246:	69ba      	ldr	r2, [r7, #24]
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	4313      	orrs	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800124e:	4a32      	ldr	r2, [pc, #200]	; (8001318 <HAL_GPIO_Init+0x334>)
 8001250:	69bb      	ldr	r3, [r7, #24]
 8001252:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001254:	4b30      	ldr	r3, [pc, #192]	; (8001318 <HAL_GPIO_Init+0x334>)
 8001256:	68db      	ldr	r3, [r3, #12]
 8001258:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	43db      	mvns	r3, r3
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	4013      	ands	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800126c:	2b00      	cmp	r3, #0
 800126e:	d003      	beq.n	8001278 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	4313      	orrs	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001278:	4a27      	ldr	r2, [pc, #156]	; (8001318 <HAL_GPIO_Init+0x334>)
 800127a:	69bb      	ldr	r3, [r7, #24]
 800127c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800127e:	4b26      	ldr	r3, [pc, #152]	; (8001318 <HAL_GPIO_Init+0x334>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	43db      	mvns	r3, r3
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	4013      	ands	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d003      	beq.n	80012a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	4313      	orrs	r3, r2
 80012a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012a2:	4a1d      	ldr	r2, [pc, #116]	; (8001318 <HAL_GPIO_Init+0x334>)
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012a8:	4b1b      	ldr	r3, [pc, #108]	; (8001318 <HAL_GPIO_Init+0x334>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	43db      	mvns	r3, r3
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	4013      	ands	r3, r2
 80012b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d003      	beq.n	80012cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012cc:	4a12      	ldr	r2, [pc, #72]	; (8001318 <HAL_GPIO_Init+0x334>)
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	3301      	adds	r3, #1
 80012d6:	61fb      	str	r3, [r7, #28]
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	2b0f      	cmp	r3, #15
 80012dc:	f67f ae90 	bls.w	8001000 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012e0:	bf00      	nop
 80012e2:	bf00      	nop
 80012e4:	3724      	adds	r7, #36	; 0x24
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40013800 	.word	0x40013800
 80012f8:	40020000 	.word	0x40020000
 80012fc:	40020400 	.word	0x40020400
 8001300:	40020800 	.word	0x40020800
 8001304:	40020c00 	.word	0x40020c00
 8001308:	40021000 	.word	0x40021000
 800130c:	40021400 	.word	0x40021400
 8001310:	40021800 	.word	0x40021800
 8001314:	40021c00 	.word	0x40021c00
 8001318:	40013c00 	.word	0x40013c00

0800131c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	460b      	mov	r3, r1
 8001326:	807b      	strh	r3, [r7, #2]
 8001328:	4613      	mov	r3, r2
 800132a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800132c:	787b      	ldrb	r3, [r7, #1]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d003      	beq.n	800133a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001332:	887a      	ldrh	r2, [r7, #2]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001338:	e003      	b.n	8001342 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800133a:	887b      	ldrh	r3, [r7, #2]
 800133c:	041a      	lsls	r2, r3, #16
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	619a      	str	r2, [r3, #24]
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr

0800134e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800134e:	b480      	push	{r7}
 8001350:	b085      	sub	sp, #20
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
 8001356:	460b      	mov	r3, r1
 8001358:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	695b      	ldr	r3, [r3, #20]
 800135e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001360:	887a      	ldrh	r2, [r7, #2]
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	4013      	ands	r3, r2
 8001366:	041a      	lsls	r2, r3, #16
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	43d9      	mvns	r1, r3
 800136c:	887b      	ldrh	r3, [r7, #2]
 800136e:	400b      	ands	r3, r1
 8001370:	431a      	orrs	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	619a      	str	r2, [r3, #24]
}
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
	...

08001384 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d101      	bne.n	8001396 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e267      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d075      	beq.n	800148e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013a2:	4b88      	ldr	r3, [pc, #544]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f003 030c 	and.w	r3, r3, #12
 80013aa:	2b04      	cmp	r3, #4
 80013ac:	d00c      	beq.n	80013c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013ae:	4b85      	ldr	r3, [pc, #532]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013b6:	2b08      	cmp	r3, #8
 80013b8:	d112      	bne.n	80013e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013ba:	4b82      	ldr	r3, [pc, #520]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80013c6:	d10b      	bne.n	80013e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013c8:	4b7e      	ldr	r3, [pc, #504]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d05b      	beq.n	800148c <HAL_RCC_OscConfig+0x108>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d157      	bne.n	800148c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	e242      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013e8:	d106      	bne.n	80013f8 <HAL_RCC_OscConfig+0x74>
 80013ea:	4b76      	ldr	r3, [pc, #472]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a75      	ldr	r2, [pc, #468]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 80013f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013f4:	6013      	str	r3, [r2, #0]
 80013f6:	e01d      	b.n	8001434 <HAL_RCC_OscConfig+0xb0>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001400:	d10c      	bne.n	800141c <HAL_RCC_OscConfig+0x98>
 8001402:	4b70      	ldr	r3, [pc, #448]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a6f      	ldr	r2, [pc, #444]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 8001408:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800140c:	6013      	str	r3, [r2, #0]
 800140e:	4b6d      	ldr	r3, [pc, #436]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a6c      	ldr	r2, [pc, #432]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 8001414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001418:	6013      	str	r3, [r2, #0]
 800141a:	e00b      	b.n	8001434 <HAL_RCC_OscConfig+0xb0>
 800141c:	4b69      	ldr	r3, [pc, #420]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a68      	ldr	r2, [pc, #416]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 8001422:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001426:	6013      	str	r3, [r2, #0]
 8001428:	4b66      	ldr	r3, [pc, #408]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a65      	ldr	r2, [pc, #404]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 800142e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001432:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d013      	beq.n	8001464 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143c:	f7ff fce4 	bl	8000e08 <HAL_GetTick>
 8001440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001442:	e008      	b.n	8001456 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001444:	f7ff fce0 	bl	8000e08 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b64      	cmp	r3, #100	; 0x64
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e207      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001456:	4b5b      	ldr	r3, [pc, #364]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d0f0      	beq.n	8001444 <HAL_RCC_OscConfig+0xc0>
 8001462:	e014      	b.n	800148e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001464:	f7ff fcd0 	bl	8000e08 <HAL_GetTick>
 8001468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800146a:	e008      	b.n	800147e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800146c:	f7ff fccc 	bl	8000e08 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b64      	cmp	r3, #100	; 0x64
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e1f3      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800147e:	4b51      	ldr	r3, [pc, #324]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d1f0      	bne.n	800146c <HAL_RCC_OscConfig+0xe8>
 800148a:	e000      	b.n	800148e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800148c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b00      	cmp	r3, #0
 8001498:	d063      	beq.n	8001562 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800149a:	4b4a      	ldr	r3, [pc, #296]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	f003 030c 	and.w	r3, r3, #12
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d00b      	beq.n	80014be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014a6:	4b47      	ldr	r3, [pc, #284]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014ae:	2b08      	cmp	r3, #8
 80014b0:	d11c      	bne.n	80014ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014b2:	4b44      	ldr	r3, [pc, #272]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d116      	bne.n	80014ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014be:	4b41      	ldr	r3, [pc, #260]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d005      	beq.n	80014d6 <HAL_RCC_OscConfig+0x152>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	68db      	ldr	r3, [r3, #12]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d001      	beq.n	80014d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e1c7      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d6:	4b3b      	ldr	r3, [pc, #236]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	691b      	ldr	r3, [r3, #16]
 80014e2:	00db      	lsls	r3, r3, #3
 80014e4:	4937      	ldr	r1, [pc, #220]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 80014e6:	4313      	orrs	r3, r2
 80014e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ea:	e03a      	b.n	8001562 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d020      	beq.n	8001536 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014f4:	4b34      	ldr	r3, [pc, #208]	; (80015c8 <HAL_RCC_OscConfig+0x244>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014fa:	f7ff fc85 	bl	8000e08 <HAL_GetTick>
 80014fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001500:	e008      	b.n	8001514 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001502:	f7ff fc81 	bl	8000e08 <HAL_GetTick>
 8001506:	4602      	mov	r2, r0
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	2b02      	cmp	r3, #2
 800150e:	d901      	bls.n	8001514 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001510:	2303      	movs	r3, #3
 8001512:	e1a8      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001514:	4b2b      	ldr	r3, [pc, #172]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0302 	and.w	r3, r3, #2
 800151c:	2b00      	cmp	r3, #0
 800151e:	d0f0      	beq.n	8001502 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001520:	4b28      	ldr	r3, [pc, #160]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	691b      	ldr	r3, [r3, #16]
 800152c:	00db      	lsls	r3, r3, #3
 800152e:	4925      	ldr	r1, [pc, #148]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 8001530:	4313      	orrs	r3, r2
 8001532:	600b      	str	r3, [r1, #0]
 8001534:	e015      	b.n	8001562 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001536:	4b24      	ldr	r3, [pc, #144]	; (80015c8 <HAL_RCC_OscConfig+0x244>)
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800153c:	f7ff fc64 	bl	8000e08 <HAL_GetTick>
 8001540:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001542:	e008      	b.n	8001556 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001544:	f7ff fc60 	bl	8000e08 <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	2b02      	cmp	r3, #2
 8001550:	d901      	bls.n	8001556 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e187      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001556:	4b1b      	ldr	r3, [pc, #108]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	2b00      	cmp	r3, #0
 8001560:	d1f0      	bne.n	8001544 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 0308 	and.w	r3, r3, #8
 800156a:	2b00      	cmp	r3, #0
 800156c:	d036      	beq.n	80015dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d016      	beq.n	80015a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001576:	4b15      	ldr	r3, [pc, #84]	; (80015cc <HAL_RCC_OscConfig+0x248>)
 8001578:	2201      	movs	r2, #1
 800157a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800157c:	f7ff fc44 	bl	8000e08 <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001584:	f7ff fc40 	bl	8000e08 <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e167      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001596:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <HAL_RCC_OscConfig+0x240>)
 8001598:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800159a:	f003 0302 	and.w	r3, r3, #2
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d0f0      	beq.n	8001584 <HAL_RCC_OscConfig+0x200>
 80015a2:	e01b      	b.n	80015dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015a4:	4b09      	ldr	r3, [pc, #36]	; (80015cc <HAL_RCC_OscConfig+0x248>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015aa:	f7ff fc2d 	bl	8000e08 <HAL_GetTick>
 80015ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015b0:	e00e      	b.n	80015d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015b2:	f7ff fc29 	bl	8000e08 <HAL_GetTick>
 80015b6:	4602      	mov	r2, r0
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d907      	bls.n	80015d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80015c0:	2303      	movs	r3, #3
 80015c2:	e150      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
 80015c4:	40023800 	.word	0x40023800
 80015c8:	42470000 	.word	0x42470000
 80015cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015d0:	4b88      	ldr	r3, [pc, #544]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 80015d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d1ea      	bne.n	80015b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 0304 	and.w	r3, r3, #4
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	f000 8097 	beq.w	8001718 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015ea:	2300      	movs	r3, #0
 80015ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ee:	4b81      	ldr	r3, [pc, #516]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d10f      	bne.n	800161a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	60bb      	str	r3, [r7, #8]
 80015fe:	4b7d      	ldr	r3, [pc, #500]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001602:	4a7c      	ldr	r2, [pc, #496]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001608:	6413      	str	r3, [r2, #64]	; 0x40
 800160a:	4b7a      	ldr	r3, [pc, #488]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 800160c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001612:	60bb      	str	r3, [r7, #8]
 8001614:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001616:	2301      	movs	r3, #1
 8001618:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800161a:	4b77      	ldr	r3, [pc, #476]	; (80017f8 <HAL_RCC_OscConfig+0x474>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001622:	2b00      	cmp	r3, #0
 8001624:	d118      	bne.n	8001658 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001626:	4b74      	ldr	r3, [pc, #464]	; (80017f8 <HAL_RCC_OscConfig+0x474>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a73      	ldr	r2, [pc, #460]	; (80017f8 <HAL_RCC_OscConfig+0x474>)
 800162c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001630:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001632:	f7ff fbe9 	bl	8000e08 <HAL_GetTick>
 8001636:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001638:	e008      	b.n	800164c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800163a:	f7ff fbe5 	bl	8000e08 <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d901      	bls.n	800164c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e10c      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800164c:	4b6a      	ldr	r3, [pc, #424]	; (80017f8 <HAL_RCC_OscConfig+0x474>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001654:	2b00      	cmp	r3, #0
 8001656:	d0f0      	beq.n	800163a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d106      	bne.n	800166e <HAL_RCC_OscConfig+0x2ea>
 8001660:	4b64      	ldr	r3, [pc, #400]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001664:	4a63      	ldr	r2, [pc, #396]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001666:	f043 0301 	orr.w	r3, r3, #1
 800166a:	6713      	str	r3, [r2, #112]	; 0x70
 800166c:	e01c      	b.n	80016a8 <HAL_RCC_OscConfig+0x324>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	2b05      	cmp	r3, #5
 8001674:	d10c      	bne.n	8001690 <HAL_RCC_OscConfig+0x30c>
 8001676:	4b5f      	ldr	r3, [pc, #380]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800167a:	4a5e      	ldr	r2, [pc, #376]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 800167c:	f043 0304 	orr.w	r3, r3, #4
 8001680:	6713      	str	r3, [r2, #112]	; 0x70
 8001682:	4b5c      	ldr	r3, [pc, #368]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001686:	4a5b      	ldr	r2, [pc, #364]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	6713      	str	r3, [r2, #112]	; 0x70
 800168e:	e00b      	b.n	80016a8 <HAL_RCC_OscConfig+0x324>
 8001690:	4b58      	ldr	r3, [pc, #352]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001694:	4a57      	ldr	r2, [pc, #348]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001696:	f023 0301 	bic.w	r3, r3, #1
 800169a:	6713      	str	r3, [r2, #112]	; 0x70
 800169c:	4b55      	ldr	r3, [pc, #340]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 800169e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016a0:	4a54      	ldr	r2, [pc, #336]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 80016a2:	f023 0304 	bic.w	r3, r3, #4
 80016a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d015      	beq.n	80016dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016b0:	f7ff fbaa 	bl	8000e08 <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b6:	e00a      	b.n	80016ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016b8:	f7ff fba6 	bl	8000e08 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e0cb      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016ce:	4b49      	ldr	r3, [pc, #292]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 80016d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d0ee      	beq.n	80016b8 <HAL_RCC_OscConfig+0x334>
 80016da:	e014      	b.n	8001706 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016dc:	f7ff fb94 	bl	8000e08 <HAL_GetTick>
 80016e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016e2:	e00a      	b.n	80016fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016e4:	f7ff fb90 	bl	8000e08 <HAL_GetTick>
 80016e8:	4602      	mov	r2, r0
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e0b5      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016fa:	4b3e      	ldr	r3, [pc, #248]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 80016fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1ee      	bne.n	80016e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001706:	7dfb      	ldrb	r3, [r7, #23]
 8001708:	2b01      	cmp	r3, #1
 800170a:	d105      	bne.n	8001718 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800170c:	4b39      	ldr	r3, [pc, #228]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 800170e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001710:	4a38      	ldr	r2, [pc, #224]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001712:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001716:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	2b00      	cmp	r3, #0
 800171e:	f000 80a1 	beq.w	8001864 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001722:	4b34      	ldr	r3, [pc, #208]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	f003 030c 	and.w	r3, r3, #12
 800172a:	2b08      	cmp	r3, #8
 800172c:	d05c      	beq.n	80017e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	699b      	ldr	r3, [r3, #24]
 8001732:	2b02      	cmp	r3, #2
 8001734:	d141      	bne.n	80017ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001736:	4b31      	ldr	r3, [pc, #196]	; (80017fc <HAL_RCC_OscConfig+0x478>)
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800173c:	f7ff fb64 	bl	8000e08 <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001744:	f7ff fb60 	bl	8000e08 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b02      	cmp	r3, #2
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e087      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001756:	4b27      	ldr	r3, [pc, #156]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1f0      	bne.n	8001744 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	69da      	ldr	r2, [r3, #28]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a1b      	ldr	r3, [r3, #32]
 800176a:	431a      	orrs	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001770:	019b      	lsls	r3, r3, #6
 8001772:	431a      	orrs	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001778:	085b      	lsrs	r3, r3, #1
 800177a:	3b01      	subs	r3, #1
 800177c:	041b      	lsls	r3, r3, #16
 800177e:	431a      	orrs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001784:	061b      	lsls	r3, r3, #24
 8001786:	491b      	ldr	r1, [pc, #108]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 8001788:	4313      	orrs	r3, r2
 800178a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800178c:	4b1b      	ldr	r3, [pc, #108]	; (80017fc <HAL_RCC_OscConfig+0x478>)
 800178e:	2201      	movs	r2, #1
 8001790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001792:	f7ff fb39 	bl	8000e08 <HAL_GetTick>
 8001796:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001798:	e008      	b.n	80017ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800179a:	f7ff fb35 	bl	8000e08 <HAL_GetTick>
 800179e:	4602      	mov	r2, r0
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d901      	bls.n	80017ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e05c      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ac:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d0f0      	beq.n	800179a <HAL_RCC_OscConfig+0x416>
 80017b8:	e054      	b.n	8001864 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017ba:	4b10      	ldr	r3, [pc, #64]	; (80017fc <HAL_RCC_OscConfig+0x478>)
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c0:	f7ff fb22 	bl	8000e08 <HAL_GetTick>
 80017c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017c6:	e008      	b.n	80017da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c8:	f7ff fb1e 	bl	8000e08 <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d901      	bls.n	80017da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80017d6:	2303      	movs	r3, #3
 80017d8:	e045      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017da:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <HAL_RCC_OscConfig+0x470>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1f0      	bne.n	80017c8 <HAL_RCC_OscConfig+0x444>
 80017e6:	e03d      	b.n	8001864 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d107      	bne.n	8001800 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e038      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40007000 	.word	0x40007000
 80017fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001800:	4b1b      	ldr	r3, [pc, #108]	; (8001870 <HAL_RCC_OscConfig+0x4ec>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d028      	beq.n	8001860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001818:	429a      	cmp	r2, r3
 800181a:	d121      	bne.n	8001860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001826:	429a      	cmp	r2, r3
 8001828:	d11a      	bne.n	8001860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001830:	4013      	ands	r3, r2
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001836:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001838:	4293      	cmp	r3, r2
 800183a:	d111      	bne.n	8001860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001846:	085b      	lsrs	r3, r3, #1
 8001848:	3b01      	subs	r3, #1
 800184a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800184c:	429a      	cmp	r2, r3
 800184e:	d107      	bne.n	8001860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800185a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800185c:	429a      	cmp	r2, r3
 800185e:	d001      	beq.n	8001864 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e000      	b.n	8001866 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40023800 	.word	0x40023800

08001874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d101      	bne.n	8001888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e0cc      	b.n	8001a22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001888:	4b68      	ldr	r3, [pc, #416]	; (8001a2c <HAL_RCC_ClockConfig+0x1b8>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0307 	and.w	r3, r3, #7
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	429a      	cmp	r2, r3
 8001894:	d90c      	bls.n	80018b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001896:	4b65      	ldr	r3, [pc, #404]	; (8001a2c <HAL_RCC_ClockConfig+0x1b8>)
 8001898:	683a      	ldr	r2, [r7, #0]
 800189a:	b2d2      	uxtb	r2, r2
 800189c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800189e:	4b63      	ldr	r3, [pc, #396]	; (8001a2c <HAL_RCC_ClockConfig+0x1b8>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	683a      	ldr	r2, [r7, #0]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d001      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e0b8      	b.n	8001a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d020      	beq.n	80018fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d005      	beq.n	80018d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018c8:	4b59      	ldr	r3, [pc, #356]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	4a58      	ldr	r2, [pc, #352]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 80018ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0308 	and.w	r3, r3, #8
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d005      	beq.n	80018ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018e0:	4b53      	ldr	r3, [pc, #332]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	4a52      	ldr	r2, [pc, #328]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 80018e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80018ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018ec:	4b50      	ldr	r3, [pc, #320]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	494d      	ldr	r1, [pc, #308]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	2b00      	cmp	r3, #0
 8001908:	d044      	beq.n	8001994 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d107      	bne.n	8001922 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001912:	4b47      	ldr	r3, [pc, #284]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d119      	bne.n	8001952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e07f      	b.n	8001a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	2b02      	cmp	r3, #2
 8001928:	d003      	beq.n	8001932 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800192e:	2b03      	cmp	r3, #3
 8001930:	d107      	bne.n	8001942 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001932:	4b3f      	ldr	r3, [pc, #252]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d109      	bne.n	8001952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e06f      	b.n	8001a22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001942:	4b3b      	ldr	r3, [pc, #236]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d101      	bne.n	8001952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e067      	b.n	8001a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001952:	4b37      	ldr	r3, [pc, #220]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f023 0203 	bic.w	r2, r3, #3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	4934      	ldr	r1, [pc, #208]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 8001960:	4313      	orrs	r3, r2
 8001962:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001964:	f7ff fa50 	bl	8000e08 <HAL_GetTick>
 8001968:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800196a:	e00a      	b.n	8001982 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800196c:	f7ff fa4c 	bl	8000e08 <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	f241 3288 	movw	r2, #5000	; 0x1388
 800197a:	4293      	cmp	r3, r2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e04f      	b.n	8001a22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001982:	4b2b      	ldr	r3, [pc, #172]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f003 020c 	and.w	r2, r3, #12
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	429a      	cmp	r2, r3
 8001992:	d1eb      	bne.n	800196c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001994:	4b25      	ldr	r3, [pc, #148]	; (8001a2c <HAL_RCC_ClockConfig+0x1b8>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0307 	and.w	r3, r3, #7
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	429a      	cmp	r2, r3
 80019a0:	d20c      	bcs.n	80019bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019a2:	4b22      	ldr	r3, [pc, #136]	; (8001a2c <HAL_RCC_ClockConfig+0x1b8>)
 80019a4:	683a      	ldr	r2, [r7, #0]
 80019a6:	b2d2      	uxtb	r2, r2
 80019a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019aa:	4b20      	ldr	r3, [pc, #128]	; (8001a2c <HAL_RCC_ClockConfig+0x1b8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d001      	beq.n	80019bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e032      	b.n	8001a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0304 	and.w	r3, r3, #4
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d008      	beq.n	80019da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019c8:	4b19      	ldr	r3, [pc, #100]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	4916      	ldr	r1, [pc, #88]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 80019d6:	4313      	orrs	r3, r2
 80019d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 0308 	and.w	r3, r3, #8
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d009      	beq.n	80019fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019e6:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	490e      	ldr	r1, [pc, #56]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 80019f6:	4313      	orrs	r3, r2
 80019f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019fa:	f000 f821 	bl	8001a40 <HAL_RCC_GetSysClockFreq>
 80019fe:	4602      	mov	r2, r0
 8001a00:	4b0b      	ldr	r3, [pc, #44]	; (8001a30 <HAL_RCC_ClockConfig+0x1bc>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	091b      	lsrs	r3, r3, #4
 8001a06:	f003 030f 	and.w	r3, r3, #15
 8001a0a:	490a      	ldr	r1, [pc, #40]	; (8001a34 <HAL_RCC_ClockConfig+0x1c0>)
 8001a0c:	5ccb      	ldrb	r3, [r1, r3]
 8001a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a12:	4a09      	ldr	r2, [pc, #36]	; (8001a38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a16:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <HAL_RCC_ClockConfig+0x1c8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff f850 	bl	8000ac0 <HAL_InitTick>

  return HAL_OK;
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3710      	adds	r7, #16
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40023c00 	.word	0x40023c00
 8001a30:	40023800 	.word	0x40023800
 8001a34:	08004814 	.word	0x08004814
 8001a38:	20000000 	.word	0x20000000
 8001a3c:	20000004 	.word	0x20000004

08001a40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a44:	b094      	sub	sp, #80	; 0x50
 8001a46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	647b      	str	r3, [r7, #68]	; 0x44
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a50:	2300      	movs	r3, #0
 8001a52:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001a54:	2300      	movs	r3, #0
 8001a56:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a58:	4b79      	ldr	r3, [pc, #484]	; (8001c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f003 030c 	and.w	r3, r3, #12
 8001a60:	2b08      	cmp	r3, #8
 8001a62:	d00d      	beq.n	8001a80 <HAL_RCC_GetSysClockFreq+0x40>
 8001a64:	2b08      	cmp	r3, #8
 8001a66:	f200 80e1 	bhi.w	8001c2c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d002      	beq.n	8001a74 <HAL_RCC_GetSysClockFreq+0x34>
 8001a6e:	2b04      	cmp	r3, #4
 8001a70:	d003      	beq.n	8001a7a <HAL_RCC_GetSysClockFreq+0x3a>
 8001a72:	e0db      	b.n	8001c2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a74:	4b73      	ldr	r3, [pc, #460]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a76:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001a78:	e0db      	b.n	8001c32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a7a:	4b73      	ldr	r3, [pc, #460]	; (8001c48 <HAL_RCC_GetSysClockFreq+0x208>)
 8001a7c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a7e:	e0d8      	b.n	8001c32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a80:	4b6f      	ldr	r3, [pc, #444]	; (8001c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a88:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a8a:	4b6d      	ldr	r3, [pc, #436]	; (8001c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d063      	beq.n	8001b5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a96:	4b6a      	ldr	r3, [pc, #424]	; (8001c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	099b      	lsrs	r3, r3, #6
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001aa0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001aa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001aa8:	633b      	str	r3, [r7, #48]	; 0x30
 8001aaa:	2300      	movs	r3, #0
 8001aac:	637b      	str	r3, [r7, #52]	; 0x34
 8001aae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001ab2:	4622      	mov	r2, r4
 8001ab4:	462b      	mov	r3, r5
 8001ab6:	f04f 0000 	mov.w	r0, #0
 8001aba:	f04f 0100 	mov.w	r1, #0
 8001abe:	0159      	lsls	r1, r3, #5
 8001ac0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ac4:	0150      	lsls	r0, r2, #5
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4621      	mov	r1, r4
 8001acc:	1a51      	subs	r1, r2, r1
 8001ace:	6139      	str	r1, [r7, #16]
 8001ad0:	4629      	mov	r1, r5
 8001ad2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ad6:	617b      	str	r3, [r7, #20]
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	f04f 0300 	mov.w	r3, #0
 8001ae0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001ae4:	4659      	mov	r1, fp
 8001ae6:	018b      	lsls	r3, r1, #6
 8001ae8:	4651      	mov	r1, sl
 8001aea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001aee:	4651      	mov	r1, sl
 8001af0:	018a      	lsls	r2, r1, #6
 8001af2:	4651      	mov	r1, sl
 8001af4:	ebb2 0801 	subs.w	r8, r2, r1
 8001af8:	4659      	mov	r1, fp
 8001afa:	eb63 0901 	sbc.w	r9, r3, r1
 8001afe:	f04f 0200 	mov.w	r2, #0
 8001b02:	f04f 0300 	mov.w	r3, #0
 8001b06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b12:	4690      	mov	r8, r2
 8001b14:	4699      	mov	r9, r3
 8001b16:	4623      	mov	r3, r4
 8001b18:	eb18 0303 	adds.w	r3, r8, r3
 8001b1c:	60bb      	str	r3, [r7, #8]
 8001b1e:	462b      	mov	r3, r5
 8001b20:	eb49 0303 	adc.w	r3, r9, r3
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	f04f 0200 	mov.w	r2, #0
 8001b2a:	f04f 0300 	mov.w	r3, #0
 8001b2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001b32:	4629      	mov	r1, r5
 8001b34:	024b      	lsls	r3, r1, #9
 8001b36:	4621      	mov	r1, r4
 8001b38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b3c:	4621      	mov	r1, r4
 8001b3e:	024a      	lsls	r2, r1, #9
 8001b40:	4610      	mov	r0, r2
 8001b42:	4619      	mov	r1, r3
 8001b44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b46:	2200      	movs	r2, #0
 8001b48:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b4a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b50:	f7fe fb8e 	bl	8000270 <__aeabi_uldivmod>
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	4613      	mov	r3, r2
 8001b5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b5c:	e058      	b.n	8001c10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b5e:	4b38      	ldr	r3, [pc, #224]	; (8001c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	099b      	lsrs	r3, r3, #6
 8001b64:	2200      	movs	r2, #0
 8001b66:	4618      	mov	r0, r3
 8001b68:	4611      	mov	r1, r2
 8001b6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b6e:	623b      	str	r3, [r7, #32]
 8001b70:	2300      	movs	r3, #0
 8001b72:	627b      	str	r3, [r7, #36]	; 0x24
 8001b74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b78:	4642      	mov	r2, r8
 8001b7a:	464b      	mov	r3, r9
 8001b7c:	f04f 0000 	mov.w	r0, #0
 8001b80:	f04f 0100 	mov.w	r1, #0
 8001b84:	0159      	lsls	r1, r3, #5
 8001b86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b8a:	0150      	lsls	r0, r2, #5
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4641      	mov	r1, r8
 8001b92:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b96:	4649      	mov	r1, r9
 8001b98:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	f04f 0300 	mov.w	r3, #0
 8001ba4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ba8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001bac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001bb0:	ebb2 040a 	subs.w	r4, r2, sl
 8001bb4:	eb63 050b 	sbc.w	r5, r3, fp
 8001bb8:	f04f 0200 	mov.w	r2, #0
 8001bbc:	f04f 0300 	mov.w	r3, #0
 8001bc0:	00eb      	lsls	r3, r5, #3
 8001bc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bc6:	00e2      	lsls	r2, r4, #3
 8001bc8:	4614      	mov	r4, r2
 8001bca:	461d      	mov	r5, r3
 8001bcc:	4643      	mov	r3, r8
 8001bce:	18e3      	adds	r3, r4, r3
 8001bd0:	603b      	str	r3, [r7, #0]
 8001bd2:	464b      	mov	r3, r9
 8001bd4:	eb45 0303 	adc.w	r3, r5, r3
 8001bd8:	607b      	str	r3, [r7, #4]
 8001bda:	f04f 0200 	mov.w	r2, #0
 8001bde:	f04f 0300 	mov.w	r3, #0
 8001be2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001be6:	4629      	mov	r1, r5
 8001be8:	028b      	lsls	r3, r1, #10
 8001bea:	4621      	mov	r1, r4
 8001bec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bf0:	4621      	mov	r1, r4
 8001bf2:	028a      	lsls	r2, r1, #10
 8001bf4:	4610      	mov	r0, r2
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	61bb      	str	r3, [r7, #24]
 8001bfe:	61fa      	str	r2, [r7, #28]
 8001c00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c04:	f7fe fb34 	bl	8000270 <__aeabi_uldivmod>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c10:	4b0b      	ldr	r3, [pc, #44]	; (8001c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	0c1b      	lsrs	r3, r3, #16
 8001c16:	f003 0303 	and.w	r3, r3, #3
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001c20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c28:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c2a:	e002      	b.n	8001c32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c2c:	4b05      	ldr	r3, [pc, #20]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c2e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3750      	adds	r7, #80	; 0x50
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800
 8001c44:	00f42400 	.word	0x00f42400
 8001c48:	007a1200 	.word	0x007a1200

08001c4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c50:	4b03      	ldr	r3, [pc, #12]	; (8001c60 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c52:	681b      	ldr	r3, [r3, #0]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	20000000 	.word	0x20000000

08001c64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c68:	f7ff fff0 	bl	8001c4c <HAL_RCC_GetHCLKFreq>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	4b05      	ldr	r3, [pc, #20]	; (8001c84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	0a9b      	lsrs	r3, r3, #10
 8001c74:	f003 0307 	and.w	r3, r3, #7
 8001c78:	4903      	ldr	r1, [pc, #12]	; (8001c88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c7a:	5ccb      	ldrb	r3, [r1, r3]
 8001c7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40023800 	.word	0x40023800
 8001c88:	08004824 	.word	0x08004824

08001c8c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	220f      	movs	r2, #15
 8001c9a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c9c:	4b12      	ldr	r3, [pc, #72]	; (8001ce8 <HAL_RCC_GetClockConfig+0x5c>)
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f003 0203 	and.w	r2, r3, #3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	; (8001ce8 <HAL_RCC_GetClockConfig+0x5c>)
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <HAL_RCC_GetClockConfig+0x5c>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001cc0:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <HAL_RCC_GetClockConfig+0x5c>)
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	08db      	lsrs	r3, r3, #3
 8001cc6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001cce:	4b07      	ldr	r3, [pc, #28]	; (8001cec <HAL_RCC_GetClockConfig+0x60>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0207 	and.w	r2, r3, #7
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	601a      	str	r2, [r3, #0]
}
 8001cda:	bf00      	nop
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40023c00 	.word	0x40023c00

08001cf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d101      	bne.n	8001d02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e041      	b.n	8001d86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d106      	bne.n	8001d1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 f839 	bl	8001d8e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2202      	movs	r2, #2
 8001d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3304      	adds	r3, #4
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4610      	mov	r0, r2
 8001d30:	f000 f9d8 	bl	80020e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2201      	movs	r2, #1
 8001d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	b083      	sub	sp, #12
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
	...

08001da4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d001      	beq.n	8001dbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e04e      	b.n	8001e5a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2202      	movs	r2, #2
 8001dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	68da      	ldr	r2, [r3, #12]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f042 0201 	orr.w	r2, r2, #1
 8001dd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a23      	ldr	r2, [pc, #140]	; (8001e68 <HAL_TIM_Base_Start_IT+0xc4>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d022      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001de6:	d01d      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a1f      	ldr	r2, [pc, #124]	; (8001e6c <HAL_TIM_Base_Start_IT+0xc8>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d018      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a1e      	ldr	r2, [pc, #120]	; (8001e70 <HAL_TIM_Base_Start_IT+0xcc>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d013      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a1c      	ldr	r2, [pc, #112]	; (8001e74 <HAL_TIM_Base_Start_IT+0xd0>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d00e      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a1b      	ldr	r2, [pc, #108]	; (8001e78 <HAL_TIM_Base_Start_IT+0xd4>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d009      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a19      	ldr	r2, [pc, #100]	; (8001e7c <HAL_TIM_Base_Start_IT+0xd8>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d004      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a18      	ldr	r2, [pc, #96]	; (8001e80 <HAL_TIM_Base_Start_IT+0xdc>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d111      	bne.n	8001e48 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	f003 0307 	and.w	r3, r3, #7
 8001e2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2b06      	cmp	r3, #6
 8001e34:	d010      	beq.n	8001e58 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f042 0201 	orr.w	r2, r2, #1
 8001e44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e46:	e007      	b.n	8001e58 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f042 0201 	orr.w	r2, r2, #1
 8001e56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3714      	adds	r7, #20
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	40010000 	.word	0x40010000
 8001e6c:	40000400 	.word	0x40000400
 8001e70:	40000800 	.word	0x40000800
 8001e74:	40000c00 	.word	0x40000c00
 8001e78:	40010400 	.word	0x40010400
 8001e7c:	40014000 	.word	0x40014000
 8001e80:	40001800 	.word	0x40001800

08001e84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d122      	bne.n	8001ee0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d11b      	bne.n	8001ee0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f06f 0202 	mvn.w	r2, #2
 8001eb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 f8ee 	bl	80020a8 <HAL_TIM_IC_CaptureCallback>
 8001ecc:	e005      	b.n	8001eda <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 f8e0 	bl	8002094 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f8f1 	bl	80020bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	691b      	ldr	r3, [r3, #16]
 8001ee6:	f003 0304 	and.w	r3, r3, #4
 8001eea:	2b04      	cmp	r3, #4
 8001eec:	d122      	bne.n	8001f34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	f003 0304 	and.w	r3, r3, #4
 8001ef8:	2b04      	cmp	r3, #4
 8001efa:	d11b      	bne.n	8001f34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f06f 0204 	mvn.w	r2, #4
 8001f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2202      	movs	r2, #2
 8001f0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f8c4 	bl	80020a8 <HAL_TIM_IC_CaptureCallback>
 8001f20:	e005      	b.n	8001f2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 f8b6 	bl	8002094 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 f8c7 	bl	80020bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	2b08      	cmp	r3, #8
 8001f40:	d122      	bne.n	8001f88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f003 0308 	and.w	r3, r3, #8
 8001f4c:	2b08      	cmp	r3, #8
 8001f4e:	d11b      	bne.n	8001f88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f06f 0208 	mvn.w	r2, #8
 8001f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2204      	movs	r2, #4
 8001f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	f003 0303 	and.w	r3, r3, #3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d003      	beq.n	8001f76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 f89a 	bl	80020a8 <HAL_TIM_IC_CaptureCallback>
 8001f74:	e005      	b.n	8001f82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f000 f88c 	bl	8002094 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f000 f89d 	bl	80020bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	f003 0310 	and.w	r3, r3, #16
 8001f92:	2b10      	cmp	r3, #16
 8001f94:	d122      	bne.n	8001fdc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	f003 0310 	and.w	r3, r3, #16
 8001fa0:	2b10      	cmp	r3, #16
 8001fa2:	d11b      	bne.n	8001fdc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f06f 0210 	mvn.w	r2, #16
 8001fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2208      	movs	r2, #8
 8001fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d003      	beq.n	8001fca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f870 	bl	80020a8 <HAL_TIM_IC_CaptureCallback>
 8001fc8:	e005      	b.n	8001fd6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 f862 	bl	8002094 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f000 f873 	bl	80020bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d10e      	bne.n	8002008 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d107      	bne.n	8002008 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f06f 0201 	mvn.w	r2, #1
 8002000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7fe fd1c 	bl	8000a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002012:	2b80      	cmp	r3, #128	; 0x80
 8002014:	d10e      	bne.n	8002034 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002020:	2b80      	cmp	r3, #128	; 0x80
 8002022:	d107      	bne.n	8002034 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800202c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f000 f902 	bl	8002238 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800203e:	2b40      	cmp	r3, #64	; 0x40
 8002040:	d10e      	bne.n	8002060 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800204c:	2b40      	cmp	r3, #64	; 0x40
 800204e:	d107      	bne.n	8002060 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f838 	bl	80020d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	691b      	ldr	r3, [r3, #16]
 8002066:	f003 0320 	and.w	r3, r3, #32
 800206a:	2b20      	cmp	r3, #32
 800206c:	d10e      	bne.n	800208c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	f003 0320 	and.w	r3, r3, #32
 8002078:	2b20      	cmp	r3, #32
 800207a:	d107      	bne.n	800208c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f06f 0220 	mvn.w	r2, #32
 8002084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f8cc 	bl	8002224 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800208c:	bf00      	nop
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a40      	ldr	r2, [pc, #256]	; (80021f8 <TIM_Base_SetConfig+0x114>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d013      	beq.n	8002124 <TIM_Base_SetConfig+0x40>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002102:	d00f      	beq.n	8002124 <TIM_Base_SetConfig+0x40>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a3d      	ldr	r2, [pc, #244]	; (80021fc <TIM_Base_SetConfig+0x118>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d00b      	beq.n	8002124 <TIM_Base_SetConfig+0x40>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a3c      	ldr	r2, [pc, #240]	; (8002200 <TIM_Base_SetConfig+0x11c>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d007      	beq.n	8002124 <TIM_Base_SetConfig+0x40>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a3b      	ldr	r2, [pc, #236]	; (8002204 <TIM_Base_SetConfig+0x120>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d003      	beq.n	8002124 <TIM_Base_SetConfig+0x40>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a3a      	ldr	r2, [pc, #232]	; (8002208 <TIM_Base_SetConfig+0x124>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d108      	bne.n	8002136 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800212a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	68fa      	ldr	r2, [r7, #12]
 8002132:	4313      	orrs	r3, r2
 8002134:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a2f      	ldr	r2, [pc, #188]	; (80021f8 <TIM_Base_SetConfig+0x114>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d02b      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002144:	d027      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a2c      	ldr	r2, [pc, #176]	; (80021fc <TIM_Base_SetConfig+0x118>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d023      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a2b      	ldr	r2, [pc, #172]	; (8002200 <TIM_Base_SetConfig+0x11c>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d01f      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a2a      	ldr	r2, [pc, #168]	; (8002204 <TIM_Base_SetConfig+0x120>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d01b      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a29      	ldr	r2, [pc, #164]	; (8002208 <TIM_Base_SetConfig+0x124>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d017      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a28      	ldr	r2, [pc, #160]	; (800220c <TIM_Base_SetConfig+0x128>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d013      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a27      	ldr	r2, [pc, #156]	; (8002210 <TIM_Base_SetConfig+0x12c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d00f      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a26      	ldr	r2, [pc, #152]	; (8002214 <TIM_Base_SetConfig+0x130>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d00b      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a25      	ldr	r2, [pc, #148]	; (8002218 <TIM_Base_SetConfig+0x134>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d007      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a24      	ldr	r2, [pc, #144]	; (800221c <TIM_Base_SetConfig+0x138>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d003      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a23      	ldr	r2, [pc, #140]	; (8002220 <TIM_Base_SetConfig+0x13c>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d108      	bne.n	80021a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800219c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	68db      	ldr	r3, [r3, #12]
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a0a      	ldr	r2, [pc, #40]	; (80021f8 <TIM_Base_SetConfig+0x114>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d003      	beq.n	80021dc <TIM_Base_SetConfig+0xf8>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a0c      	ldr	r2, [pc, #48]	; (8002208 <TIM_Base_SetConfig+0x124>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d103      	bne.n	80021e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	691a      	ldr	r2, [r3, #16]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2201      	movs	r2, #1
 80021e8:	615a      	str	r2, [r3, #20]
}
 80021ea:	bf00      	nop
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	40010000 	.word	0x40010000
 80021fc:	40000400 	.word	0x40000400
 8002200:	40000800 	.word	0x40000800
 8002204:	40000c00 	.word	0x40000c00
 8002208:	40010400 	.word	0x40010400
 800220c:	40014000 	.word	0x40014000
 8002210:	40014400 	.word	0x40014400
 8002214:	40014800 	.word	0x40014800
 8002218:	40001800 	.word	0x40001800
 800221c:	40001c00 	.word	0x40001c00
 8002220:	40002000 	.word	0x40002000

08002224 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f103 0208 	add.w	r2, r3, #8
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f04f 32ff 	mov.w	r2, #4294967295
 8002264:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f103 0208 	add.w	r2, r3, #8
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f103 0208 	add.w	r2, r3, #8
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2200      	movs	r2, #0
 8002298:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 800229a:	bf00      	nop
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80022a6:	b480      	push	{r7}
 80022a8:	b085      	sub	sp, #20
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
 80022ae:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022bc:	d103      	bne.n	80022c6 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	60fb      	str	r3, [r7, #12]
 80022c4:	e00c      	b.n	80022e0 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	3308      	adds	r3, #8
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	e002      	b.n	80022d4 <vListInsert+0x2e>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	60fb      	str	r3, [r7, #12]
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68ba      	ldr	r2, [r7, #8]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d2f6      	bcs.n	80022ce <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	685a      	ldr	r2, [r3, #4]
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	683a      	ldr	r2, [r7, #0]
 80022ee:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	683a      	ldr	r2, [r7, #0]
 80022fa:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	1c5a      	adds	r2, r3, #1
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 800230c:	bf00      	nop
 800230e:	3714      	adds	r7, #20
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6892      	ldr	r2, [r2, #8]
 800232e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	6852      	ldr	r2, [r2, #4]
 8002338:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	429a      	cmp	r2, r3
 8002342:	d103      	bne.n	800234c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	1e5a      	subs	r2, r3, #1
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
}
 8002360:	4618      	mov	r0, r3
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 800236c:	b580      	push	{r7, lr}
 800236e:	b08a      	sub	sp, #40	; 0x28
 8002370:	af04      	add	r7, sp, #16
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
 8002378:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4618      	mov	r0, r3
 8002380:	f001 f84c 	bl	800341c <pvPortMalloc>
 8002384:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d013      	beq.n	80023b4 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 800238c:	2058      	movs	r0, #88	; 0x58
 800238e:	f001 f845 	bl	800341c <pvPortMalloc>
 8002392:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d008      	beq.n	80023ac <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800239a:	2258      	movs	r2, #88	; 0x58
 800239c:	2100      	movs	r1, #0
 800239e:	6978      	ldr	r0, [r7, #20]
 80023a0:	f001 fbb9 	bl	8003b16 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	631a      	str	r2, [r3, #48]	; 0x30
 80023aa:	e005      	b.n	80023b8 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80023ac:	6938      	ldr	r0, [r7, #16]
 80023ae:	f001 f961 	bl	8003674 <vPortFree>
 80023b2:	e001      	b.n	80023b8 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00d      	beq.n	80023da <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80023be:	2300      	movs	r3, #0
 80023c0:	9303      	str	r3, [sp, #12]
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	9302      	str	r3, [sp, #8]
 80023c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c8:	9301      	str	r3, [sp, #4]
 80023ca:	6a3b      	ldr	r3, [r7, #32]
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	68b9      	ldr	r1, [r7, #8]
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f000 f828 	bl	800242a <prvInitialiseNewTask>
        }

        return pxNewTCB;
 80023da:	697b      	ldr	r3, [r7, #20]
    }
 80023dc:	4618      	mov	r0, r3
 80023de:	3718      	adds	r7, #24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b088      	sub	sp, #32
 80023e8:	af02      	add	r7, sp, #8
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
 80023f0:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 80023f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f4:	9301      	str	r3, [sp, #4]
 80023f6:	6a3b      	ldr	r3, [r7, #32]
 80023f8:	9300      	str	r3, [sp, #0]
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	68b9      	ldr	r1, [r7, #8]
 8002400:	68f8      	ldr	r0, [r7, #12]
 8002402:	f7ff ffb3 	bl	800236c <prvCreateTask>
 8002406:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d005      	beq.n	800241a <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800240e:	6938      	ldr	r0, [r7, #16]
 8002410:	f000 f89a 	bl	8002548 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002414:	2301      	movs	r3, #1
 8002416:	617b      	str	r3, [r7, #20]
 8002418:	e002      	b.n	8002420 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800241a:	f04f 33ff 	mov.w	r3, #4294967295
 800241e:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8002420:	697b      	ldr	r3, [r7, #20]
    }
 8002422:	4618      	mov	r0, r3
 8002424:	3718      	adds	r7, #24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b088      	sub	sp, #32
 800242e:	af00      	add	r7, sp, #0
 8002430:	60f8      	str	r0, [r7, #12]
 8002432:	60b9      	str	r1, [r7, #8]
 8002434:	607a      	str	r2, [r7, #4]
 8002436:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8002438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800243a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	461a      	mov	r2, r3
 8002442:	21a5      	movs	r1, #165	; 0xa5
 8002444:	f001 fb67 	bl	8003b16 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8002448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800244a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002452:	3b01      	subs	r3, #1
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	4413      	add	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	f023 0307 	bic.w	r3, r3, #7
 8002460:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	f003 0307 	and.w	r3, r3, #7
 8002468:	2b00      	cmp	r3, #0
 800246a:	d00a      	beq.n	8002482 <prvInitialiseNewTask+0x58>
    __asm volatile
 800246c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002470:	f383 8811 	msr	BASEPRI, r3
 8002474:	f3bf 8f6f 	isb	sy
 8002478:	f3bf 8f4f 	dsb	sy
 800247c:	617b      	str	r3, [r7, #20]
}
 800247e:	bf00      	nop
 8002480:	e7fe      	b.n	8002480 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d01e      	beq.n	80024c6 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002488:	2300      	movs	r3, #0
 800248a:	61fb      	str	r3, [r7, #28]
 800248c:	e012      	b.n	80024b4 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800248e:	68ba      	ldr	r2, [r7, #8]
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	4413      	add	r3, r2
 8002494:	7819      	ldrb	r1, [r3, #0]
 8002496:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	4413      	add	r3, r2
 800249c:	3334      	adds	r3, #52	; 0x34
 800249e:	460a      	mov	r2, r1
 80024a0:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80024a2:	68ba      	ldr	r2, [r7, #8]
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	4413      	add	r3, r2
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d006      	beq.n	80024bc <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	3301      	adds	r3, #1
 80024b2:	61fb      	str	r3, [r7, #28]
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	2b09      	cmp	r3, #9
 80024b8:	d9e9      	bls.n	800248e <prvInitialiseNewTask+0x64>
 80024ba:	e000      	b.n	80024be <prvInitialiseNewTask+0x94>
            {
                break;
 80024bc:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 80024be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024c0:	2200      	movs	r2, #0
 80024c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80024c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	d90a      	bls.n	80024e2 <prvInitialiseNewTask+0xb8>
    __asm volatile
 80024cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024d0:	f383 8811 	msr	BASEPRI, r3
 80024d4:	f3bf 8f6f 	isb	sy
 80024d8:	f3bf 8f4f 	dsb	sy
 80024dc:	613b      	str	r3, [r7, #16]
}
 80024de:	bf00      	nop
 80024e0:	e7fe      	b.n	80024e0 <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80024e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e4:	2b04      	cmp	r3, #4
 80024e6:	d901      	bls.n	80024ec <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80024e8:	2304      	movs	r3, #4
 80024ea:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80024ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024f0:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80024f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024f6:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80024f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024fa:	3304      	adds	r3, #4
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff fec5 	bl	800228c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002504:	3318      	adds	r3, #24
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff fec0 	bl	800228c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800250c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800250e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002510:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8002512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002514:	f1c3 0205 	rsb	r2, r3, #5
 8002518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800251a:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800251c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800251e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002520:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	68f9      	ldr	r1, [r7, #12]
 8002526:	69b8      	ldr	r0, [r7, #24]
 8002528:	f000 fd20 	bl	8002f6c <pxPortInitialiseStack>
 800252c:	4602      	mov	r2, r0
 800252e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002530:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8002532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002534:	2b00      	cmp	r3, #0
 8002536:	d002      	beq.n	800253e <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800253a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800253c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800253e:	bf00      	nop
 8002540:	3720      	adds	r7, #32
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
	...

08002548 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8002550:	f000 fe82 	bl	8003258 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8002554:	4b41      	ldr	r3, [pc, #260]	; (800265c <prvAddNewTaskToReadyList+0x114>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	3301      	adds	r3, #1
 800255a:	4a40      	ldr	r2, [pc, #256]	; (800265c <prvAddNewTaskToReadyList+0x114>)
 800255c:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 800255e:	4b40      	ldr	r3, [pc, #256]	; (8002660 <prvAddNewTaskToReadyList+0x118>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d109      	bne.n	800257a <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8002566:	4a3e      	ldr	r2, [pc, #248]	; (8002660 <prvAddNewTaskToReadyList+0x118>)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800256c:	4b3b      	ldr	r3, [pc, #236]	; (800265c <prvAddNewTaskToReadyList+0x114>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2b01      	cmp	r3, #1
 8002572:	d110      	bne.n	8002596 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8002574:	f000 fbde 	bl	8002d34 <prvInitialiseTaskLists>
 8002578:	e00d      	b.n	8002596 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800257a:	4b3a      	ldr	r3, [pc, #232]	; (8002664 <prvAddNewTaskToReadyList+0x11c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d109      	bne.n	8002596 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002582:	4b37      	ldr	r3, [pc, #220]	; (8002660 <prvAddNewTaskToReadyList+0x118>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800258c:	429a      	cmp	r2, r3
 800258e:	d802      	bhi.n	8002596 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8002590:	4a33      	ldr	r2, [pc, #204]	; (8002660 <prvAddNewTaskToReadyList+0x118>)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8002596:	4b34      	ldr	r3, [pc, #208]	; (8002668 <prvAddNewTaskToReadyList+0x120>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	3301      	adds	r3, #1
 800259c:	4a32      	ldr	r2, [pc, #200]	; (8002668 <prvAddNewTaskToReadyList+0x120>)
 800259e:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80025a0:	4b31      	ldr	r3, [pc, #196]	; (8002668 <prvAddNewTaskToReadyList+0x120>)
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	641a      	str	r2, [r3, #64]	; 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ac:	2201      	movs	r2, #1
 80025ae:	409a      	lsls	r2, r3
 80025b0:	4b2e      	ldr	r3, [pc, #184]	; (800266c <prvAddNewTaskToReadyList+0x124>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	4a2d      	ldr	r2, [pc, #180]	; (800266c <prvAddNewTaskToReadyList+0x124>)
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025be:	492c      	ldr	r1, [pc, #176]	; (8002670 <prvAddNewTaskToReadyList+0x128>)
 80025c0:	4613      	mov	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4413      	add	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	440b      	add	r3, r1
 80025ca:	3304      	adds	r3, #4
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	60fb      	str	r3, [r7, #12]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	609a      	str	r2, [r3, #8]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	60da      	str	r2, [r3, #12]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	3204      	adds	r2, #4
 80025e6:	605a      	str	r2, [r3, #4]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	1d1a      	adds	r2, r3, #4
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	609a      	str	r2, [r3, #8]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025f4:	4613      	mov	r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	4413      	add	r3, r2
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	4a1c      	ldr	r2, [pc, #112]	; (8002670 <prvAddNewTaskToReadyList+0x128>)
 80025fe:	441a      	add	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	615a      	str	r2, [r3, #20]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002608:	4919      	ldr	r1, [pc, #100]	; (8002670 <prvAddNewTaskToReadyList+0x128>)
 800260a:	4613      	mov	r3, r2
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	4413      	add	r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	440b      	add	r3, r1
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800261a:	1c59      	adds	r1, r3, #1
 800261c:	4814      	ldr	r0, [pc, #80]	; (8002670 <prvAddNewTaskToReadyList+0x128>)
 800261e:	4613      	mov	r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	4413      	add	r3, r2
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	4403      	add	r3, r0
 8002628:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800262a:	f000 fe45 	bl	80032b8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800262e:	4b0d      	ldr	r3, [pc, #52]	; (8002664 <prvAddNewTaskToReadyList+0x11c>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00e      	beq.n	8002654 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8002636:	4b0a      	ldr	r3, [pc, #40]	; (8002660 <prvAddNewTaskToReadyList+0x118>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002640:	429a      	cmp	r2, r3
 8002642:	d207      	bcs.n	8002654 <prvAddNewTaskToReadyList+0x10c>
 8002644:	4b0b      	ldr	r3, [pc, #44]	; (8002674 <prvAddNewTaskToReadyList+0x12c>)
 8002646:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	f3bf 8f4f 	dsb	sy
 8002650:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002654:	bf00      	nop
 8002656:	3710      	adds	r7, #16
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	200001b0 	.word	0x200001b0
 8002660:	200000d8 	.word	0x200000d8
 8002664:	200001bc 	.word	0x200001bc
 8002668:	200001cc 	.word	0x200001cc
 800266c:	200001b8 	.word	0x200001b8
 8002670:	200000dc 	.word	0x200000dc
 8002674:	e000ed04 	.word	0xe000ed04

08002678 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8002680:	2300      	movs	r3, #0
 8002682:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d017      	beq.n	80026ba <vTaskDelay+0x42>
        {
            vTaskSuspendAll();
 800268a:	f000 f8b1 	bl	80027f0 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 800268e:	4b12      	ldr	r3, [pc, #72]	; (80026d8 <vTaskDelay+0x60>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d00a      	beq.n	80026ac <vTaskDelay+0x34>
    __asm volatile
 8002696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800269a:	f383 8811 	msr	BASEPRI, r3
 800269e:	f3bf 8f6f 	isb	sy
 80026a2:	f3bf 8f4f 	dsb	sy
 80026a6:	60bb      	str	r3, [r7, #8]
}
 80026a8:	bf00      	nop
 80026aa:	e7fe      	b.n	80026aa <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80026ac:	2100      	movs	r1, #0
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f000 fbda 	bl	8002e68 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80026b4:	f000 f8aa 	bl	800280c <xTaskResumeAll>
 80026b8:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d107      	bne.n	80026d0 <vTaskDelay+0x58>
        {
            taskYIELD_WITHIN_API();
 80026c0:	4b06      	ldr	r3, [pc, #24]	; (80026dc <vTaskDelay+0x64>)
 80026c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	f3bf 8f4f 	dsb	sy
 80026cc:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 80026d0:	bf00      	nop
 80026d2:	3710      	adds	r7, #16
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	200001d8 	.word	0x200001d8
 80026dc:	e000ed04 	.word	0xe000ed04

080026e0 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b08a      	sub	sp, #40	; 0x28
 80026e4:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 80026e6:	2301      	movs	r3, #1
 80026e8:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80026ea:	2300      	movs	r3, #0
 80026ec:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80026ee:	2300      	movs	r3, #0
 80026f0:	617b      	str	r3, [r7, #20]
 80026f2:	e011      	b.n	8002718 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 80026f4:	4a1c      	ldr	r2, [pc, #112]	; (8002768 <prvCreateIdleTasks+0x88>)
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	4413      	add	r3, r2
 80026fa:	7819      	ldrb	r1, [r3, #0]
 80026fc:	1d3a      	adds	r2, r7, #4
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	4413      	add	r3, r2
 8002702:	460a      	mov	r2, r1
 8002704:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8002706:	1d3a      	adds	r2, r7, #4
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	4413      	add	r3, r2
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d006      	beq.n	8002720 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	3301      	adds	r3, #1
 8002716:	617b      	str	r3, [r7, #20]
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	2b09      	cmp	r3, #9
 800271c:	ddea      	ble.n	80026f4 <prvCreateIdleTasks+0x14>
 800271e:	e000      	b.n	8002722 <prvCreateIdleTasks+0x42>
        {
            break;
 8002720:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8002722:	2300      	movs	r3, #0
 8002724:	61bb      	str	r3, [r7, #24]
 8002726:	e015      	b.n	8002754 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8002728:	4b10      	ldr	r3, [pc, #64]	; (800276c <prvCreateIdleTasks+0x8c>)
 800272a:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4a0f      	ldr	r2, [pc, #60]	; (8002770 <prvCreateIdleTasks+0x90>)
 8002732:	4413      	add	r3, r2
 8002734:	1d39      	adds	r1, r7, #4
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	2300      	movs	r3, #0
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	2300      	movs	r3, #0
 800273e:	2282      	movs	r2, #130	; 0x82
 8002740:	6938      	ldr	r0, [r7, #16]
 8002742:	f7ff fe4f 	bl	80023e4 <xTaskCreate>
 8002746:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d006      	beq.n	800275c <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800274e:	69bb      	ldr	r3, [r7, #24]
 8002750:	3301      	adds	r3, #1
 8002752:	61bb      	str	r3, [r7, #24]
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	2b00      	cmp	r3, #0
 8002758:	dde6      	ble.n	8002728 <prvCreateIdleTasks+0x48>
 800275a:	e000      	b.n	800275e <prvCreateIdleTasks+0x7e>
        {
            break;
 800275c:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800275e:	69fb      	ldr	r3, [r7, #28]
}
 8002760:	4618      	mov	r0, r3
 8002762:	3720      	adds	r7, #32
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	0800480c 	.word	0x0800480c
 800276c:	08002d05 	.word	0x08002d05
 8002770:	200001d4 	.word	0x200001d4

08002774 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800277a:	f7ff ffb1 	bl	80026e0 <prvCreateIdleTasks>
 800277e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d116      	bne.n	80027b4 <vTaskStartScheduler+0x40>
    __asm volatile
 8002786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800278a:	f383 8811 	msr	BASEPRI, r3
 800278e:	f3bf 8f6f 	isb	sy
 8002792:	f3bf 8f4f 	dsb	sy
 8002796:	60bb      	str	r3, [r7, #8]
}
 8002798:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800279a:	4b11      	ldr	r3, [pc, #68]	; (80027e0 <vTaskStartScheduler+0x6c>)
 800279c:	f04f 32ff 	mov.w	r2, #4294967295
 80027a0:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80027a2:	4b10      	ldr	r3, [pc, #64]	; (80027e4 <vTaskStartScheduler+0x70>)
 80027a4:	2201      	movs	r2, #1
 80027a6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80027a8:	4b0f      	ldr	r3, [pc, #60]	; (80027e8 <vTaskStartScheduler+0x74>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 80027ae:	f000 fc69 	bl	8003084 <xPortStartScheduler>
 80027b2:	e00e      	b.n	80027d2 <vTaskStartScheduler+0x5e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ba:	d10a      	bne.n	80027d2 <vTaskStartScheduler+0x5e>
    __asm volatile
 80027bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027c0:	f383 8811 	msr	BASEPRI, r3
 80027c4:	f3bf 8f6f 	isb	sy
 80027c8:	f3bf 8f4f 	dsb	sy
 80027cc:	607b      	str	r3, [r7, #4]
}
 80027ce:	bf00      	nop
 80027d0:	e7fe      	b.n	80027d0 <vTaskStartScheduler+0x5c>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80027d2:	4b06      	ldr	r3, [pc, #24]	; (80027ec <vTaskStartScheduler+0x78>)
 80027d4:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 80027d6:	bf00      	nop
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	200001d0 	.word	0x200001d0
 80027e4:	200001bc 	.word	0x200001bc
 80027e8:	200001b4 	.word	0x200001b4
 80027ec:	2000000c 	.word	0x2000000c

080027f0 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80027f4:	4b04      	ldr	r3, [pc, #16]	; (8002808 <vTaskSuspendAll+0x18>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	3301      	adds	r3, #1
 80027fa:	4a03      	ldr	r2, [pc, #12]	; (8002808 <vTaskSuspendAll+0x18>)
 80027fc:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 80027fe:	bf00      	nop
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	200001d8 	.word	0x200001d8

0800280c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b088      	sub	sp, #32
 8002810:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002812:	2300      	movs	r3, #0
 8002814:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002816:	2300      	movs	r3, #0
 8002818:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800281a:	f000 fd1d 	bl	8003258 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800281e:	2300      	movs	r3, #0
 8002820:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8002822:	4b75      	ldr	r3, [pc, #468]	; (80029f8 <xTaskResumeAll+0x1ec>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d10a      	bne.n	8002840 <xTaskResumeAll+0x34>
    __asm volatile
 800282a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800282e:	f383 8811 	msr	BASEPRI, r3
 8002832:	f3bf 8f6f 	isb	sy
 8002836:	f3bf 8f4f 	dsb	sy
 800283a:	603b      	str	r3, [r7, #0]
}
 800283c:	bf00      	nop
 800283e:	e7fe      	b.n	800283e <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8002840:	4b6d      	ldr	r3, [pc, #436]	; (80029f8 <xTaskResumeAll+0x1ec>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	3b01      	subs	r3, #1
 8002846:	4a6c      	ldr	r2, [pc, #432]	; (80029f8 <xTaskResumeAll+0x1ec>)
 8002848:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800284a:	4b6b      	ldr	r3, [pc, #428]	; (80029f8 <xTaskResumeAll+0x1ec>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2b00      	cmp	r3, #0
 8002850:	f040 80ca 	bne.w	80029e8 <xTaskResumeAll+0x1dc>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002854:	4b69      	ldr	r3, [pc, #420]	; (80029fc <xTaskResumeAll+0x1f0>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 80c5 	beq.w	80029e8 <xTaskResumeAll+0x1dc>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800285e:	e08e      	b.n	800297e <xTaskResumeAll+0x172>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002860:	4b67      	ldr	r3, [pc, #412]	; (8002a00 <xTaskResumeAll+0x1f4>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800286c:	60fb      	str	r3, [r7, #12]
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	69fa      	ldr	r2, [r7, #28]
 8002874:	6a12      	ldr	r2, [r2, #32]
 8002876:	609a      	str	r2, [r3, #8]
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	6a1b      	ldr	r3, [r3, #32]
 800287c:	69fa      	ldr	r2, [r7, #28]
 800287e:	69d2      	ldr	r2, [r2, #28]
 8002880:	605a      	str	r2, [r3, #4]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	685a      	ldr	r2, [r3, #4]
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	3318      	adds	r3, #24
 800288a:	429a      	cmp	r2, r3
 800288c:	d103      	bne.n	8002896 <xTaskResumeAll+0x8a>
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	6a1a      	ldr	r2, [r3, #32]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	605a      	str	r2, [r3, #4]
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	2200      	movs	r2, #0
 800289a:	629a      	str	r2, [r3, #40]	; 0x28
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	1e5a      	subs	r2, r3, #1
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	60bb      	str	r3, [r7, #8]
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	69fa      	ldr	r2, [r7, #28]
 80028b2:	68d2      	ldr	r2, [r2, #12]
 80028b4:	609a      	str	r2, [r3, #8]
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	69fa      	ldr	r2, [r7, #28]
 80028bc:	6892      	ldr	r2, [r2, #8]
 80028be:	605a      	str	r2, [r3, #4]
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	3304      	adds	r3, #4
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d103      	bne.n	80028d4 <xTaskResumeAll+0xc8>
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	68da      	ldr	r2, [r3, #12]
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	605a      	str	r2, [r3, #4]
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	2200      	movs	r2, #0
 80028d8:	615a      	str	r2, [r3, #20]
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	1e5a      	subs	r2, r3, #1
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e8:	2201      	movs	r2, #1
 80028ea:	409a      	lsls	r2, r3
 80028ec:	4b45      	ldr	r3, [pc, #276]	; (8002a04 <xTaskResumeAll+0x1f8>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	4a44      	ldr	r2, [pc, #272]	; (8002a04 <xTaskResumeAll+0x1f8>)
 80028f4:	6013      	str	r3, [r2, #0]
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028fa:	4943      	ldr	r1, [pc, #268]	; (8002a08 <xTaskResumeAll+0x1fc>)
 80028fc:	4613      	mov	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	4413      	add	r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	3304      	adds	r3, #4
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	607b      	str	r3, [r7, #4]
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	609a      	str	r2, [r3, #8]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	689a      	ldr	r2, [r3, #8]
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	60da      	str	r2, [r3, #12]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	69fa      	ldr	r2, [r7, #28]
 8002920:	3204      	adds	r2, #4
 8002922:	605a      	str	r2, [r3, #4]
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	1d1a      	adds	r2, r3, #4
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002930:	4613      	mov	r3, r2
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	4413      	add	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	4a33      	ldr	r2, [pc, #204]	; (8002a08 <xTaskResumeAll+0x1fc>)
 800293a:	441a      	add	r2, r3
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	615a      	str	r2, [r3, #20]
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002944:	4930      	ldr	r1, [pc, #192]	; (8002a08 <xTaskResumeAll+0x1fc>)
 8002946:	4613      	mov	r3, r2
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	4413      	add	r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	440b      	add	r3, r1
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	69fa      	ldr	r2, [r7, #28]
 8002954:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002956:	1c59      	adds	r1, r3, #1
 8002958:	482b      	ldr	r0, [pc, #172]	; (8002a08 <xTaskResumeAll+0x1fc>)
 800295a:	4613      	mov	r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4413      	add	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4403      	add	r3, r0
 8002964:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800296a:	4b28      	ldr	r3, [pc, #160]	; (8002a0c <xTaskResumeAll+0x200>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002970:	429a      	cmp	r2, r3
 8002972:	d904      	bls.n	800297e <xTaskResumeAll+0x172>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8002974:	4a26      	ldr	r2, [pc, #152]	; (8002a10 <xTaskResumeAll+0x204>)
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	2101      	movs	r1, #1
 800297a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800297e:	4b20      	ldr	r3, [pc, #128]	; (8002a00 <xTaskResumeAll+0x1f4>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	f47f af6c 	bne.w	8002860 <xTaskResumeAll+0x54>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <xTaskResumeAll+0x186>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800298e:	f000 fa4f 	bl	8002e30 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002992:	4b20      	ldr	r3, [pc, #128]	; (8002a14 <xTaskResumeAll+0x208>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d012      	beq.n	80029c4 <xTaskResumeAll+0x1b8>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800299e:	f000 f83d 	bl	8002a1c <xTaskIncrementTick>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d004      	beq.n	80029b2 <xTaskResumeAll+0x1a6>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 80029a8:	4a19      	ldr	r2, [pc, #100]	; (8002a10 <xTaskResumeAll+0x204>)
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	2101      	movs	r1, #1
 80029ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	3b01      	subs	r3, #1
 80029b6:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1ef      	bne.n	800299e <xTaskResumeAll+0x192>

                            xPendedTicks = 0;
 80029be:	4b15      	ldr	r3, [pc, #84]	; (8002a14 <xTaskResumeAll+0x208>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80029c4:	4a12      	ldr	r2, [pc, #72]	; (8002a10 <xTaskResumeAll+0x204>)
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00b      	beq.n	80029e8 <xTaskResumeAll+0x1dc>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80029d0:	2301      	movs	r3, #1
 80029d2:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80029d4:	4b0d      	ldr	r3, [pc, #52]	; (8002a0c <xTaskResumeAll+0x200>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4b0f      	ldr	r3, [pc, #60]	; (8002a18 <xTaskResumeAll+0x20c>)
 80029da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029de:	601a      	str	r2, [r3, #0]
 80029e0:	f3bf 8f4f 	dsb	sy
 80029e4:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80029e8:	f000 fc66 	bl	80032b8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 80029ec:	69bb      	ldr	r3, [r7, #24]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3720      	adds	r7, #32
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	200001d8 	.word	0x200001d8
 80029fc:	200001b0 	.word	0x200001b0
 8002a00:	20000170 	.word	0x20000170
 8002a04:	200001b8 	.word	0x200001b8
 8002a08:	200000dc 	.word	0x200000dc
 8002a0c:	200000d8 	.word	0x200000d8
 8002a10:	200001c4 	.word	0x200001c4
 8002a14:	200001c0 	.word	0x200001c0
 8002a18:	e000ed04 	.word	0xe000ed04

08002a1c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08a      	sub	sp, #40	; 0x28
 8002a20:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002a22:	2300      	movs	r3, #0
 8002a24:	627b      	str	r3, [r7, #36]	; 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8002a26:	4b7e      	ldr	r3, [pc, #504]	; (8002c20 <xTaskIncrementTick+0x204>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	f040 80ee 	bne.w	8002c0c <xTaskIncrementTick+0x1f0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002a30:	4b7c      	ldr	r3, [pc, #496]	; (8002c24 <xTaskIncrementTick+0x208>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	3301      	adds	r3, #1
 8002a36:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002a38:	4a7a      	ldr	r2, [pc, #488]	; (8002c24 <xTaskIncrementTick+0x208>)
 8002a3a:	6a3b      	ldr	r3, [r7, #32]
 8002a3c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8002a3e:	6a3b      	ldr	r3, [r7, #32]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d120      	bne.n	8002a86 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002a44:	4b78      	ldr	r3, [pc, #480]	; (8002c28 <xTaskIncrementTick+0x20c>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d00a      	beq.n	8002a64 <xTaskIncrementTick+0x48>
    __asm volatile
 8002a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a52:	f383 8811 	msr	BASEPRI, r3
 8002a56:	f3bf 8f6f 	isb	sy
 8002a5a:	f3bf 8f4f 	dsb	sy
 8002a5e:	607b      	str	r3, [r7, #4]
}
 8002a60:	bf00      	nop
 8002a62:	e7fe      	b.n	8002a62 <xTaskIncrementTick+0x46>
 8002a64:	4b70      	ldr	r3, [pc, #448]	; (8002c28 <xTaskIncrementTick+0x20c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	61fb      	str	r3, [r7, #28]
 8002a6a:	4b70      	ldr	r3, [pc, #448]	; (8002c2c <xTaskIncrementTick+0x210>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a6e      	ldr	r2, [pc, #440]	; (8002c28 <xTaskIncrementTick+0x20c>)
 8002a70:	6013      	str	r3, [r2, #0]
 8002a72:	4a6e      	ldr	r2, [pc, #440]	; (8002c2c <xTaskIncrementTick+0x210>)
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	6013      	str	r3, [r2, #0]
 8002a78:	4b6d      	ldr	r3, [pc, #436]	; (8002c30 <xTaskIncrementTick+0x214>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	4a6c      	ldr	r2, [pc, #432]	; (8002c30 <xTaskIncrementTick+0x214>)
 8002a80:	6013      	str	r3, [r2, #0]
 8002a82:	f000 f9d5 	bl	8002e30 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002a86:	4b6b      	ldr	r3, [pc, #428]	; (8002c34 <xTaskIncrementTick+0x218>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	6a3a      	ldr	r2, [r7, #32]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	f0c0 80a8 	bcc.w	8002be2 <xTaskIncrementTick+0x1c6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a92:	4b65      	ldr	r3, [pc, #404]	; (8002c28 <xTaskIncrementTick+0x20c>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d104      	bne.n	8002aa6 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8002a9c:	4b65      	ldr	r3, [pc, #404]	; (8002c34 <xTaskIncrementTick+0x218>)
 8002a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa2:	601a      	str	r2, [r3, #0]
                    break;
 8002aa4:	e09d      	b.n	8002be2 <xTaskIncrementTick+0x1c6>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002aa6:	4b60      	ldr	r3, [pc, #384]	; (8002c28 <xTaskIncrementTick+0x20c>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002ab6:	6a3a      	ldr	r2, [r7, #32]
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d203      	bcs.n	8002ac6 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002abe:	4a5d      	ldr	r2, [pc, #372]	; (8002c34 <xTaskIncrementTick+0x218>)
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	6013      	str	r3, [r2, #0]
                        break;
 8002ac4:	e08d      	b.n	8002be2 <xTaskIncrementTick+0x1c6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	695b      	ldr	r3, [r3, #20]
 8002aca:	613b      	str	r3, [r7, #16]
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	68d2      	ldr	r2, [r2, #12]
 8002ad4:	609a      	str	r2, [r3, #8]
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	6892      	ldr	r2, [r2, #8]
 8002ade:	605a      	str	r2, [r3, #4]
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	685a      	ldr	r2, [r3, #4]
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	3304      	adds	r3, #4
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d103      	bne.n	8002af4 <xTaskIncrementTick+0xd8>
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	2200      	movs	r2, #0
 8002af8:	615a      	str	r2, [r3, #20]
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	1e5a      	subs	r2, r3, #1
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d01e      	beq.n	8002b4a <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b10:	60fb      	str	r3, [r7, #12]
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	69db      	ldr	r3, [r3, #28]
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	6a12      	ldr	r2, [r2, #32]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	6a1b      	ldr	r3, [r3, #32]
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	69d2      	ldr	r2, [r2, #28]
 8002b24:	605a      	str	r2, [r3, #4]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	3318      	adds	r3, #24
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d103      	bne.n	8002b3a <xTaskIncrementTick+0x11e>
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	6a1a      	ldr	r2, [r3, #32]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	605a      	str	r2, [r3, #4]
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	629a      	str	r2, [r3, #40]	; 0x28
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	1e5a      	subs	r2, r3, #1
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b4e:	2201      	movs	r2, #1
 8002b50:	409a      	lsls	r2, r3
 8002b52:	4b39      	ldr	r3, [pc, #228]	; (8002c38 <xTaskIncrementTick+0x21c>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	4a37      	ldr	r2, [pc, #220]	; (8002c38 <xTaskIncrementTick+0x21c>)
 8002b5a:	6013      	str	r3, [r2, #0]
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b60:	4936      	ldr	r1, [pc, #216]	; (8002c3c <xTaskIncrementTick+0x220>)
 8002b62:	4613      	mov	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	440b      	add	r3, r1
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	60bb      	str	r3, [r7, #8]
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	68ba      	ldr	r2, [r7, #8]
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	689a      	ldr	r2, [r3, #8]
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	60da      	str	r2, [r3, #12]
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	3204      	adds	r2, #4
 8002b88:	605a      	str	r2, [r3, #4]
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	1d1a      	adds	r2, r3, #4
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	609a      	str	r2, [r3, #8]
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b96:	4613      	mov	r3, r2
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	4413      	add	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	4a27      	ldr	r2, [pc, #156]	; (8002c3c <xTaskIncrementTick+0x220>)
 8002ba0:	441a      	add	r2, r3
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	615a      	str	r2, [r3, #20]
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002baa:	4924      	ldr	r1, [pc, #144]	; (8002c3c <xTaskIncrementTick+0x220>)
 8002bac:	4613      	mov	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	440b      	add	r3, r1
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002bbc:	1c59      	adds	r1, r3, #1
 8002bbe:	481f      	ldr	r0, [pc, #124]	; (8002c3c <xTaskIncrementTick+0x220>)
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	4413      	add	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4403      	add	r3, r0
 8002bca:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bd0:	4b1b      	ldr	r3, [pc, #108]	; (8002c40 <xTaskIncrementTick+0x224>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	f67f af5b 	bls.w	8002a92 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002be0:	e757      	b.n	8002a92 <xTaskIncrementTick+0x76>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8002be2:	4b17      	ldr	r3, [pc, #92]	; (8002c40 <xTaskIncrementTick+0x224>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002be8:	4914      	ldr	r1, [pc, #80]	; (8002c3c <xTaskIncrementTick+0x220>)
 8002bea:	4613      	mov	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d901      	bls.n	8002bfe <xTaskIncrementTick+0x1e2>
                {
                    xSwitchRequired = pdTRUE;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	627b      	str	r3, [r7, #36]	; 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8002bfe:	4b11      	ldr	r3, [pc, #68]	; (8002c44 <xTaskIncrementTick+0x228>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d007      	beq.n	8002c16 <xTaskIncrementTick+0x1fa>
                {
                    xSwitchRequired = pdTRUE;
 8002c06:	2301      	movs	r3, #1
 8002c08:	627b      	str	r3, [r7, #36]	; 0x24
 8002c0a:	e004      	b.n	8002c16 <xTaskIncrementTick+0x1fa>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8002c0c:	4b0e      	ldr	r3, [pc, #56]	; (8002c48 <xTaskIncrementTick+0x22c>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	3301      	adds	r3, #1
 8002c12:	4a0d      	ldr	r2, [pc, #52]	; (8002c48 <xTaskIncrementTick+0x22c>)
 8002c14:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8002c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3728      	adds	r7, #40	; 0x28
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	200001d8 	.word	0x200001d8
 8002c24:	200001b4 	.word	0x200001b4
 8002c28:	20000168 	.word	0x20000168
 8002c2c:	2000016c 	.word	0x2000016c
 8002c30:	200001c8 	.word	0x200001c8
 8002c34:	200001d0 	.word	0x200001d0
 8002c38:	200001b8 	.word	0x200001b8
 8002c3c:	200000dc 	.word	0x200000dc
 8002c40:	200000d8 	.word	0x200000d8
 8002c44:	200001c4 	.word	0x200001c4
 8002c48:	200001c0 	.word	0x200001c0

08002c4c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8002c4c:	b480      	push	{r7}
 8002c4e:	b087      	sub	sp, #28
 8002c50:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8002c52:	4b27      	ldr	r3, [pc, #156]	; (8002cf0 <vTaskSwitchContext+0xa4>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d003      	beq.n	8002c62 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8002c5a:	4b26      	ldr	r3, [pc, #152]	; (8002cf4 <vTaskSwitchContext+0xa8>)
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8002c60:	e040      	b.n	8002ce4 <vTaskSwitchContext+0x98>
            xYieldPendings[ 0 ] = pdFALSE;
 8002c62:	4b24      	ldr	r3, [pc, #144]	; (8002cf4 <vTaskSwitchContext+0xa8>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8002c68:	4b23      	ldr	r3, [pc, #140]	; (8002cf8 <vTaskSwitchContext+0xac>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	fab3 f383 	clz	r3, r3
 8002c74:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8002c76:	7afb      	ldrb	r3, [r7, #11]
 8002c78:	f1c3 031f 	rsb	r3, r3, #31
 8002c7c:	617b      	str	r3, [r7, #20]
 8002c7e:	491f      	ldr	r1, [pc, #124]	; (8002cfc <vTaskSwitchContext+0xb0>)
 8002c80:	697a      	ldr	r2, [r7, #20]
 8002c82:	4613      	mov	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4413      	add	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	440b      	add	r3, r1
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10a      	bne.n	8002ca8 <vTaskSwitchContext+0x5c>
    __asm volatile
 8002c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c96:	f383 8811 	msr	BASEPRI, r3
 8002c9a:	f3bf 8f6f 	isb	sy
 8002c9e:	f3bf 8f4f 	dsb	sy
 8002ca2:	607b      	str	r3, [r7, #4]
}
 8002ca4:	bf00      	nop
 8002ca6:	e7fe      	b.n	8002ca6 <vTaskSwitchContext+0x5a>
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	4613      	mov	r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	4413      	add	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4a12      	ldr	r2, [pc, #72]	; (8002cfc <vTaskSwitchContext+0xb0>)
 8002cb4:	4413      	add	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	605a      	str	r2, [r3, #4]
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	685a      	ldr	r2, [r3, #4]
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	3308      	adds	r3, #8
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d103      	bne.n	8002cd6 <vTaskSwitchContext+0x8a>
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	68da      	ldr	r2, [r3, #12]
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	605a      	str	r2, [r3, #4]
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	4a08      	ldr	r2, [pc, #32]	; (8002d00 <vTaskSwitchContext+0xb4>)
 8002cde:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8002ce0:	4b07      	ldr	r3, [pc, #28]	; (8002d00 <vTaskSwitchContext+0xb4>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
    }
 8002ce4:	bf00      	nop
 8002ce6:	371c      	adds	r7, #28
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr
 8002cf0:	200001d8 	.word	0x200001d8
 8002cf4:	200001c4 	.word	0x200001c4
 8002cf8:	200001b8 	.word	0x200001b8
 8002cfc:	200000dc 	.word	0x200000dc
 8002d00:	200000d8 	.word	0x200000d8

08002d04 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002d0c:	f000 f852 	bl	8002db4 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8002d10:	4b06      	ldr	r3, [pc, #24]	; (8002d2c <prvIdleTask+0x28>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d9f9      	bls.n	8002d0c <prvIdleTask+0x8>
            {
                taskYIELD();
 8002d18:	4b05      	ldr	r3, [pc, #20]	; (8002d30 <prvIdleTask+0x2c>)
 8002d1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	f3bf 8f4f 	dsb	sy
 8002d24:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002d28:	e7f0      	b.n	8002d0c <prvIdleTask+0x8>
 8002d2a:	bf00      	nop
 8002d2c:	200000dc 	.word	0x200000dc
 8002d30:	e000ed04 	.word	0xe000ed04

08002d34 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	607b      	str	r3, [r7, #4]
 8002d3e:	e00c      	b.n	8002d5a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	4613      	mov	r3, r2
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	4413      	add	r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	4a12      	ldr	r2, [pc, #72]	; (8002d94 <prvInitialiseTaskLists+0x60>)
 8002d4c:	4413      	add	r3, r2
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff fa7c 	bl	800224c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	3301      	adds	r3, #1
 8002d58:	607b      	str	r3, [r7, #4]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2b04      	cmp	r3, #4
 8002d5e:	d9ef      	bls.n	8002d40 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002d60:	480d      	ldr	r0, [pc, #52]	; (8002d98 <prvInitialiseTaskLists+0x64>)
 8002d62:	f7ff fa73 	bl	800224c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002d66:	480d      	ldr	r0, [pc, #52]	; (8002d9c <prvInitialiseTaskLists+0x68>)
 8002d68:	f7ff fa70 	bl	800224c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002d6c:	480c      	ldr	r0, [pc, #48]	; (8002da0 <prvInitialiseTaskLists+0x6c>)
 8002d6e:	f7ff fa6d 	bl	800224c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8002d72:	480c      	ldr	r0, [pc, #48]	; (8002da4 <prvInitialiseTaskLists+0x70>)
 8002d74:	f7ff fa6a 	bl	800224c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002d78:	480b      	ldr	r0, [pc, #44]	; (8002da8 <prvInitialiseTaskLists+0x74>)
 8002d7a:	f7ff fa67 	bl	800224c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002d7e:	4b0b      	ldr	r3, [pc, #44]	; (8002dac <prvInitialiseTaskLists+0x78>)
 8002d80:	4a05      	ldr	r2, [pc, #20]	; (8002d98 <prvInitialiseTaskLists+0x64>)
 8002d82:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002d84:	4b0a      	ldr	r3, [pc, #40]	; (8002db0 <prvInitialiseTaskLists+0x7c>)
 8002d86:	4a05      	ldr	r2, [pc, #20]	; (8002d9c <prvInitialiseTaskLists+0x68>)
 8002d88:	601a      	str	r2, [r3, #0]
}
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	200000dc 	.word	0x200000dc
 8002d98:	20000140 	.word	0x20000140
 8002d9c:	20000154 	.word	0x20000154
 8002da0:	20000170 	.word	0x20000170
 8002da4:	20000184 	.word	0x20000184
 8002da8:	2000019c 	.word	0x2000019c
 8002dac:	20000168 	.word	0x20000168
 8002db0:	2000016c 	.word	0x2000016c

08002db4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002dba:	e019      	b.n	8002df0 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8002dbc:	f000 fa4c 	bl	8003258 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002dc0:	4b10      	ldr	r3, [pc, #64]	; (8002e04 <prvCheckTasksWaitingTermination+0x50>)
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	3304      	adds	r3, #4
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff faa3 	bl	8002318 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8002dd2:	4b0d      	ldr	r3, [pc, #52]	; (8002e08 <prvCheckTasksWaitingTermination+0x54>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	4a0b      	ldr	r2, [pc, #44]	; (8002e08 <prvCheckTasksWaitingTermination+0x54>)
 8002dda:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8002ddc:	4b0b      	ldr	r3, [pc, #44]	; (8002e0c <prvCheckTasksWaitingTermination+0x58>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	3b01      	subs	r3, #1
 8002de2:	4a0a      	ldr	r2, [pc, #40]	; (8002e0c <prvCheckTasksWaitingTermination+0x58>)
 8002de4:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8002de6:	f000 fa67 	bl	80032b8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 f810 	bl	8002e10 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002df0:	4b06      	ldr	r3, [pc, #24]	; (8002e0c <prvCheckTasksWaitingTermination+0x58>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d1e1      	bne.n	8002dbc <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8002df8:	bf00      	nop
 8002dfa:	bf00      	nop
 8002dfc:	3708      	adds	r7, #8
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20000184 	.word	0x20000184
 8002e08:	200001b0 	.word	0x200001b0
 8002e0c:	20000198 	.word	0x20000198

08002e10 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f000 fc29 	bl	8003674 <vPortFree>
            vPortFree( pxTCB );
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f000 fc26 	bl	8003674 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002e28:	bf00      	nop
 8002e2a:	3708      	adds	r7, #8
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e34:	4b0a      	ldr	r3, [pc, #40]	; (8002e60 <prvResetNextTaskUnblockTime+0x30>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d104      	bne.n	8002e48 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002e3e:	4b09      	ldr	r3, [pc, #36]	; (8002e64 <prvResetNextTaskUnblockTime+0x34>)
 8002e40:	f04f 32ff 	mov.w	r2, #4294967295
 8002e44:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002e46:	e005      	b.n	8002e54 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002e48:	4b05      	ldr	r3, [pc, #20]	; (8002e60 <prvResetNextTaskUnblockTime+0x30>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a04      	ldr	r2, [pc, #16]	; (8002e64 <prvResetNextTaskUnblockTime+0x34>)
 8002e52:	6013      	str	r3, [r2, #0]
}
 8002e54:	bf00      	nop
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	20000168 	.word	0x20000168
 8002e64:	200001d0 	.word	0x200001d0

08002e68 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b088      	sub	sp, #32
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002e72:	4b37      	ldr	r3, [pc, #220]	; (8002f50 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8002e78:	4b36      	ldr	r3, [pc, #216]	; (8002f54 <prvAddCurrentTaskToDelayedList+0xec>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8002e7e:	4b36      	ldr	r3, [pc, #216]	; (8002f58 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002e84:	4b35      	ldr	r3, [pc, #212]	; (8002f5c <prvAddCurrentTaskToDelayedList+0xf4>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	3304      	adds	r3, #4
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff fa44 	bl	8002318 <uxListRemove>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d10b      	bne.n	8002eae <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002e96:	4b31      	ldr	r3, [pc, #196]	; (8002f5c <prvAddCurrentTaskToDelayedList+0xf4>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	43da      	mvns	r2, r3
 8002ea4:	4b2e      	ldr	r3, [pc, #184]	; (8002f60 <prvAddCurrentTaskToDelayedList+0xf8>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	4a2d      	ldr	r2, [pc, #180]	; (8002f60 <prvAddCurrentTaskToDelayedList+0xf8>)
 8002eac:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb4:	d124      	bne.n	8002f00 <prvAddCurrentTaskToDelayedList+0x98>
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d021      	beq.n	8002f00 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ebc:	4b29      	ldr	r3, [pc, #164]	; (8002f64 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	613b      	str	r3, [r7, #16]
 8002ec2:	4b26      	ldr	r3, [pc, #152]	; (8002f5c <prvAddCurrentTaskToDelayedList+0xf4>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	693a      	ldr	r2, [r7, #16]
 8002ec8:	609a      	str	r2, [r3, #8]
 8002eca:	4b24      	ldr	r3, [pc, #144]	; (8002f5c <prvAddCurrentTaskToDelayedList+0xf4>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	6892      	ldr	r2, [r2, #8]
 8002ed2:	60da      	str	r2, [r3, #12]
 8002ed4:	4b21      	ldr	r3, [pc, #132]	; (8002f5c <prvAddCurrentTaskToDelayedList+0xf4>)
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	3204      	adds	r2, #4
 8002ede:	605a      	str	r2, [r3, #4]
 8002ee0:	4b1e      	ldr	r3, [pc, #120]	; (8002f5c <prvAddCurrentTaskToDelayedList+0xf4>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	1d1a      	adds	r2, r3, #4
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	609a      	str	r2, [r3, #8]
 8002eea:	4b1c      	ldr	r3, [pc, #112]	; (8002f5c <prvAddCurrentTaskToDelayedList+0xf4>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a1d      	ldr	r2, [pc, #116]	; (8002f64 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002ef0:	615a      	str	r2, [r3, #20]
 8002ef2:	4b1c      	ldr	r3, [pc, #112]	; (8002f64 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	4a1a      	ldr	r2, [pc, #104]	; (8002f64 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002efa:	6013      	str	r3, [r2, #0]
 8002efc:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002efe:	e022      	b.n	8002f46 <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8002f00:	69fa      	ldr	r2, [r7, #28]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4413      	add	r3, r2
 8002f06:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002f08:	4b14      	ldr	r3, [pc, #80]	; (8002f5c <prvAddCurrentTaskToDelayedList+0xf4>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d207      	bcs.n	8002f28 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002f18:	4b10      	ldr	r3, [pc, #64]	; (8002f5c <prvAddCurrentTaskToDelayedList+0xf4>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	3304      	adds	r3, #4
 8002f1e:	4619      	mov	r1, r3
 8002f20:	6978      	ldr	r0, [r7, #20]
 8002f22:	f7ff f9c0 	bl	80022a6 <vListInsert>
}
 8002f26:	e00e      	b.n	8002f46 <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002f28:	4b0c      	ldr	r3, [pc, #48]	; (8002f5c <prvAddCurrentTaskToDelayedList+0xf4>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	3304      	adds	r3, #4
 8002f2e:	4619      	mov	r1, r3
 8002f30:	69b8      	ldr	r0, [r7, #24]
 8002f32:	f7ff f9b8 	bl	80022a6 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8002f36:	4b0c      	ldr	r3, [pc, #48]	; (8002f68 <prvAddCurrentTaskToDelayedList+0x100>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d202      	bcs.n	8002f46 <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8002f40:	4a09      	ldr	r2, [pc, #36]	; (8002f68 <prvAddCurrentTaskToDelayedList+0x100>)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6013      	str	r3, [r2, #0]
}
 8002f46:	bf00      	nop
 8002f48:	3720      	adds	r7, #32
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	200001b4 	.word	0x200001b4
 8002f54:	20000168 	.word	0x20000168
 8002f58:	2000016c 	.word	0x2000016c
 8002f5c:	200000d8 	.word	0x200000d8
 8002f60:	200001b8 	.word	0x200001b8
 8002f64:	2000019c 	.word	0x2000019c
 8002f68:	200001d0 	.word	0x200001d0

08002f6c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	3b04      	subs	r3, #4
 8002f7c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f84:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	3b04      	subs	r3, #4
 8002f8a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	f023 0201 	bic.w	r2, r3, #1
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	3b04      	subs	r3, #4
 8002f9a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002f9c:	4a0c      	ldr	r2, [pc, #48]	; (8002fd0 <pxPortInitialiseStack+0x64>)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	3b14      	subs	r3, #20
 8002fa6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	3b04      	subs	r3, #4
 8002fb2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f06f 0202 	mvn.w	r2, #2
 8002fba:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	3b20      	subs	r3, #32
 8002fc0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr
 8002fd0:	08002fd5 	.word	0x08002fd5

08002fd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002fde:	4b12      	ldr	r3, [pc, #72]	; (8003028 <prvTaskExitError+0x54>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe6:	d00a      	beq.n	8002ffe <prvTaskExitError+0x2a>
    __asm volatile
 8002fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fec:	f383 8811 	msr	BASEPRI, r3
 8002ff0:	f3bf 8f6f 	isb	sy
 8002ff4:	f3bf 8f4f 	dsb	sy
 8002ff8:	60fb      	str	r3, [r7, #12]
}
 8002ffa:	bf00      	nop
 8002ffc:	e7fe      	b.n	8002ffc <prvTaskExitError+0x28>
    __asm volatile
 8002ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003002:	f383 8811 	msr	BASEPRI, r3
 8003006:	f3bf 8f6f 	isb	sy
 800300a:	f3bf 8f4f 	dsb	sy
 800300e:	60bb      	str	r3, [r7, #8]
}
 8003010:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003012:	bf00      	nop
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d0fc      	beq.n	8003014 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800301a:	bf00      	nop
 800301c:	bf00      	nop
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	20000010 	.word	0x20000010
 800302c:	00000000 	.word	0x00000000

08003030 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003030:	4b07      	ldr	r3, [pc, #28]	; (8003050 <pxCurrentTCBConst2>)
 8003032:	6819      	ldr	r1, [r3, #0]
 8003034:	6808      	ldr	r0, [r1, #0]
 8003036:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800303a:	f380 8809 	msr	PSP, r0
 800303e:	f3bf 8f6f 	isb	sy
 8003042:	f04f 0000 	mov.w	r0, #0
 8003046:	f380 8811 	msr	BASEPRI, r0
 800304a:	4770      	bx	lr
 800304c:	f3af 8000 	nop.w

08003050 <pxCurrentTCBConst2>:
 8003050:	200000d8 	.word	0x200000d8
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8003054:	bf00      	nop
 8003056:	bf00      	nop

08003058 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003058:	4808      	ldr	r0, [pc, #32]	; (800307c <prvPortStartFirstTask+0x24>)
 800305a:	6800      	ldr	r0, [r0, #0]
 800305c:	6800      	ldr	r0, [r0, #0]
 800305e:	f380 8808 	msr	MSP, r0
 8003062:	f04f 0000 	mov.w	r0, #0
 8003066:	f380 8814 	msr	CONTROL, r0
 800306a:	b662      	cpsie	i
 800306c:	b661      	cpsie	f
 800306e:	f3bf 8f4f 	dsb	sy
 8003072:	f3bf 8f6f 	isb	sy
 8003076:	df00      	svc	0
 8003078:	bf00      	nop
 800307a:	0000      	.short	0x0000
 800307c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8003080:	bf00      	nop
 8003082:	bf00      	nop

08003084 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b08c      	sub	sp, #48	; 0x30
 8003088:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800308a:	4b66      	ldr	r3, [pc, #408]	; (8003224 <xPortStartScheduler+0x1a0>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a66      	ldr	r2, [pc, #408]	; (8003228 <xPortStartScheduler+0x1a4>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d10a      	bne.n	80030aa <xPortStartScheduler+0x26>
    __asm volatile
 8003094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003098:	f383 8811 	msr	BASEPRI, r3
 800309c:	f3bf 8f6f 	isb	sy
 80030a0:	f3bf 8f4f 	dsb	sy
 80030a4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80030a6:	bf00      	nop
 80030a8:	e7fe      	b.n	80030a8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80030aa:	4b5e      	ldr	r3, [pc, #376]	; (8003224 <xPortStartScheduler+0x1a0>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a5f      	ldr	r2, [pc, #380]	; (800322c <xPortStartScheduler+0x1a8>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d10a      	bne.n	80030ca <xPortStartScheduler+0x46>
    __asm volatile
 80030b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030b8:	f383 8811 	msr	BASEPRI, r3
 80030bc:	f3bf 8f6f 	isb	sy
 80030c0:	f3bf 8f4f 	dsb	sy
 80030c4:	623b      	str	r3, [r7, #32]
}
 80030c6:	bf00      	nop
 80030c8:	e7fe      	b.n	80030c8 <xPortStartScheduler+0x44>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80030ca:	4b59      	ldr	r3, [pc, #356]	; (8003230 <xPortStartScheduler+0x1ac>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	62fb      	str	r3, [r7, #44]	; 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 80030d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030d2:	332c      	adds	r3, #44	; 0x2c
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a57      	ldr	r2, [pc, #348]	; (8003234 <xPortStartScheduler+0x1b0>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d00a      	beq.n	80030f2 <xPortStartScheduler+0x6e>
    __asm volatile
 80030dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030e0:	f383 8811 	msr	BASEPRI, r3
 80030e4:	f3bf 8f6f 	isb	sy
 80030e8:	f3bf 8f4f 	dsb	sy
 80030ec:	61fb      	str	r3, [r7, #28]
}
 80030ee:	bf00      	nop
 80030f0:	e7fe      	b.n	80030f0 <xPortStartScheduler+0x6c>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 80030f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030f4:	3338      	adds	r3, #56	; 0x38
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a4f      	ldr	r2, [pc, #316]	; (8003238 <xPortStartScheduler+0x1b4>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d00a      	beq.n	8003114 <xPortStartScheduler+0x90>
    __asm volatile
 80030fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003102:	f383 8811 	msr	BASEPRI, r3
 8003106:	f3bf 8f6f 	isb	sy
 800310a:	f3bf 8f4f 	dsb	sy
 800310e:	61bb      	str	r3, [r7, #24]
}
 8003110:	bf00      	nop
 8003112:	e7fe      	b.n	8003112 <xPortStartScheduler+0x8e>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8003114:	2300      	movs	r3, #0
 8003116:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003118:	4b48      	ldr	r3, [pc, #288]	; (800323c <xPortStartScheduler+0x1b8>)
 800311a:	62bb      	str	r3, [r7, #40]	; 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 800311c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	b2db      	uxtb	r3, r3
 8003122:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003126:	22ff      	movs	r2, #255	; 0xff
 8003128:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800312a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	b2db      	uxtb	r3, r3
 8003130:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003132:	79fb      	ldrb	r3, [r7, #7]
 8003134:	b2db      	uxtb	r3, r3
 8003136:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800313a:	b2da      	uxtb	r2, r3
 800313c:	4b40      	ldr	r3, [pc, #256]	; (8003240 <xPortStartScheduler+0x1bc>)
 800313e:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8003140:	4b3f      	ldr	r3, [pc, #252]	; (8003240 <xPortStartScheduler+0x1bc>)
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d10a      	bne.n	800315e <xPortStartScheduler+0xda>
    __asm volatile
 8003148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800314c:	f383 8811 	msr	BASEPRI, r3
 8003150:	f3bf 8f6f 	isb	sy
 8003154:	f3bf 8f4f 	dsb	sy
 8003158:	617b      	str	r3, [r7, #20]
}
 800315a:	bf00      	nop
 800315c:	e7fe      	b.n	800315c <xPortStartScheduler+0xd8>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 800315e:	79fb      	ldrb	r3, [r7, #7]
 8003160:	b2db      	uxtb	r3, r3
 8003162:	43db      	mvns	r3, r3
 8003164:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003168:	2b00      	cmp	r3, #0
 800316a:	d012      	beq.n	8003192 <xPortStartScheduler+0x10e>
    __asm volatile
 800316c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003170:	f383 8811 	msr	BASEPRI, r3
 8003174:	f3bf 8f6f 	isb	sy
 8003178:	f3bf 8f4f 	dsb	sy
 800317c:	613b      	str	r3, [r7, #16]
}
 800317e:	bf00      	nop
 8003180:	e7fe      	b.n	8003180 <xPortStartScheduler+0xfc>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	3301      	adds	r3, #1
 8003186:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003188:	79fb      	ldrb	r3, [r7, #7]
 800318a:	b2db      	uxtb	r3, r3
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	b2db      	uxtb	r3, r3
 8003190:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003192:	79fb      	ldrb	r3, [r7, #7]
 8003194:	b2db      	uxtb	r3, r3
 8003196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800319a:	2b80      	cmp	r3, #128	; 0x80
 800319c:	d0f1      	beq.n	8003182 <xPortStartScheduler+0xfe>
        }

        if( ulImplementedPrioBits == 8 )
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	2b08      	cmp	r3, #8
 80031a2:	d103      	bne.n	80031ac <xPortStartScheduler+0x128>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 80031a4:	4b27      	ldr	r3, [pc, #156]	; (8003244 <xPortStartScheduler+0x1c0>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	e004      	b.n	80031b6 <xPortStartScheduler+0x132>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	f1c3 0307 	rsb	r3, r3, #7
 80031b2:	4a24      	ldr	r2, [pc, #144]	; (8003244 <xPortStartScheduler+0x1c0>)
 80031b4:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80031b6:	4b23      	ldr	r3, [pc, #140]	; (8003244 <xPortStartScheduler+0x1c0>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	021b      	lsls	r3, r3, #8
 80031bc:	4a21      	ldr	r2, [pc, #132]	; (8003244 <xPortStartScheduler+0x1c0>)
 80031be:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80031c0:	4b20      	ldr	r3, [pc, #128]	; (8003244 <xPortStartScheduler+0x1c0>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80031c8:	4a1e      	ldr	r2, [pc, #120]	; (8003244 <xPortStartScheduler+0x1c0>)
 80031ca:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
 80031ce:	b2da      	uxtb	r2, r3
 80031d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d2:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80031d4:	4b1c      	ldr	r3, [pc, #112]	; (8003248 <xPortStartScheduler+0x1c4>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a1b      	ldr	r2, [pc, #108]	; (8003248 <xPortStartScheduler+0x1c4>)
 80031da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80031de:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80031e0:	4b19      	ldr	r3, [pc, #100]	; (8003248 <xPortStartScheduler+0x1c4>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a18      	ldr	r2, [pc, #96]	; (8003248 <xPortStartScheduler+0x1c4>)
 80031e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80031ea:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 80031ec:	4b17      	ldr	r3, [pc, #92]	; (800324c <xPortStartScheduler+0x1c8>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80031f2:	f000 f8e3 	bl	80033bc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80031f6:	4b16      	ldr	r3, [pc, #88]	; (8003250 <xPortStartScheduler+0x1cc>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80031fc:	f000 f902 	bl	8003404 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003200:	4b14      	ldr	r3, [pc, #80]	; (8003254 <xPortStartScheduler+0x1d0>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a13      	ldr	r2, [pc, #76]	; (8003254 <xPortStartScheduler+0x1d0>)
 8003206:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800320a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800320c:	f7ff ff24 	bl	8003058 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003210:	f7ff fd1c 	bl	8002c4c <vTaskSwitchContext>
    prvTaskExitError();
 8003214:	f7ff fede 	bl	8002fd4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3730      	adds	r7, #48	; 0x30
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	e000ed00 	.word	0xe000ed00
 8003228:	410fc271 	.word	0x410fc271
 800322c:	410fc270 	.word	0x410fc270
 8003230:	e000ed08 	.word	0xe000ed08
 8003234:	08003031 	.word	0x08003031
 8003238:	08003311 	.word	0x08003311
 800323c:	e000e400 	.word	0xe000e400
 8003240:	200001dc 	.word	0x200001dc
 8003244:	200001e0 	.word	0x200001e0
 8003248:	e000ed20 	.word	0xe000ed20
 800324c:	e000ed1c 	.word	0xe000ed1c
 8003250:	20000010 	.word	0x20000010
 8003254:	e000ef34 	.word	0xe000ef34

08003258 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
    __asm volatile
 800325e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003262:	f383 8811 	msr	BASEPRI, r3
 8003266:	f3bf 8f6f 	isb	sy
 800326a:	f3bf 8f4f 	dsb	sy
 800326e:	607b      	str	r3, [r7, #4]
}
 8003270:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003272:	4b0f      	ldr	r3, [pc, #60]	; (80032b0 <vPortEnterCritical+0x58>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	3301      	adds	r3, #1
 8003278:	4a0d      	ldr	r2, [pc, #52]	; (80032b0 <vPortEnterCritical+0x58>)
 800327a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800327c:	4b0c      	ldr	r3, [pc, #48]	; (80032b0 <vPortEnterCritical+0x58>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d10f      	bne.n	80032a4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003284:	4b0b      	ldr	r3, [pc, #44]	; (80032b4 <vPortEnterCritical+0x5c>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00a      	beq.n	80032a4 <vPortEnterCritical+0x4c>
    __asm volatile
 800328e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003292:	f383 8811 	msr	BASEPRI, r3
 8003296:	f3bf 8f6f 	isb	sy
 800329a:	f3bf 8f4f 	dsb	sy
 800329e:	603b      	str	r3, [r7, #0]
}
 80032a0:	bf00      	nop
 80032a2:	e7fe      	b.n	80032a2 <vPortEnterCritical+0x4a>
    }
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr
 80032b0:	20000010 	.word	0x20000010
 80032b4:	e000ed04 	.word	0xe000ed04

080032b8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80032be:	4b12      	ldr	r3, [pc, #72]	; (8003308 <vPortExitCritical+0x50>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10a      	bne.n	80032dc <vPortExitCritical+0x24>
    __asm volatile
 80032c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ca:	f383 8811 	msr	BASEPRI, r3
 80032ce:	f3bf 8f6f 	isb	sy
 80032d2:	f3bf 8f4f 	dsb	sy
 80032d6:	607b      	str	r3, [r7, #4]
}
 80032d8:	bf00      	nop
 80032da:	e7fe      	b.n	80032da <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80032dc:	4b0a      	ldr	r3, [pc, #40]	; (8003308 <vPortExitCritical+0x50>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	3b01      	subs	r3, #1
 80032e2:	4a09      	ldr	r2, [pc, #36]	; (8003308 <vPortExitCritical+0x50>)
 80032e4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80032e6:	4b08      	ldr	r3, [pc, #32]	; (8003308 <vPortExitCritical+0x50>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d105      	bne.n	80032fa <vPortExitCritical+0x42>
 80032ee:	2300      	movs	r3, #0
 80032f0:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80032f8:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80032fa:	bf00      	nop
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	20000010 	.word	0x20000010
 800330c:	00000000 	.word	0x00000000

08003310 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003310:	f3ef 8009 	mrs	r0, PSP
 8003314:	f3bf 8f6f 	isb	sy
 8003318:	4b15      	ldr	r3, [pc, #84]	; (8003370 <pxCurrentTCBConst>)
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	f01e 0f10 	tst.w	lr, #16
 8003320:	bf08      	it	eq
 8003322:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003326:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800332a:	6010      	str	r0, [r2, #0]
 800332c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003330:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003334:	f380 8811 	msr	BASEPRI, r0
 8003338:	f3bf 8f4f 	dsb	sy
 800333c:	f3bf 8f6f 	isb	sy
 8003340:	f7ff fc84 	bl	8002c4c <vTaskSwitchContext>
 8003344:	f04f 0000 	mov.w	r0, #0
 8003348:	f380 8811 	msr	BASEPRI, r0
 800334c:	bc09      	pop	{r0, r3}
 800334e:	6819      	ldr	r1, [r3, #0]
 8003350:	6808      	ldr	r0, [r1, #0]
 8003352:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003356:	f01e 0f10 	tst.w	lr, #16
 800335a:	bf08      	it	eq
 800335c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003360:	f380 8809 	msr	PSP, r0
 8003364:	f3bf 8f6f 	isb	sy
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	f3af 8000 	nop.w

08003370 <pxCurrentTCBConst>:
 8003370:	200000d8 	.word	0x200000d8
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003374:	bf00      	nop
 8003376:	bf00      	nop

08003378 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
    __asm volatile
 800337e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003382:	f383 8811 	msr	BASEPRI, r3
 8003386:	f3bf 8f6f 	isb	sy
 800338a:	f3bf 8f4f 	dsb	sy
 800338e:	607b      	str	r3, [r7, #4]
}
 8003390:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003392:	f7ff fb43 	bl	8002a1c <xTaskIncrementTick>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d003      	beq.n	80033a4 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800339c:	4b06      	ldr	r3, [pc, #24]	; (80033b8 <SysTick_Handler+0x40>)
 800339e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033a2:	601a      	str	r2, [r3, #0]
 80033a4:	2300      	movs	r3, #0
 80033a6:	603b      	str	r3, [r7, #0]
    __asm volatile
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	f383 8811 	msr	BASEPRI, r3
}
 80033ae:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 80033b0:	bf00      	nop
 80033b2:	3708      	adds	r7, #8
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	e000ed04 	.word	0xe000ed04

080033bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80033c0:	4b0b      	ldr	r3, [pc, #44]	; (80033f0 <vPortSetupTimerInterrupt+0x34>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80033c6:	4b0b      	ldr	r3, [pc, #44]	; (80033f4 <vPortSetupTimerInterrupt+0x38>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80033cc:	4b0a      	ldr	r3, [pc, #40]	; (80033f8 <vPortSetupTimerInterrupt+0x3c>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a0a      	ldr	r2, [pc, #40]	; (80033fc <vPortSetupTimerInterrupt+0x40>)
 80033d2:	fba2 2303 	umull	r2, r3, r2, r3
 80033d6:	099b      	lsrs	r3, r3, #6
 80033d8:	4a09      	ldr	r2, [pc, #36]	; (8003400 <vPortSetupTimerInterrupt+0x44>)
 80033da:	3b01      	subs	r3, #1
 80033dc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80033de:	4b04      	ldr	r3, [pc, #16]	; (80033f0 <vPortSetupTimerInterrupt+0x34>)
 80033e0:	2207      	movs	r2, #7
 80033e2:	601a      	str	r2, [r3, #0]
}
 80033e4:	bf00      	nop
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	e000e010 	.word	0xe000e010
 80033f4:	e000e018 	.word	0xe000e018
 80033f8:	20000000 	.word	0x20000000
 80033fc:	10624dd3 	.word	0x10624dd3
 8003400:	e000e014 	.word	0xe000e014

08003404 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003404:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003414 <vPortEnableVFP+0x10>
 8003408:	6801      	ldr	r1, [r0, #0]
 800340a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800340e:	6001      	str	r1, [r0, #0]
 8003410:	4770      	bx	lr
 8003412:	0000      	.short	0x0000
 8003414:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8003418:	bf00      	nop
 800341a:	bf00      	nop

0800341c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b08e      	sub	sp, #56	; 0x38
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8003424:	2300      	movs	r3, #0
 8003426:	62fb      	str	r3, [r7, #44]	; 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d022      	beq.n	8003474 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800342e:	2308      	movs	r3, #8
 8003430:	43db      	mvns	r3, r3
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	429a      	cmp	r2, r3
 8003436:	d81b      	bhi.n	8003470 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8003438:	2208      	movs	r2, #8
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4413      	add	r3, r2
 800343e:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f003 0307 	and.w	r3, r3, #7
 8003446:	2b00      	cmp	r3, #0
 8003448:	d014      	beq.n	8003474 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f003 0307 	and.w	r3, r3, #7
 8003450:	f1c3 0308 	rsb	r3, r3, #8
 8003454:	62bb      	str	r3, [r7, #40]	; 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8003456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003458:	43db      	mvns	r3, r3
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	429a      	cmp	r2, r3
 800345e:	d804      	bhi.n	800346a <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003464:	4413      	add	r3, r2
 8003466:	607b      	str	r3, [r7, #4]
 8003468:	e004      	b.n	8003474 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800346a:	2300      	movs	r3, #0
 800346c:	607b      	str	r3, [r7, #4]
 800346e:	e001      	b.n	8003474 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8003470:	2300      	movs	r3, #0
 8003472:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8003474:	f7ff f9bc 	bl	80027f0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003478:	4b77      	ldr	r3, [pc, #476]	; (8003658 <pvPortMalloc+0x23c>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8003480:	f000 f970 	bl	8003764 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	f2c0 80ce 	blt.w	8003628 <pvPortMalloc+0x20c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2b00      	cmp	r3, #0
 8003490:	f000 80ca 	beq.w	8003628 <pvPortMalloc+0x20c>
 8003494:	4b71      	ldr	r3, [pc, #452]	; (800365c <pvPortMalloc+0x240>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	429a      	cmp	r2, r3
 800349c:	f200 80c4 	bhi.w	8003628 <pvPortMalloc+0x20c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80034a0:	4b6f      	ldr	r3, [pc, #444]	; (8003660 <pvPortMalloc+0x244>)
 80034a2:	633b      	str	r3, [r7, #48]	; 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 80034a4:	4b6e      	ldr	r3, [pc, #440]	; (8003660 <pvPortMalloc+0x244>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	637b      	str	r3, [r7, #52]	; 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 80034aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034ac:	4a6d      	ldr	r2, [pc, #436]	; (8003664 <pvPortMalloc+0x248>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d305      	bcc.n	80034be <pvPortMalloc+0xa2>
 80034b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034b4:	4a6c      	ldr	r2, [pc, #432]	; (8003668 <pvPortMalloc+0x24c>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d801      	bhi.n	80034be <pvPortMalloc+0xa2>
 80034ba:	2301      	movs	r3, #1
 80034bc:	e000      	b.n	80034c0 <pvPortMalloc+0xa4>
 80034be:	2300      	movs	r3, #0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d127      	bne.n	8003514 <pvPortMalloc+0xf8>
    __asm volatile
 80034c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034c8:	f383 8811 	msr	BASEPRI, r3
 80034cc:	f3bf 8f6f 	isb	sy
 80034d0:	f3bf 8f4f 	dsb	sy
 80034d4:	623b      	str	r3, [r7, #32]
}
 80034d6:	bf00      	nop
 80034d8:	e7fe      	b.n	80034d8 <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 80034da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034dc:	633b      	str	r3, [r7, #48]	; 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80034de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	637b      	str	r3, [r7, #52]	; 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80034e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034e6:	4a5f      	ldr	r2, [pc, #380]	; (8003664 <pvPortMalloc+0x248>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d305      	bcc.n	80034f8 <pvPortMalloc+0xdc>
 80034ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034ee:	4a5e      	ldr	r2, [pc, #376]	; (8003668 <pvPortMalloc+0x24c>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d801      	bhi.n	80034f8 <pvPortMalloc+0xdc>
 80034f4:	2301      	movs	r3, #1
 80034f6:	e000      	b.n	80034fa <pvPortMalloc+0xde>
 80034f8:	2300      	movs	r3, #0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d10a      	bne.n	8003514 <pvPortMalloc+0xf8>
    __asm volatile
 80034fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003502:	f383 8811 	msr	BASEPRI, r3
 8003506:	f3bf 8f6f 	isb	sy
 800350a:	f3bf 8f4f 	dsb	sy
 800350e:	61fb      	str	r3, [r7, #28]
}
 8003510:	bf00      	nop
 8003512:	e7fe      	b.n	8003512 <pvPortMalloc+0xf6>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8003514:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	429a      	cmp	r2, r3
 800351c:	d903      	bls.n	8003526 <pvPortMalloc+0x10a>
 800351e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1d9      	bne.n	80034da <pvPortMalloc+0xbe>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003526:	4b4c      	ldr	r3, [pc, #304]	; (8003658 <pvPortMalloc+0x23c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800352c:	429a      	cmp	r2, r3
 800352e:	d07b      	beq.n	8003628 <pvPortMalloc+0x20c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8003530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2208      	movs	r2, #8
 8003536:	4413      	add	r3, r2
 8003538:	62fb      	str	r3, [r7, #44]	; 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 800353a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800353c:	4a49      	ldr	r2, [pc, #292]	; (8003664 <pvPortMalloc+0x248>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d305      	bcc.n	800354e <pvPortMalloc+0x132>
 8003542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003544:	4a48      	ldr	r2, [pc, #288]	; (8003668 <pvPortMalloc+0x24c>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d801      	bhi.n	800354e <pvPortMalloc+0x132>
 800354a:	2301      	movs	r3, #1
 800354c:	e000      	b.n	8003550 <pvPortMalloc+0x134>
 800354e:	2300      	movs	r3, #0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10a      	bne.n	800356a <pvPortMalloc+0x14e>
    __asm volatile
 8003554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003558:	f383 8811 	msr	BASEPRI, r3
 800355c:	f3bf 8f6f 	isb	sy
 8003560:	f3bf 8f4f 	dsb	sy
 8003564:	61bb      	str	r3, [r7, #24]
}
 8003566:	bf00      	nop
 8003568:	e7fe      	b.n	8003568 <pvPortMalloc+0x14c>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800356a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003570:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8003572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	429a      	cmp	r2, r3
 800357a:	d90a      	bls.n	8003592 <pvPortMalloc+0x176>
    __asm volatile
 800357c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003580:	f383 8811 	msr	BASEPRI, r3
 8003584:	f3bf 8f6f 	isb	sy
 8003588:	f3bf 8f4f 	dsb	sy
 800358c:	617b      	str	r3, [r7, #20]
}
 800358e:	bf00      	nop
 8003590:	e7fe      	b.n	8003590 <pvPortMalloc+0x174>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003592:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003594:	685a      	ldr	r2, [r3, #4]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	1ad2      	subs	r2, r2, r3
 800359a:	2308      	movs	r3, #8
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	429a      	cmp	r2, r3
 80035a0:	d923      	bls.n	80035ea <pvPortMalloc+0x1ce>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80035a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	4413      	add	r3, r2
 80035a8:	627b      	str	r3, [r7, #36]	; 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80035aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ac:	f003 0307 	and.w	r3, r3, #7
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d00a      	beq.n	80035ca <pvPortMalloc+0x1ae>
    __asm volatile
 80035b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035b8:	f383 8811 	msr	BASEPRI, r3
 80035bc:	f3bf 8f6f 	isb	sy
 80035c0:	f3bf 8f4f 	dsb	sy
 80035c4:	613b      	str	r3, [r7, #16]
}
 80035c6:	bf00      	nop
 80035c8:	e7fe      	b.n	80035c8 <pvPortMalloc+0x1ac>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80035ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035cc:	685a      	ldr	r2, [r3, #4]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	1ad2      	subs	r2, r2, r3
 80035d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d4:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80035d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 80035dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e2:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 80035e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035e8:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80035ea:	4b1c      	ldr	r3, [pc, #112]	; (800365c <pvPortMalloc+0x240>)
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	4a19      	ldr	r2, [pc, #100]	; (800365c <pvPortMalloc+0x240>)
 80035f6:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80035f8:	4b18      	ldr	r3, [pc, #96]	; (800365c <pvPortMalloc+0x240>)
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	4b1b      	ldr	r3, [pc, #108]	; (800366c <pvPortMalloc+0x250>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	429a      	cmp	r2, r3
 8003602:	d203      	bcs.n	800360c <pvPortMalloc+0x1f0>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003604:	4b15      	ldr	r3, [pc, #84]	; (800365c <pvPortMalloc+0x240>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a18      	ldr	r2, [pc, #96]	; (800366c <pvPortMalloc+0x250>)
 800360a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800360c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003616:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003618:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800361a:	2200      	movs	r2, #0
 800361c:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800361e:	4b14      	ldr	r3, [pc, #80]	; (8003670 <pvPortMalloc+0x254>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	3301      	adds	r3, #1
 8003624:	4a12      	ldr	r2, [pc, #72]	; (8003670 <pvPortMalloc+0x254>)
 8003626:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003628:	f7ff f8f0 	bl	800280c <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800362c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800362e:	f003 0307 	and.w	r3, r3, #7
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00a      	beq.n	800364c <pvPortMalloc+0x230>
    __asm volatile
 8003636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800363a:	f383 8811 	msr	BASEPRI, r3
 800363e:	f3bf 8f6f 	isb	sy
 8003642:	f3bf 8f4f 	dsb	sy
 8003646:	60fb      	str	r3, [r7, #12]
}
 8003648:	bf00      	nop
 800364a:	e7fe      	b.n	800364a <pvPortMalloc+0x22e>
    return pvReturn;
 800364c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800364e:	4618      	mov	r0, r3
 8003650:	3738      	adds	r7, #56	; 0x38
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	20012dec 	.word	0x20012dec
 800365c:	20012df0 	.word	0x20012df0
 8003660:	20012de4 	.word	0x20012de4
 8003664:	200001e4 	.word	0x200001e4
 8003668:	20012de3 	.word	0x20012de3
 800366c:	20012df4 	.word	0x20012df4
 8003670:	20012df8 	.word	0x20012df8

08003674 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b088      	sub	sp, #32
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d061      	beq.n	800374a <vPortFree+0xd6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8003686:	2308      	movs	r3, #8
 8003688:	425b      	negs	r3, r3
 800368a:	69fa      	ldr	r2, [r7, #28]
 800368c:	4413      	add	r3, r2
 800368e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	4a2f      	ldr	r2, [pc, #188]	; (8003754 <vPortFree+0xe0>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d305      	bcc.n	80036a8 <vPortFree+0x34>
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	4a2e      	ldr	r2, [pc, #184]	; (8003758 <vPortFree+0xe4>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d801      	bhi.n	80036a8 <vPortFree+0x34>
 80036a4:	2301      	movs	r3, #1
 80036a6:	e000      	b.n	80036aa <vPortFree+0x36>
 80036a8:	2300      	movs	r3, #0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10a      	bne.n	80036c4 <vPortFree+0x50>
    __asm volatile
 80036ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b2:	f383 8811 	msr	BASEPRI, r3
 80036b6:	f3bf 8f6f 	isb	sy
 80036ba:	f3bf 8f4f 	dsb	sy
 80036be:	617b      	str	r3, [r7, #20]
}
 80036c0:	bf00      	nop
 80036c2:	e7fe      	b.n	80036c2 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	db0a      	blt.n	80036e2 <vPortFree+0x6e>
    __asm volatile
 80036cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036d0:	f383 8811 	msr	BASEPRI, r3
 80036d4:	f3bf 8f6f 	isb	sy
 80036d8:	f3bf 8f4f 	dsb	sy
 80036dc:	613b      	str	r3, [r7, #16]
}
 80036de:	bf00      	nop
 80036e0:	e7fe      	b.n	80036e0 <vPortFree+0x6c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d00a      	beq.n	8003700 <vPortFree+0x8c>
    __asm volatile
 80036ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ee:	f383 8811 	msr	BASEPRI, r3
 80036f2:	f3bf 8f6f 	isb	sy
 80036f6:	f3bf 8f4f 	dsb	sy
 80036fa:	60fb      	str	r3, [r7, #12]
}
 80036fc:	bf00      	nop
 80036fe:	e7fe      	b.n	80036fe <vPortFree+0x8a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	0fdb      	lsrs	r3, r3, #31
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	b2db      	uxtb	r3, r3
 800370c:	2b00      	cmp	r3, #0
 800370e:	d01c      	beq.n	800374a <vPortFree+0xd6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d118      	bne.n	800374a <vPortFree+0xd6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8003724:	f7ff f864 	bl	80027f0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	4b0b      	ldr	r3, [pc, #44]	; (800375c <vPortFree+0xe8>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4413      	add	r3, r2
 8003732:	4a0a      	ldr	r2, [pc, #40]	; (800375c <vPortFree+0xe8>)
 8003734:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003736:	69b8      	ldr	r0, [r7, #24]
 8003738:	f000 f86e 	bl	8003818 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800373c:	4b08      	ldr	r3, [pc, #32]	; (8003760 <vPortFree+0xec>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	3301      	adds	r3, #1
 8003742:	4a07      	ldr	r2, [pc, #28]	; (8003760 <vPortFree+0xec>)
 8003744:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003746:	f7ff f861 	bl	800280c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800374a:	bf00      	nop
 800374c:	3720      	adds	r7, #32
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	200001e4 	.word	0x200001e4
 8003758:	20012de3 	.word	0x20012de3
 800375c:	20012df0 	.word	0x20012df0
 8003760:	20012dfc 	.word	0x20012dfc

08003764 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003764:	b480      	push	{r7}
 8003766:	b085      	sub	sp, #20
 8003768:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800376a:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800376e:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8003770:	4b24      	ldr	r3, [pc, #144]	; (8003804 <prvHeapInit+0xa0>)
 8003772:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f003 0307 	and.w	r3, r3, #7
 800377a:	2b00      	cmp	r3, #0
 800377c:	d00c      	beq.n	8003798 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	3307      	adds	r3, #7
 8003782:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f023 0307 	bic.w	r3, r3, #7
 800378a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 800378c:	68ba      	ldr	r2, [r7, #8]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	4a1c      	ldr	r2, [pc, #112]	; (8003804 <prvHeapInit+0xa0>)
 8003794:	4413      	add	r3, r2
 8003796:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	4a1b      	ldr	r2, [pc, #108]	; (8003808 <prvHeapInit+0xa4>)
 800379c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800379e:	4b1a      	ldr	r3, [pc, #104]	; (8003808 <prvHeapInit+0xa4>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	4413      	add	r3, r2
 80037aa:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80037ac:	2208      	movs	r2, #8
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	1a9b      	subs	r3, r3, r2
 80037b2:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f023 0307 	bic.w	r3, r3, #7
 80037ba:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a13      	ldr	r2, [pc, #76]	; (800380c <prvHeapInit+0xa8>)
 80037c0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80037c2:	4b12      	ldr	r3, [pc, #72]	; (800380c <prvHeapInit+0xa8>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2200      	movs	r2, #0
 80037c8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 80037ca:	4b10      	ldr	r3, [pc, #64]	; (800380c <prvHeapInit+0xa8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2200      	movs	r2, #0
 80037d0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	1ad2      	subs	r2, r2, r3
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80037e0:	4b0a      	ldr	r3, [pc, #40]	; (800380c <prvHeapInit+0xa8>)
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	4a08      	ldr	r2, [pc, #32]	; (8003810 <prvHeapInit+0xac>)
 80037ee:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	4a07      	ldr	r2, [pc, #28]	; (8003814 <prvHeapInit+0xb0>)
 80037f6:	6013      	str	r3, [r2, #0]
}
 80037f8:	bf00      	nop
 80037fa:	3714      	adds	r7, #20
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr
 8003804:	200001e4 	.word	0x200001e4
 8003808:	20012de4 	.word	0x20012de4
 800380c:	20012dec 	.word	0x20012dec
 8003810:	20012df4 	.word	0x20012df4
 8003814:	20012df0 	.word	0x20012df0

08003818 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003818:	b480      	push	{r7}
 800381a:	b087      	sub	sp, #28
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8003820:	4b36      	ldr	r3, [pc, #216]	; (80038fc <prvInsertBlockIntoFreeList+0xe4>)
 8003822:	617b      	str	r3, [r7, #20]
 8003824:	e002      	b.n	800382c <prvInsertBlockIntoFreeList+0x14>
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	617b      	str	r3, [r7, #20]
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	429a      	cmp	r2, r3
 8003834:	d8f7      	bhi.n	8003826 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	4a30      	ldr	r2, [pc, #192]	; (80038fc <prvInsertBlockIntoFreeList+0xe4>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d017      	beq.n	800386e <prvInsertBlockIntoFreeList+0x56>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	4a2f      	ldr	r2, [pc, #188]	; (8003900 <prvInsertBlockIntoFreeList+0xe8>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d305      	bcc.n	8003852 <prvInsertBlockIntoFreeList+0x3a>
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	4a2e      	ldr	r2, [pc, #184]	; (8003904 <prvInsertBlockIntoFreeList+0xec>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d801      	bhi.n	8003852 <prvInsertBlockIntoFreeList+0x3a>
 800384e:	2301      	movs	r3, #1
 8003850:	e000      	b.n	8003854 <prvInsertBlockIntoFreeList+0x3c>
 8003852:	2300      	movs	r3, #0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10a      	bne.n	800386e <prvInsertBlockIntoFreeList+0x56>
    __asm volatile
 8003858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800385c:	f383 8811 	msr	BASEPRI, r3
 8003860:	f3bf 8f6f 	isb	sy
 8003864:	f3bf 8f4f 	dsb	sy
 8003868:	60fb      	str	r3, [r7, #12]
}
 800386a:	bf00      	nop
 800386c:	e7fe      	b.n	800386c <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	4413      	add	r3, r2
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	429a      	cmp	r2, r3
 800387e:	d108      	bne.n	8003892 <prvInsertBlockIntoFreeList+0x7a>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	685a      	ldr	r2, [r3, #4]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	441a      	add	r2, r3
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	693a      	ldr	r2, [r7, #16]
 800389c:	441a      	add	r2, r3
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d118      	bne.n	80038d8 <prvInsertBlockIntoFreeList+0xc0>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	4b17      	ldr	r3, [pc, #92]	; (8003908 <prvInsertBlockIntoFreeList+0xf0>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d00d      	beq.n	80038ce <prvInsertBlockIntoFreeList+0xb6>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	441a      	add	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	601a      	str	r2, [r3, #0]
 80038cc:	e008      	b.n	80038e0 <prvInsertBlockIntoFreeList+0xc8>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80038ce:	4b0e      	ldr	r3, [pc, #56]	; (8003908 <prvInsertBlockIntoFreeList+0xf0>)
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	601a      	str	r2, [r3, #0]
 80038d6:	e003      	b.n	80038e0 <prvInsertBlockIntoFreeList+0xc8>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80038e0:	697a      	ldr	r2, [r7, #20]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d002      	beq.n	80038ee <prvInsertBlockIntoFreeList+0xd6>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80038ee:	bf00      	nop
 80038f0:	371c      	adds	r7, #28
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	20012de4 	.word	0x20012de4
 8003900:	200001e4 	.word	0x200001e4
 8003904:	20012de3 	.word	0x20012de3
 8003908:	20012dec 	.word	0x20012dec

0800390c <std>:
 800390c:	2300      	movs	r3, #0
 800390e:	b510      	push	{r4, lr}
 8003910:	4604      	mov	r4, r0
 8003912:	e9c0 3300 	strd	r3, r3, [r0]
 8003916:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800391a:	6083      	str	r3, [r0, #8]
 800391c:	8181      	strh	r1, [r0, #12]
 800391e:	6643      	str	r3, [r0, #100]	; 0x64
 8003920:	81c2      	strh	r2, [r0, #14]
 8003922:	6183      	str	r3, [r0, #24]
 8003924:	4619      	mov	r1, r3
 8003926:	2208      	movs	r2, #8
 8003928:	305c      	adds	r0, #92	; 0x5c
 800392a:	f000 f8f4 	bl	8003b16 <memset>
 800392e:	4b05      	ldr	r3, [pc, #20]	; (8003944 <std+0x38>)
 8003930:	6263      	str	r3, [r4, #36]	; 0x24
 8003932:	4b05      	ldr	r3, [pc, #20]	; (8003948 <std+0x3c>)
 8003934:	62a3      	str	r3, [r4, #40]	; 0x28
 8003936:	4b05      	ldr	r3, [pc, #20]	; (800394c <std+0x40>)
 8003938:	62e3      	str	r3, [r4, #44]	; 0x2c
 800393a:	4b05      	ldr	r3, [pc, #20]	; (8003950 <std+0x44>)
 800393c:	6224      	str	r4, [r4, #32]
 800393e:	6323      	str	r3, [r4, #48]	; 0x30
 8003940:	bd10      	pop	{r4, pc}
 8003942:	bf00      	nop
 8003944:	08003a91 	.word	0x08003a91
 8003948:	08003ab3 	.word	0x08003ab3
 800394c:	08003aeb 	.word	0x08003aeb
 8003950:	08003b0f 	.word	0x08003b0f

08003954 <stdio_exit_handler>:
 8003954:	4a02      	ldr	r2, [pc, #8]	; (8003960 <stdio_exit_handler+0xc>)
 8003956:	4903      	ldr	r1, [pc, #12]	; (8003964 <stdio_exit_handler+0x10>)
 8003958:	4803      	ldr	r0, [pc, #12]	; (8003968 <stdio_exit_handler+0x14>)
 800395a:	f000 b869 	b.w	8003a30 <_fwalk_sglue>
 800395e:	bf00      	nop
 8003960:	20000014 	.word	0x20000014
 8003964:	080044a5 	.word	0x080044a5
 8003968:	20000020 	.word	0x20000020

0800396c <cleanup_stdio>:
 800396c:	6841      	ldr	r1, [r0, #4]
 800396e:	4b0c      	ldr	r3, [pc, #48]	; (80039a0 <cleanup_stdio+0x34>)
 8003970:	4299      	cmp	r1, r3
 8003972:	b510      	push	{r4, lr}
 8003974:	4604      	mov	r4, r0
 8003976:	d001      	beq.n	800397c <cleanup_stdio+0x10>
 8003978:	f000 fd94 	bl	80044a4 <_fflush_r>
 800397c:	68a1      	ldr	r1, [r4, #8]
 800397e:	4b09      	ldr	r3, [pc, #36]	; (80039a4 <cleanup_stdio+0x38>)
 8003980:	4299      	cmp	r1, r3
 8003982:	d002      	beq.n	800398a <cleanup_stdio+0x1e>
 8003984:	4620      	mov	r0, r4
 8003986:	f000 fd8d 	bl	80044a4 <_fflush_r>
 800398a:	68e1      	ldr	r1, [r4, #12]
 800398c:	4b06      	ldr	r3, [pc, #24]	; (80039a8 <cleanup_stdio+0x3c>)
 800398e:	4299      	cmp	r1, r3
 8003990:	d004      	beq.n	800399c <cleanup_stdio+0x30>
 8003992:	4620      	mov	r0, r4
 8003994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003998:	f000 bd84 	b.w	80044a4 <_fflush_r>
 800399c:	bd10      	pop	{r4, pc}
 800399e:	bf00      	nop
 80039a0:	20012e00 	.word	0x20012e00
 80039a4:	20012e68 	.word	0x20012e68
 80039a8:	20012ed0 	.word	0x20012ed0

080039ac <global_stdio_init.part.0>:
 80039ac:	b510      	push	{r4, lr}
 80039ae:	4b0b      	ldr	r3, [pc, #44]	; (80039dc <global_stdio_init.part.0+0x30>)
 80039b0:	4c0b      	ldr	r4, [pc, #44]	; (80039e0 <global_stdio_init.part.0+0x34>)
 80039b2:	4a0c      	ldr	r2, [pc, #48]	; (80039e4 <global_stdio_init.part.0+0x38>)
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	4620      	mov	r0, r4
 80039b8:	2200      	movs	r2, #0
 80039ba:	2104      	movs	r1, #4
 80039bc:	f7ff ffa6 	bl	800390c <std>
 80039c0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80039c4:	2201      	movs	r2, #1
 80039c6:	2109      	movs	r1, #9
 80039c8:	f7ff ffa0 	bl	800390c <std>
 80039cc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80039d0:	2202      	movs	r2, #2
 80039d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039d6:	2112      	movs	r1, #18
 80039d8:	f7ff bf98 	b.w	800390c <std>
 80039dc:	20012f38 	.word	0x20012f38
 80039e0:	20012e00 	.word	0x20012e00
 80039e4:	08003955 	.word	0x08003955

080039e8 <__sfp_lock_acquire>:
 80039e8:	4801      	ldr	r0, [pc, #4]	; (80039f0 <__sfp_lock_acquire+0x8>)
 80039ea:	f000 b907 	b.w	8003bfc <__retarget_lock_acquire_recursive>
 80039ee:	bf00      	nop
 80039f0:	20012f41 	.word	0x20012f41

080039f4 <__sfp_lock_release>:
 80039f4:	4801      	ldr	r0, [pc, #4]	; (80039fc <__sfp_lock_release+0x8>)
 80039f6:	f000 b902 	b.w	8003bfe <__retarget_lock_release_recursive>
 80039fa:	bf00      	nop
 80039fc:	20012f41 	.word	0x20012f41

08003a00 <__sinit>:
 8003a00:	b510      	push	{r4, lr}
 8003a02:	4604      	mov	r4, r0
 8003a04:	f7ff fff0 	bl	80039e8 <__sfp_lock_acquire>
 8003a08:	6a23      	ldr	r3, [r4, #32]
 8003a0a:	b11b      	cbz	r3, 8003a14 <__sinit+0x14>
 8003a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a10:	f7ff bff0 	b.w	80039f4 <__sfp_lock_release>
 8003a14:	4b04      	ldr	r3, [pc, #16]	; (8003a28 <__sinit+0x28>)
 8003a16:	6223      	str	r3, [r4, #32]
 8003a18:	4b04      	ldr	r3, [pc, #16]	; (8003a2c <__sinit+0x2c>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d1f5      	bne.n	8003a0c <__sinit+0xc>
 8003a20:	f7ff ffc4 	bl	80039ac <global_stdio_init.part.0>
 8003a24:	e7f2      	b.n	8003a0c <__sinit+0xc>
 8003a26:	bf00      	nop
 8003a28:	0800396d 	.word	0x0800396d
 8003a2c:	20012f38 	.word	0x20012f38

08003a30 <_fwalk_sglue>:
 8003a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a34:	4607      	mov	r7, r0
 8003a36:	4688      	mov	r8, r1
 8003a38:	4614      	mov	r4, r2
 8003a3a:	2600      	movs	r6, #0
 8003a3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003a40:	f1b9 0901 	subs.w	r9, r9, #1
 8003a44:	d505      	bpl.n	8003a52 <_fwalk_sglue+0x22>
 8003a46:	6824      	ldr	r4, [r4, #0]
 8003a48:	2c00      	cmp	r4, #0
 8003a4a:	d1f7      	bne.n	8003a3c <_fwalk_sglue+0xc>
 8003a4c:	4630      	mov	r0, r6
 8003a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a52:	89ab      	ldrh	r3, [r5, #12]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d907      	bls.n	8003a68 <_fwalk_sglue+0x38>
 8003a58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	d003      	beq.n	8003a68 <_fwalk_sglue+0x38>
 8003a60:	4629      	mov	r1, r5
 8003a62:	4638      	mov	r0, r7
 8003a64:	47c0      	blx	r8
 8003a66:	4306      	orrs	r6, r0
 8003a68:	3568      	adds	r5, #104	; 0x68
 8003a6a:	e7e9      	b.n	8003a40 <_fwalk_sglue+0x10>

08003a6c <iprintf>:
 8003a6c:	b40f      	push	{r0, r1, r2, r3}
 8003a6e:	b507      	push	{r0, r1, r2, lr}
 8003a70:	4906      	ldr	r1, [pc, #24]	; (8003a8c <iprintf+0x20>)
 8003a72:	ab04      	add	r3, sp, #16
 8003a74:	6808      	ldr	r0, [r1, #0]
 8003a76:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a7a:	6881      	ldr	r1, [r0, #8]
 8003a7c:	9301      	str	r3, [sp, #4]
 8003a7e:	f000 f9e1 	bl	8003e44 <_vfiprintf_r>
 8003a82:	b003      	add	sp, #12
 8003a84:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a88:	b004      	add	sp, #16
 8003a8a:	4770      	bx	lr
 8003a8c:	2000006c 	.word	0x2000006c

08003a90 <__sread>:
 8003a90:	b510      	push	{r4, lr}
 8003a92:	460c      	mov	r4, r1
 8003a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a98:	f000 f868 	bl	8003b6c <_read_r>
 8003a9c:	2800      	cmp	r0, #0
 8003a9e:	bfab      	itete	ge
 8003aa0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003aa2:	89a3      	ldrhlt	r3, [r4, #12]
 8003aa4:	181b      	addge	r3, r3, r0
 8003aa6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003aaa:	bfac      	ite	ge
 8003aac:	6563      	strge	r3, [r4, #84]	; 0x54
 8003aae:	81a3      	strhlt	r3, [r4, #12]
 8003ab0:	bd10      	pop	{r4, pc}

08003ab2 <__swrite>:
 8003ab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ab6:	461f      	mov	r7, r3
 8003ab8:	898b      	ldrh	r3, [r1, #12]
 8003aba:	05db      	lsls	r3, r3, #23
 8003abc:	4605      	mov	r5, r0
 8003abe:	460c      	mov	r4, r1
 8003ac0:	4616      	mov	r6, r2
 8003ac2:	d505      	bpl.n	8003ad0 <__swrite+0x1e>
 8003ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ac8:	2302      	movs	r3, #2
 8003aca:	2200      	movs	r2, #0
 8003acc:	f000 f83c 	bl	8003b48 <_lseek_r>
 8003ad0:	89a3      	ldrh	r3, [r4, #12]
 8003ad2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ad6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ada:	81a3      	strh	r3, [r4, #12]
 8003adc:	4632      	mov	r2, r6
 8003ade:	463b      	mov	r3, r7
 8003ae0:	4628      	mov	r0, r5
 8003ae2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ae6:	f000 b853 	b.w	8003b90 <_write_r>

08003aea <__sseek>:
 8003aea:	b510      	push	{r4, lr}
 8003aec:	460c      	mov	r4, r1
 8003aee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003af2:	f000 f829 	bl	8003b48 <_lseek_r>
 8003af6:	1c43      	adds	r3, r0, #1
 8003af8:	89a3      	ldrh	r3, [r4, #12]
 8003afa:	bf15      	itete	ne
 8003afc:	6560      	strne	r0, [r4, #84]	; 0x54
 8003afe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003b02:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003b06:	81a3      	strheq	r3, [r4, #12]
 8003b08:	bf18      	it	ne
 8003b0a:	81a3      	strhne	r3, [r4, #12]
 8003b0c:	bd10      	pop	{r4, pc}

08003b0e <__sclose>:
 8003b0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b12:	f000 b809 	b.w	8003b28 <_close_r>

08003b16 <memset>:
 8003b16:	4402      	add	r2, r0
 8003b18:	4603      	mov	r3, r0
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d100      	bne.n	8003b20 <memset+0xa>
 8003b1e:	4770      	bx	lr
 8003b20:	f803 1b01 	strb.w	r1, [r3], #1
 8003b24:	e7f9      	b.n	8003b1a <memset+0x4>
	...

08003b28 <_close_r>:
 8003b28:	b538      	push	{r3, r4, r5, lr}
 8003b2a:	4d06      	ldr	r5, [pc, #24]	; (8003b44 <_close_r+0x1c>)
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	4604      	mov	r4, r0
 8003b30:	4608      	mov	r0, r1
 8003b32:	602b      	str	r3, [r5, #0]
 8003b34:	f7fd f8c1 	bl	8000cba <_close>
 8003b38:	1c43      	adds	r3, r0, #1
 8003b3a:	d102      	bne.n	8003b42 <_close_r+0x1a>
 8003b3c:	682b      	ldr	r3, [r5, #0]
 8003b3e:	b103      	cbz	r3, 8003b42 <_close_r+0x1a>
 8003b40:	6023      	str	r3, [r4, #0]
 8003b42:	bd38      	pop	{r3, r4, r5, pc}
 8003b44:	20012f3c 	.word	0x20012f3c

08003b48 <_lseek_r>:
 8003b48:	b538      	push	{r3, r4, r5, lr}
 8003b4a:	4d07      	ldr	r5, [pc, #28]	; (8003b68 <_lseek_r+0x20>)
 8003b4c:	4604      	mov	r4, r0
 8003b4e:	4608      	mov	r0, r1
 8003b50:	4611      	mov	r1, r2
 8003b52:	2200      	movs	r2, #0
 8003b54:	602a      	str	r2, [r5, #0]
 8003b56:	461a      	mov	r2, r3
 8003b58:	f7fd f8d6 	bl	8000d08 <_lseek>
 8003b5c:	1c43      	adds	r3, r0, #1
 8003b5e:	d102      	bne.n	8003b66 <_lseek_r+0x1e>
 8003b60:	682b      	ldr	r3, [r5, #0]
 8003b62:	b103      	cbz	r3, 8003b66 <_lseek_r+0x1e>
 8003b64:	6023      	str	r3, [r4, #0]
 8003b66:	bd38      	pop	{r3, r4, r5, pc}
 8003b68:	20012f3c 	.word	0x20012f3c

08003b6c <_read_r>:
 8003b6c:	b538      	push	{r3, r4, r5, lr}
 8003b6e:	4d07      	ldr	r5, [pc, #28]	; (8003b8c <_read_r+0x20>)
 8003b70:	4604      	mov	r4, r0
 8003b72:	4608      	mov	r0, r1
 8003b74:	4611      	mov	r1, r2
 8003b76:	2200      	movs	r2, #0
 8003b78:	602a      	str	r2, [r5, #0]
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	f7fd f864 	bl	8000c48 <_read>
 8003b80:	1c43      	adds	r3, r0, #1
 8003b82:	d102      	bne.n	8003b8a <_read_r+0x1e>
 8003b84:	682b      	ldr	r3, [r5, #0]
 8003b86:	b103      	cbz	r3, 8003b8a <_read_r+0x1e>
 8003b88:	6023      	str	r3, [r4, #0]
 8003b8a:	bd38      	pop	{r3, r4, r5, pc}
 8003b8c:	20012f3c 	.word	0x20012f3c

08003b90 <_write_r>:
 8003b90:	b538      	push	{r3, r4, r5, lr}
 8003b92:	4d07      	ldr	r5, [pc, #28]	; (8003bb0 <_write_r+0x20>)
 8003b94:	4604      	mov	r4, r0
 8003b96:	4608      	mov	r0, r1
 8003b98:	4611      	mov	r1, r2
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	602a      	str	r2, [r5, #0]
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	f7fd f86f 	bl	8000c82 <_write>
 8003ba4:	1c43      	adds	r3, r0, #1
 8003ba6:	d102      	bne.n	8003bae <_write_r+0x1e>
 8003ba8:	682b      	ldr	r3, [r5, #0]
 8003baa:	b103      	cbz	r3, 8003bae <_write_r+0x1e>
 8003bac:	6023      	str	r3, [r4, #0]
 8003bae:	bd38      	pop	{r3, r4, r5, pc}
 8003bb0:	20012f3c 	.word	0x20012f3c

08003bb4 <__libc_init_array>:
 8003bb4:	b570      	push	{r4, r5, r6, lr}
 8003bb6:	4d0d      	ldr	r5, [pc, #52]	; (8003bec <__libc_init_array+0x38>)
 8003bb8:	4c0d      	ldr	r4, [pc, #52]	; (8003bf0 <__libc_init_array+0x3c>)
 8003bba:	1b64      	subs	r4, r4, r5
 8003bbc:	10a4      	asrs	r4, r4, #2
 8003bbe:	2600      	movs	r6, #0
 8003bc0:	42a6      	cmp	r6, r4
 8003bc2:	d109      	bne.n	8003bd8 <__libc_init_array+0x24>
 8003bc4:	4d0b      	ldr	r5, [pc, #44]	; (8003bf4 <__libc_init_array+0x40>)
 8003bc6:	4c0c      	ldr	r4, [pc, #48]	; (8003bf8 <__libc_init_array+0x44>)
 8003bc8:	f000 fdcc 	bl	8004764 <_init>
 8003bcc:	1b64      	subs	r4, r4, r5
 8003bce:	10a4      	asrs	r4, r4, #2
 8003bd0:	2600      	movs	r6, #0
 8003bd2:	42a6      	cmp	r6, r4
 8003bd4:	d105      	bne.n	8003be2 <__libc_init_array+0x2e>
 8003bd6:	bd70      	pop	{r4, r5, r6, pc}
 8003bd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bdc:	4798      	blx	r3
 8003bde:	3601      	adds	r6, #1
 8003be0:	e7ee      	b.n	8003bc0 <__libc_init_array+0xc>
 8003be2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003be6:	4798      	blx	r3
 8003be8:	3601      	adds	r6, #1
 8003bea:	e7f2      	b.n	8003bd2 <__libc_init_array+0x1e>
 8003bec:	08004868 	.word	0x08004868
 8003bf0:	08004868 	.word	0x08004868
 8003bf4:	08004868 	.word	0x08004868
 8003bf8:	0800486c 	.word	0x0800486c

08003bfc <__retarget_lock_acquire_recursive>:
 8003bfc:	4770      	bx	lr

08003bfe <__retarget_lock_release_recursive>:
 8003bfe:	4770      	bx	lr

08003c00 <_free_r>:
 8003c00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003c02:	2900      	cmp	r1, #0
 8003c04:	d044      	beq.n	8003c90 <_free_r+0x90>
 8003c06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c0a:	9001      	str	r0, [sp, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f1a1 0404 	sub.w	r4, r1, #4
 8003c12:	bfb8      	it	lt
 8003c14:	18e4      	addlt	r4, r4, r3
 8003c16:	f000 f8df 	bl	8003dd8 <__malloc_lock>
 8003c1a:	4a1e      	ldr	r2, [pc, #120]	; (8003c94 <_free_r+0x94>)
 8003c1c:	9801      	ldr	r0, [sp, #4]
 8003c1e:	6813      	ldr	r3, [r2, #0]
 8003c20:	b933      	cbnz	r3, 8003c30 <_free_r+0x30>
 8003c22:	6063      	str	r3, [r4, #4]
 8003c24:	6014      	str	r4, [r2, #0]
 8003c26:	b003      	add	sp, #12
 8003c28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003c2c:	f000 b8da 	b.w	8003de4 <__malloc_unlock>
 8003c30:	42a3      	cmp	r3, r4
 8003c32:	d908      	bls.n	8003c46 <_free_r+0x46>
 8003c34:	6825      	ldr	r5, [r4, #0]
 8003c36:	1961      	adds	r1, r4, r5
 8003c38:	428b      	cmp	r3, r1
 8003c3a:	bf01      	itttt	eq
 8003c3c:	6819      	ldreq	r1, [r3, #0]
 8003c3e:	685b      	ldreq	r3, [r3, #4]
 8003c40:	1949      	addeq	r1, r1, r5
 8003c42:	6021      	streq	r1, [r4, #0]
 8003c44:	e7ed      	b.n	8003c22 <_free_r+0x22>
 8003c46:	461a      	mov	r2, r3
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	b10b      	cbz	r3, 8003c50 <_free_r+0x50>
 8003c4c:	42a3      	cmp	r3, r4
 8003c4e:	d9fa      	bls.n	8003c46 <_free_r+0x46>
 8003c50:	6811      	ldr	r1, [r2, #0]
 8003c52:	1855      	adds	r5, r2, r1
 8003c54:	42a5      	cmp	r5, r4
 8003c56:	d10b      	bne.n	8003c70 <_free_r+0x70>
 8003c58:	6824      	ldr	r4, [r4, #0]
 8003c5a:	4421      	add	r1, r4
 8003c5c:	1854      	adds	r4, r2, r1
 8003c5e:	42a3      	cmp	r3, r4
 8003c60:	6011      	str	r1, [r2, #0]
 8003c62:	d1e0      	bne.n	8003c26 <_free_r+0x26>
 8003c64:	681c      	ldr	r4, [r3, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	6053      	str	r3, [r2, #4]
 8003c6a:	440c      	add	r4, r1
 8003c6c:	6014      	str	r4, [r2, #0]
 8003c6e:	e7da      	b.n	8003c26 <_free_r+0x26>
 8003c70:	d902      	bls.n	8003c78 <_free_r+0x78>
 8003c72:	230c      	movs	r3, #12
 8003c74:	6003      	str	r3, [r0, #0]
 8003c76:	e7d6      	b.n	8003c26 <_free_r+0x26>
 8003c78:	6825      	ldr	r5, [r4, #0]
 8003c7a:	1961      	adds	r1, r4, r5
 8003c7c:	428b      	cmp	r3, r1
 8003c7e:	bf04      	itt	eq
 8003c80:	6819      	ldreq	r1, [r3, #0]
 8003c82:	685b      	ldreq	r3, [r3, #4]
 8003c84:	6063      	str	r3, [r4, #4]
 8003c86:	bf04      	itt	eq
 8003c88:	1949      	addeq	r1, r1, r5
 8003c8a:	6021      	streq	r1, [r4, #0]
 8003c8c:	6054      	str	r4, [r2, #4]
 8003c8e:	e7ca      	b.n	8003c26 <_free_r+0x26>
 8003c90:	b003      	add	sp, #12
 8003c92:	bd30      	pop	{r4, r5, pc}
 8003c94:	20012f44 	.word	0x20012f44

08003c98 <sbrk_aligned>:
 8003c98:	b570      	push	{r4, r5, r6, lr}
 8003c9a:	4e0e      	ldr	r6, [pc, #56]	; (8003cd4 <sbrk_aligned+0x3c>)
 8003c9c:	460c      	mov	r4, r1
 8003c9e:	6831      	ldr	r1, [r6, #0]
 8003ca0:	4605      	mov	r5, r0
 8003ca2:	b911      	cbnz	r1, 8003caa <sbrk_aligned+0x12>
 8003ca4:	f000 fcbc 	bl	8004620 <_sbrk_r>
 8003ca8:	6030      	str	r0, [r6, #0]
 8003caa:	4621      	mov	r1, r4
 8003cac:	4628      	mov	r0, r5
 8003cae:	f000 fcb7 	bl	8004620 <_sbrk_r>
 8003cb2:	1c43      	adds	r3, r0, #1
 8003cb4:	d00a      	beq.n	8003ccc <sbrk_aligned+0x34>
 8003cb6:	1cc4      	adds	r4, r0, #3
 8003cb8:	f024 0403 	bic.w	r4, r4, #3
 8003cbc:	42a0      	cmp	r0, r4
 8003cbe:	d007      	beq.n	8003cd0 <sbrk_aligned+0x38>
 8003cc0:	1a21      	subs	r1, r4, r0
 8003cc2:	4628      	mov	r0, r5
 8003cc4:	f000 fcac 	bl	8004620 <_sbrk_r>
 8003cc8:	3001      	adds	r0, #1
 8003cca:	d101      	bne.n	8003cd0 <sbrk_aligned+0x38>
 8003ccc:	f04f 34ff 	mov.w	r4, #4294967295
 8003cd0:	4620      	mov	r0, r4
 8003cd2:	bd70      	pop	{r4, r5, r6, pc}
 8003cd4:	20012f48 	.word	0x20012f48

08003cd8 <_malloc_r>:
 8003cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cdc:	1ccd      	adds	r5, r1, #3
 8003cde:	f025 0503 	bic.w	r5, r5, #3
 8003ce2:	3508      	adds	r5, #8
 8003ce4:	2d0c      	cmp	r5, #12
 8003ce6:	bf38      	it	cc
 8003ce8:	250c      	movcc	r5, #12
 8003cea:	2d00      	cmp	r5, #0
 8003cec:	4607      	mov	r7, r0
 8003cee:	db01      	blt.n	8003cf4 <_malloc_r+0x1c>
 8003cf0:	42a9      	cmp	r1, r5
 8003cf2:	d905      	bls.n	8003d00 <_malloc_r+0x28>
 8003cf4:	230c      	movs	r3, #12
 8003cf6:	603b      	str	r3, [r7, #0]
 8003cf8:	2600      	movs	r6, #0
 8003cfa:	4630      	mov	r0, r6
 8003cfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d00:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003dd4 <_malloc_r+0xfc>
 8003d04:	f000 f868 	bl	8003dd8 <__malloc_lock>
 8003d08:	f8d8 3000 	ldr.w	r3, [r8]
 8003d0c:	461c      	mov	r4, r3
 8003d0e:	bb5c      	cbnz	r4, 8003d68 <_malloc_r+0x90>
 8003d10:	4629      	mov	r1, r5
 8003d12:	4638      	mov	r0, r7
 8003d14:	f7ff ffc0 	bl	8003c98 <sbrk_aligned>
 8003d18:	1c43      	adds	r3, r0, #1
 8003d1a:	4604      	mov	r4, r0
 8003d1c:	d155      	bne.n	8003dca <_malloc_r+0xf2>
 8003d1e:	f8d8 4000 	ldr.w	r4, [r8]
 8003d22:	4626      	mov	r6, r4
 8003d24:	2e00      	cmp	r6, #0
 8003d26:	d145      	bne.n	8003db4 <_malloc_r+0xdc>
 8003d28:	2c00      	cmp	r4, #0
 8003d2a:	d048      	beq.n	8003dbe <_malloc_r+0xe6>
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	4631      	mov	r1, r6
 8003d30:	4638      	mov	r0, r7
 8003d32:	eb04 0903 	add.w	r9, r4, r3
 8003d36:	f000 fc73 	bl	8004620 <_sbrk_r>
 8003d3a:	4581      	cmp	r9, r0
 8003d3c:	d13f      	bne.n	8003dbe <_malloc_r+0xe6>
 8003d3e:	6821      	ldr	r1, [r4, #0]
 8003d40:	1a6d      	subs	r5, r5, r1
 8003d42:	4629      	mov	r1, r5
 8003d44:	4638      	mov	r0, r7
 8003d46:	f7ff ffa7 	bl	8003c98 <sbrk_aligned>
 8003d4a:	3001      	adds	r0, #1
 8003d4c:	d037      	beq.n	8003dbe <_malloc_r+0xe6>
 8003d4e:	6823      	ldr	r3, [r4, #0]
 8003d50:	442b      	add	r3, r5
 8003d52:	6023      	str	r3, [r4, #0]
 8003d54:	f8d8 3000 	ldr.w	r3, [r8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d038      	beq.n	8003dce <_malloc_r+0xf6>
 8003d5c:	685a      	ldr	r2, [r3, #4]
 8003d5e:	42a2      	cmp	r2, r4
 8003d60:	d12b      	bne.n	8003dba <_malloc_r+0xe2>
 8003d62:	2200      	movs	r2, #0
 8003d64:	605a      	str	r2, [r3, #4]
 8003d66:	e00f      	b.n	8003d88 <_malloc_r+0xb0>
 8003d68:	6822      	ldr	r2, [r4, #0]
 8003d6a:	1b52      	subs	r2, r2, r5
 8003d6c:	d41f      	bmi.n	8003dae <_malloc_r+0xd6>
 8003d6e:	2a0b      	cmp	r2, #11
 8003d70:	d917      	bls.n	8003da2 <_malloc_r+0xca>
 8003d72:	1961      	adds	r1, r4, r5
 8003d74:	42a3      	cmp	r3, r4
 8003d76:	6025      	str	r5, [r4, #0]
 8003d78:	bf18      	it	ne
 8003d7a:	6059      	strne	r1, [r3, #4]
 8003d7c:	6863      	ldr	r3, [r4, #4]
 8003d7e:	bf08      	it	eq
 8003d80:	f8c8 1000 	streq.w	r1, [r8]
 8003d84:	5162      	str	r2, [r4, r5]
 8003d86:	604b      	str	r3, [r1, #4]
 8003d88:	4638      	mov	r0, r7
 8003d8a:	f104 060b 	add.w	r6, r4, #11
 8003d8e:	f000 f829 	bl	8003de4 <__malloc_unlock>
 8003d92:	f026 0607 	bic.w	r6, r6, #7
 8003d96:	1d23      	adds	r3, r4, #4
 8003d98:	1af2      	subs	r2, r6, r3
 8003d9a:	d0ae      	beq.n	8003cfa <_malloc_r+0x22>
 8003d9c:	1b9b      	subs	r3, r3, r6
 8003d9e:	50a3      	str	r3, [r4, r2]
 8003da0:	e7ab      	b.n	8003cfa <_malloc_r+0x22>
 8003da2:	42a3      	cmp	r3, r4
 8003da4:	6862      	ldr	r2, [r4, #4]
 8003da6:	d1dd      	bne.n	8003d64 <_malloc_r+0x8c>
 8003da8:	f8c8 2000 	str.w	r2, [r8]
 8003dac:	e7ec      	b.n	8003d88 <_malloc_r+0xb0>
 8003dae:	4623      	mov	r3, r4
 8003db0:	6864      	ldr	r4, [r4, #4]
 8003db2:	e7ac      	b.n	8003d0e <_malloc_r+0x36>
 8003db4:	4634      	mov	r4, r6
 8003db6:	6876      	ldr	r6, [r6, #4]
 8003db8:	e7b4      	b.n	8003d24 <_malloc_r+0x4c>
 8003dba:	4613      	mov	r3, r2
 8003dbc:	e7cc      	b.n	8003d58 <_malloc_r+0x80>
 8003dbe:	230c      	movs	r3, #12
 8003dc0:	603b      	str	r3, [r7, #0]
 8003dc2:	4638      	mov	r0, r7
 8003dc4:	f000 f80e 	bl	8003de4 <__malloc_unlock>
 8003dc8:	e797      	b.n	8003cfa <_malloc_r+0x22>
 8003dca:	6025      	str	r5, [r4, #0]
 8003dcc:	e7dc      	b.n	8003d88 <_malloc_r+0xb0>
 8003dce:	605b      	str	r3, [r3, #4]
 8003dd0:	deff      	udf	#255	; 0xff
 8003dd2:	bf00      	nop
 8003dd4:	20012f44 	.word	0x20012f44

08003dd8 <__malloc_lock>:
 8003dd8:	4801      	ldr	r0, [pc, #4]	; (8003de0 <__malloc_lock+0x8>)
 8003dda:	f7ff bf0f 	b.w	8003bfc <__retarget_lock_acquire_recursive>
 8003dde:	bf00      	nop
 8003de0:	20012f40 	.word	0x20012f40

08003de4 <__malloc_unlock>:
 8003de4:	4801      	ldr	r0, [pc, #4]	; (8003dec <__malloc_unlock+0x8>)
 8003de6:	f7ff bf0a 	b.w	8003bfe <__retarget_lock_release_recursive>
 8003dea:	bf00      	nop
 8003dec:	20012f40 	.word	0x20012f40

08003df0 <__sfputc_r>:
 8003df0:	6893      	ldr	r3, [r2, #8]
 8003df2:	3b01      	subs	r3, #1
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	b410      	push	{r4}
 8003df8:	6093      	str	r3, [r2, #8]
 8003dfa:	da08      	bge.n	8003e0e <__sfputc_r+0x1e>
 8003dfc:	6994      	ldr	r4, [r2, #24]
 8003dfe:	42a3      	cmp	r3, r4
 8003e00:	db01      	blt.n	8003e06 <__sfputc_r+0x16>
 8003e02:	290a      	cmp	r1, #10
 8003e04:	d103      	bne.n	8003e0e <__sfputc_r+0x1e>
 8003e06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e0a:	f000 bb73 	b.w	80044f4 <__swbuf_r>
 8003e0e:	6813      	ldr	r3, [r2, #0]
 8003e10:	1c58      	adds	r0, r3, #1
 8003e12:	6010      	str	r0, [r2, #0]
 8003e14:	7019      	strb	r1, [r3, #0]
 8003e16:	4608      	mov	r0, r1
 8003e18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e1c:	4770      	bx	lr

08003e1e <__sfputs_r>:
 8003e1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e20:	4606      	mov	r6, r0
 8003e22:	460f      	mov	r7, r1
 8003e24:	4614      	mov	r4, r2
 8003e26:	18d5      	adds	r5, r2, r3
 8003e28:	42ac      	cmp	r4, r5
 8003e2a:	d101      	bne.n	8003e30 <__sfputs_r+0x12>
 8003e2c:	2000      	movs	r0, #0
 8003e2e:	e007      	b.n	8003e40 <__sfputs_r+0x22>
 8003e30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e34:	463a      	mov	r2, r7
 8003e36:	4630      	mov	r0, r6
 8003e38:	f7ff ffda 	bl	8003df0 <__sfputc_r>
 8003e3c:	1c43      	adds	r3, r0, #1
 8003e3e:	d1f3      	bne.n	8003e28 <__sfputs_r+0xa>
 8003e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003e44 <_vfiprintf_r>:
 8003e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e48:	460d      	mov	r5, r1
 8003e4a:	b09d      	sub	sp, #116	; 0x74
 8003e4c:	4614      	mov	r4, r2
 8003e4e:	4698      	mov	r8, r3
 8003e50:	4606      	mov	r6, r0
 8003e52:	b118      	cbz	r0, 8003e5c <_vfiprintf_r+0x18>
 8003e54:	6a03      	ldr	r3, [r0, #32]
 8003e56:	b90b      	cbnz	r3, 8003e5c <_vfiprintf_r+0x18>
 8003e58:	f7ff fdd2 	bl	8003a00 <__sinit>
 8003e5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003e5e:	07d9      	lsls	r1, r3, #31
 8003e60:	d405      	bmi.n	8003e6e <_vfiprintf_r+0x2a>
 8003e62:	89ab      	ldrh	r3, [r5, #12]
 8003e64:	059a      	lsls	r2, r3, #22
 8003e66:	d402      	bmi.n	8003e6e <_vfiprintf_r+0x2a>
 8003e68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003e6a:	f7ff fec7 	bl	8003bfc <__retarget_lock_acquire_recursive>
 8003e6e:	89ab      	ldrh	r3, [r5, #12]
 8003e70:	071b      	lsls	r3, r3, #28
 8003e72:	d501      	bpl.n	8003e78 <_vfiprintf_r+0x34>
 8003e74:	692b      	ldr	r3, [r5, #16]
 8003e76:	b99b      	cbnz	r3, 8003ea0 <_vfiprintf_r+0x5c>
 8003e78:	4629      	mov	r1, r5
 8003e7a:	4630      	mov	r0, r6
 8003e7c:	f000 fb78 	bl	8004570 <__swsetup_r>
 8003e80:	b170      	cbz	r0, 8003ea0 <_vfiprintf_r+0x5c>
 8003e82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003e84:	07dc      	lsls	r4, r3, #31
 8003e86:	d504      	bpl.n	8003e92 <_vfiprintf_r+0x4e>
 8003e88:	f04f 30ff 	mov.w	r0, #4294967295
 8003e8c:	b01d      	add	sp, #116	; 0x74
 8003e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e92:	89ab      	ldrh	r3, [r5, #12]
 8003e94:	0598      	lsls	r0, r3, #22
 8003e96:	d4f7      	bmi.n	8003e88 <_vfiprintf_r+0x44>
 8003e98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003e9a:	f7ff feb0 	bl	8003bfe <__retarget_lock_release_recursive>
 8003e9e:	e7f3      	b.n	8003e88 <_vfiprintf_r+0x44>
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	9309      	str	r3, [sp, #36]	; 0x24
 8003ea4:	2320      	movs	r3, #32
 8003ea6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003eaa:	f8cd 800c 	str.w	r8, [sp, #12]
 8003eae:	2330      	movs	r3, #48	; 0x30
 8003eb0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004064 <_vfiprintf_r+0x220>
 8003eb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003eb8:	f04f 0901 	mov.w	r9, #1
 8003ebc:	4623      	mov	r3, r4
 8003ebe:	469a      	mov	sl, r3
 8003ec0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ec4:	b10a      	cbz	r2, 8003eca <_vfiprintf_r+0x86>
 8003ec6:	2a25      	cmp	r2, #37	; 0x25
 8003ec8:	d1f9      	bne.n	8003ebe <_vfiprintf_r+0x7a>
 8003eca:	ebba 0b04 	subs.w	fp, sl, r4
 8003ece:	d00b      	beq.n	8003ee8 <_vfiprintf_r+0xa4>
 8003ed0:	465b      	mov	r3, fp
 8003ed2:	4622      	mov	r2, r4
 8003ed4:	4629      	mov	r1, r5
 8003ed6:	4630      	mov	r0, r6
 8003ed8:	f7ff ffa1 	bl	8003e1e <__sfputs_r>
 8003edc:	3001      	adds	r0, #1
 8003ede:	f000 80a9 	beq.w	8004034 <_vfiprintf_r+0x1f0>
 8003ee2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003ee4:	445a      	add	r2, fp
 8003ee6:	9209      	str	r2, [sp, #36]	; 0x24
 8003ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	f000 80a1 	beq.w	8004034 <_vfiprintf_r+0x1f0>
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003efc:	f10a 0a01 	add.w	sl, sl, #1
 8003f00:	9304      	str	r3, [sp, #16]
 8003f02:	9307      	str	r3, [sp, #28]
 8003f04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f08:	931a      	str	r3, [sp, #104]	; 0x68
 8003f0a:	4654      	mov	r4, sl
 8003f0c:	2205      	movs	r2, #5
 8003f0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f12:	4854      	ldr	r0, [pc, #336]	; (8004064 <_vfiprintf_r+0x220>)
 8003f14:	f7fc f95c 	bl	80001d0 <memchr>
 8003f18:	9a04      	ldr	r2, [sp, #16]
 8003f1a:	b9d8      	cbnz	r0, 8003f54 <_vfiprintf_r+0x110>
 8003f1c:	06d1      	lsls	r1, r2, #27
 8003f1e:	bf44      	itt	mi
 8003f20:	2320      	movmi	r3, #32
 8003f22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f26:	0713      	lsls	r3, r2, #28
 8003f28:	bf44      	itt	mi
 8003f2a:	232b      	movmi	r3, #43	; 0x2b
 8003f2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f30:	f89a 3000 	ldrb.w	r3, [sl]
 8003f34:	2b2a      	cmp	r3, #42	; 0x2a
 8003f36:	d015      	beq.n	8003f64 <_vfiprintf_r+0x120>
 8003f38:	9a07      	ldr	r2, [sp, #28]
 8003f3a:	4654      	mov	r4, sl
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	f04f 0c0a 	mov.w	ip, #10
 8003f42:	4621      	mov	r1, r4
 8003f44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f48:	3b30      	subs	r3, #48	; 0x30
 8003f4a:	2b09      	cmp	r3, #9
 8003f4c:	d94d      	bls.n	8003fea <_vfiprintf_r+0x1a6>
 8003f4e:	b1b0      	cbz	r0, 8003f7e <_vfiprintf_r+0x13a>
 8003f50:	9207      	str	r2, [sp, #28]
 8003f52:	e014      	b.n	8003f7e <_vfiprintf_r+0x13a>
 8003f54:	eba0 0308 	sub.w	r3, r0, r8
 8003f58:	fa09 f303 	lsl.w	r3, r9, r3
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	9304      	str	r3, [sp, #16]
 8003f60:	46a2      	mov	sl, r4
 8003f62:	e7d2      	b.n	8003f0a <_vfiprintf_r+0xc6>
 8003f64:	9b03      	ldr	r3, [sp, #12]
 8003f66:	1d19      	adds	r1, r3, #4
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	9103      	str	r1, [sp, #12]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	bfbb      	ittet	lt
 8003f70:	425b      	neglt	r3, r3
 8003f72:	f042 0202 	orrlt.w	r2, r2, #2
 8003f76:	9307      	strge	r3, [sp, #28]
 8003f78:	9307      	strlt	r3, [sp, #28]
 8003f7a:	bfb8      	it	lt
 8003f7c:	9204      	strlt	r2, [sp, #16]
 8003f7e:	7823      	ldrb	r3, [r4, #0]
 8003f80:	2b2e      	cmp	r3, #46	; 0x2e
 8003f82:	d10c      	bne.n	8003f9e <_vfiprintf_r+0x15a>
 8003f84:	7863      	ldrb	r3, [r4, #1]
 8003f86:	2b2a      	cmp	r3, #42	; 0x2a
 8003f88:	d134      	bne.n	8003ff4 <_vfiprintf_r+0x1b0>
 8003f8a:	9b03      	ldr	r3, [sp, #12]
 8003f8c:	1d1a      	adds	r2, r3, #4
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	9203      	str	r2, [sp, #12]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	bfb8      	it	lt
 8003f96:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f9a:	3402      	adds	r4, #2
 8003f9c:	9305      	str	r3, [sp, #20]
 8003f9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004074 <_vfiprintf_r+0x230>
 8003fa2:	7821      	ldrb	r1, [r4, #0]
 8003fa4:	2203      	movs	r2, #3
 8003fa6:	4650      	mov	r0, sl
 8003fa8:	f7fc f912 	bl	80001d0 <memchr>
 8003fac:	b138      	cbz	r0, 8003fbe <_vfiprintf_r+0x17a>
 8003fae:	9b04      	ldr	r3, [sp, #16]
 8003fb0:	eba0 000a 	sub.w	r0, r0, sl
 8003fb4:	2240      	movs	r2, #64	; 0x40
 8003fb6:	4082      	lsls	r2, r0
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	3401      	adds	r4, #1
 8003fbc:	9304      	str	r3, [sp, #16]
 8003fbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fc2:	4829      	ldr	r0, [pc, #164]	; (8004068 <_vfiprintf_r+0x224>)
 8003fc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003fc8:	2206      	movs	r2, #6
 8003fca:	f7fc f901 	bl	80001d0 <memchr>
 8003fce:	2800      	cmp	r0, #0
 8003fd0:	d03f      	beq.n	8004052 <_vfiprintf_r+0x20e>
 8003fd2:	4b26      	ldr	r3, [pc, #152]	; (800406c <_vfiprintf_r+0x228>)
 8003fd4:	bb1b      	cbnz	r3, 800401e <_vfiprintf_r+0x1da>
 8003fd6:	9b03      	ldr	r3, [sp, #12]
 8003fd8:	3307      	adds	r3, #7
 8003fda:	f023 0307 	bic.w	r3, r3, #7
 8003fde:	3308      	adds	r3, #8
 8003fe0:	9303      	str	r3, [sp, #12]
 8003fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fe4:	443b      	add	r3, r7
 8003fe6:	9309      	str	r3, [sp, #36]	; 0x24
 8003fe8:	e768      	b.n	8003ebc <_vfiprintf_r+0x78>
 8003fea:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fee:	460c      	mov	r4, r1
 8003ff0:	2001      	movs	r0, #1
 8003ff2:	e7a6      	b.n	8003f42 <_vfiprintf_r+0xfe>
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	3401      	adds	r4, #1
 8003ff8:	9305      	str	r3, [sp, #20]
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	f04f 0c0a 	mov.w	ip, #10
 8004000:	4620      	mov	r0, r4
 8004002:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004006:	3a30      	subs	r2, #48	; 0x30
 8004008:	2a09      	cmp	r2, #9
 800400a:	d903      	bls.n	8004014 <_vfiprintf_r+0x1d0>
 800400c:	2b00      	cmp	r3, #0
 800400e:	d0c6      	beq.n	8003f9e <_vfiprintf_r+0x15a>
 8004010:	9105      	str	r1, [sp, #20]
 8004012:	e7c4      	b.n	8003f9e <_vfiprintf_r+0x15a>
 8004014:	fb0c 2101 	mla	r1, ip, r1, r2
 8004018:	4604      	mov	r4, r0
 800401a:	2301      	movs	r3, #1
 800401c:	e7f0      	b.n	8004000 <_vfiprintf_r+0x1bc>
 800401e:	ab03      	add	r3, sp, #12
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	462a      	mov	r2, r5
 8004024:	4b12      	ldr	r3, [pc, #72]	; (8004070 <_vfiprintf_r+0x22c>)
 8004026:	a904      	add	r1, sp, #16
 8004028:	4630      	mov	r0, r6
 800402a:	f3af 8000 	nop.w
 800402e:	4607      	mov	r7, r0
 8004030:	1c78      	adds	r0, r7, #1
 8004032:	d1d6      	bne.n	8003fe2 <_vfiprintf_r+0x19e>
 8004034:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004036:	07d9      	lsls	r1, r3, #31
 8004038:	d405      	bmi.n	8004046 <_vfiprintf_r+0x202>
 800403a:	89ab      	ldrh	r3, [r5, #12]
 800403c:	059a      	lsls	r2, r3, #22
 800403e:	d402      	bmi.n	8004046 <_vfiprintf_r+0x202>
 8004040:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004042:	f7ff fddc 	bl	8003bfe <__retarget_lock_release_recursive>
 8004046:	89ab      	ldrh	r3, [r5, #12]
 8004048:	065b      	lsls	r3, r3, #25
 800404a:	f53f af1d 	bmi.w	8003e88 <_vfiprintf_r+0x44>
 800404e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004050:	e71c      	b.n	8003e8c <_vfiprintf_r+0x48>
 8004052:	ab03      	add	r3, sp, #12
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	462a      	mov	r2, r5
 8004058:	4b05      	ldr	r3, [pc, #20]	; (8004070 <_vfiprintf_r+0x22c>)
 800405a:	a904      	add	r1, sp, #16
 800405c:	4630      	mov	r0, r6
 800405e:	f000 f879 	bl	8004154 <_printf_i>
 8004062:	e7e4      	b.n	800402e <_vfiprintf_r+0x1ea>
 8004064:	0800482c 	.word	0x0800482c
 8004068:	08004836 	.word	0x08004836
 800406c:	00000000 	.word	0x00000000
 8004070:	08003e1f 	.word	0x08003e1f
 8004074:	08004832 	.word	0x08004832

08004078 <_printf_common>:
 8004078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800407c:	4616      	mov	r6, r2
 800407e:	4699      	mov	r9, r3
 8004080:	688a      	ldr	r2, [r1, #8]
 8004082:	690b      	ldr	r3, [r1, #16]
 8004084:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004088:	4293      	cmp	r3, r2
 800408a:	bfb8      	it	lt
 800408c:	4613      	movlt	r3, r2
 800408e:	6033      	str	r3, [r6, #0]
 8004090:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004094:	4607      	mov	r7, r0
 8004096:	460c      	mov	r4, r1
 8004098:	b10a      	cbz	r2, 800409e <_printf_common+0x26>
 800409a:	3301      	adds	r3, #1
 800409c:	6033      	str	r3, [r6, #0]
 800409e:	6823      	ldr	r3, [r4, #0]
 80040a0:	0699      	lsls	r1, r3, #26
 80040a2:	bf42      	ittt	mi
 80040a4:	6833      	ldrmi	r3, [r6, #0]
 80040a6:	3302      	addmi	r3, #2
 80040a8:	6033      	strmi	r3, [r6, #0]
 80040aa:	6825      	ldr	r5, [r4, #0]
 80040ac:	f015 0506 	ands.w	r5, r5, #6
 80040b0:	d106      	bne.n	80040c0 <_printf_common+0x48>
 80040b2:	f104 0a19 	add.w	sl, r4, #25
 80040b6:	68e3      	ldr	r3, [r4, #12]
 80040b8:	6832      	ldr	r2, [r6, #0]
 80040ba:	1a9b      	subs	r3, r3, r2
 80040bc:	42ab      	cmp	r3, r5
 80040be:	dc26      	bgt.n	800410e <_printf_common+0x96>
 80040c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80040c4:	1e13      	subs	r3, r2, #0
 80040c6:	6822      	ldr	r2, [r4, #0]
 80040c8:	bf18      	it	ne
 80040ca:	2301      	movne	r3, #1
 80040cc:	0692      	lsls	r2, r2, #26
 80040ce:	d42b      	bmi.n	8004128 <_printf_common+0xb0>
 80040d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80040d4:	4649      	mov	r1, r9
 80040d6:	4638      	mov	r0, r7
 80040d8:	47c0      	blx	r8
 80040da:	3001      	adds	r0, #1
 80040dc:	d01e      	beq.n	800411c <_printf_common+0xa4>
 80040de:	6823      	ldr	r3, [r4, #0]
 80040e0:	6922      	ldr	r2, [r4, #16]
 80040e2:	f003 0306 	and.w	r3, r3, #6
 80040e6:	2b04      	cmp	r3, #4
 80040e8:	bf02      	ittt	eq
 80040ea:	68e5      	ldreq	r5, [r4, #12]
 80040ec:	6833      	ldreq	r3, [r6, #0]
 80040ee:	1aed      	subeq	r5, r5, r3
 80040f0:	68a3      	ldr	r3, [r4, #8]
 80040f2:	bf0c      	ite	eq
 80040f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040f8:	2500      	movne	r5, #0
 80040fa:	4293      	cmp	r3, r2
 80040fc:	bfc4      	itt	gt
 80040fe:	1a9b      	subgt	r3, r3, r2
 8004100:	18ed      	addgt	r5, r5, r3
 8004102:	2600      	movs	r6, #0
 8004104:	341a      	adds	r4, #26
 8004106:	42b5      	cmp	r5, r6
 8004108:	d11a      	bne.n	8004140 <_printf_common+0xc8>
 800410a:	2000      	movs	r0, #0
 800410c:	e008      	b.n	8004120 <_printf_common+0xa8>
 800410e:	2301      	movs	r3, #1
 8004110:	4652      	mov	r2, sl
 8004112:	4649      	mov	r1, r9
 8004114:	4638      	mov	r0, r7
 8004116:	47c0      	blx	r8
 8004118:	3001      	adds	r0, #1
 800411a:	d103      	bne.n	8004124 <_printf_common+0xac>
 800411c:	f04f 30ff 	mov.w	r0, #4294967295
 8004120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004124:	3501      	adds	r5, #1
 8004126:	e7c6      	b.n	80040b6 <_printf_common+0x3e>
 8004128:	18e1      	adds	r1, r4, r3
 800412a:	1c5a      	adds	r2, r3, #1
 800412c:	2030      	movs	r0, #48	; 0x30
 800412e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004132:	4422      	add	r2, r4
 8004134:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004138:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800413c:	3302      	adds	r3, #2
 800413e:	e7c7      	b.n	80040d0 <_printf_common+0x58>
 8004140:	2301      	movs	r3, #1
 8004142:	4622      	mov	r2, r4
 8004144:	4649      	mov	r1, r9
 8004146:	4638      	mov	r0, r7
 8004148:	47c0      	blx	r8
 800414a:	3001      	adds	r0, #1
 800414c:	d0e6      	beq.n	800411c <_printf_common+0xa4>
 800414e:	3601      	adds	r6, #1
 8004150:	e7d9      	b.n	8004106 <_printf_common+0x8e>
	...

08004154 <_printf_i>:
 8004154:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004158:	7e0f      	ldrb	r7, [r1, #24]
 800415a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800415c:	2f78      	cmp	r7, #120	; 0x78
 800415e:	4691      	mov	r9, r2
 8004160:	4680      	mov	r8, r0
 8004162:	460c      	mov	r4, r1
 8004164:	469a      	mov	sl, r3
 8004166:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800416a:	d807      	bhi.n	800417c <_printf_i+0x28>
 800416c:	2f62      	cmp	r7, #98	; 0x62
 800416e:	d80a      	bhi.n	8004186 <_printf_i+0x32>
 8004170:	2f00      	cmp	r7, #0
 8004172:	f000 80d4 	beq.w	800431e <_printf_i+0x1ca>
 8004176:	2f58      	cmp	r7, #88	; 0x58
 8004178:	f000 80c0 	beq.w	80042fc <_printf_i+0x1a8>
 800417c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004180:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004184:	e03a      	b.n	80041fc <_printf_i+0xa8>
 8004186:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800418a:	2b15      	cmp	r3, #21
 800418c:	d8f6      	bhi.n	800417c <_printf_i+0x28>
 800418e:	a101      	add	r1, pc, #4	; (adr r1, 8004194 <_printf_i+0x40>)
 8004190:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004194:	080041ed 	.word	0x080041ed
 8004198:	08004201 	.word	0x08004201
 800419c:	0800417d 	.word	0x0800417d
 80041a0:	0800417d 	.word	0x0800417d
 80041a4:	0800417d 	.word	0x0800417d
 80041a8:	0800417d 	.word	0x0800417d
 80041ac:	08004201 	.word	0x08004201
 80041b0:	0800417d 	.word	0x0800417d
 80041b4:	0800417d 	.word	0x0800417d
 80041b8:	0800417d 	.word	0x0800417d
 80041bc:	0800417d 	.word	0x0800417d
 80041c0:	08004305 	.word	0x08004305
 80041c4:	0800422d 	.word	0x0800422d
 80041c8:	080042bf 	.word	0x080042bf
 80041cc:	0800417d 	.word	0x0800417d
 80041d0:	0800417d 	.word	0x0800417d
 80041d4:	08004327 	.word	0x08004327
 80041d8:	0800417d 	.word	0x0800417d
 80041dc:	0800422d 	.word	0x0800422d
 80041e0:	0800417d 	.word	0x0800417d
 80041e4:	0800417d 	.word	0x0800417d
 80041e8:	080042c7 	.word	0x080042c7
 80041ec:	682b      	ldr	r3, [r5, #0]
 80041ee:	1d1a      	adds	r2, r3, #4
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	602a      	str	r2, [r5, #0]
 80041f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80041fc:	2301      	movs	r3, #1
 80041fe:	e09f      	b.n	8004340 <_printf_i+0x1ec>
 8004200:	6820      	ldr	r0, [r4, #0]
 8004202:	682b      	ldr	r3, [r5, #0]
 8004204:	0607      	lsls	r7, r0, #24
 8004206:	f103 0104 	add.w	r1, r3, #4
 800420a:	6029      	str	r1, [r5, #0]
 800420c:	d501      	bpl.n	8004212 <_printf_i+0xbe>
 800420e:	681e      	ldr	r6, [r3, #0]
 8004210:	e003      	b.n	800421a <_printf_i+0xc6>
 8004212:	0646      	lsls	r6, r0, #25
 8004214:	d5fb      	bpl.n	800420e <_printf_i+0xba>
 8004216:	f9b3 6000 	ldrsh.w	r6, [r3]
 800421a:	2e00      	cmp	r6, #0
 800421c:	da03      	bge.n	8004226 <_printf_i+0xd2>
 800421e:	232d      	movs	r3, #45	; 0x2d
 8004220:	4276      	negs	r6, r6
 8004222:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004226:	485a      	ldr	r0, [pc, #360]	; (8004390 <_printf_i+0x23c>)
 8004228:	230a      	movs	r3, #10
 800422a:	e012      	b.n	8004252 <_printf_i+0xfe>
 800422c:	682b      	ldr	r3, [r5, #0]
 800422e:	6820      	ldr	r0, [r4, #0]
 8004230:	1d19      	adds	r1, r3, #4
 8004232:	6029      	str	r1, [r5, #0]
 8004234:	0605      	lsls	r5, r0, #24
 8004236:	d501      	bpl.n	800423c <_printf_i+0xe8>
 8004238:	681e      	ldr	r6, [r3, #0]
 800423a:	e002      	b.n	8004242 <_printf_i+0xee>
 800423c:	0641      	lsls	r1, r0, #25
 800423e:	d5fb      	bpl.n	8004238 <_printf_i+0xe4>
 8004240:	881e      	ldrh	r6, [r3, #0]
 8004242:	4853      	ldr	r0, [pc, #332]	; (8004390 <_printf_i+0x23c>)
 8004244:	2f6f      	cmp	r7, #111	; 0x6f
 8004246:	bf0c      	ite	eq
 8004248:	2308      	moveq	r3, #8
 800424a:	230a      	movne	r3, #10
 800424c:	2100      	movs	r1, #0
 800424e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004252:	6865      	ldr	r5, [r4, #4]
 8004254:	60a5      	str	r5, [r4, #8]
 8004256:	2d00      	cmp	r5, #0
 8004258:	bfa2      	ittt	ge
 800425a:	6821      	ldrge	r1, [r4, #0]
 800425c:	f021 0104 	bicge.w	r1, r1, #4
 8004260:	6021      	strge	r1, [r4, #0]
 8004262:	b90e      	cbnz	r6, 8004268 <_printf_i+0x114>
 8004264:	2d00      	cmp	r5, #0
 8004266:	d04b      	beq.n	8004300 <_printf_i+0x1ac>
 8004268:	4615      	mov	r5, r2
 800426a:	fbb6 f1f3 	udiv	r1, r6, r3
 800426e:	fb03 6711 	mls	r7, r3, r1, r6
 8004272:	5dc7      	ldrb	r7, [r0, r7]
 8004274:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004278:	4637      	mov	r7, r6
 800427a:	42bb      	cmp	r3, r7
 800427c:	460e      	mov	r6, r1
 800427e:	d9f4      	bls.n	800426a <_printf_i+0x116>
 8004280:	2b08      	cmp	r3, #8
 8004282:	d10b      	bne.n	800429c <_printf_i+0x148>
 8004284:	6823      	ldr	r3, [r4, #0]
 8004286:	07de      	lsls	r6, r3, #31
 8004288:	d508      	bpl.n	800429c <_printf_i+0x148>
 800428a:	6923      	ldr	r3, [r4, #16]
 800428c:	6861      	ldr	r1, [r4, #4]
 800428e:	4299      	cmp	r1, r3
 8004290:	bfde      	ittt	le
 8004292:	2330      	movle	r3, #48	; 0x30
 8004294:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004298:	f105 35ff 	addle.w	r5, r5, #4294967295
 800429c:	1b52      	subs	r2, r2, r5
 800429e:	6122      	str	r2, [r4, #16]
 80042a0:	f8cd a000 	str.w	sl, [sp]
 80042a4:	464b      	mov	r3, r9
 80042a6:	aa03      	add	r2, sp, #12
 80042a8:	4621      	mov	r1, r4
 80042aa:	4640      	mov	r0, r8
 80042ac:	f7ff fee4 	bl	8004078 <_printf_common>
 80042b0:	3001      	adds	r0, #1
 80042b2:	d14a      	bne.n	800434a <_printf_i+0x1f6>
 80042b4:	f04f 30ff 	mov.w	r0, #4294967295
 80042b8:	b004      	add	sp, #16
 80042ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042be:	6823      	ldr	r3, [r4, #0]
 80042c0:	f043 0320 	orr.w	r3, r3, #32
 80042c4:	6023      	str	r3, [r4, #0]
 80042c6:	4833      	ldr	r0, [pc, #204]	; (8004394 <_printf_i+0x240>)
 80042c8:	2778      	movs	r7, #120	; 0x78
 80042ca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80042ce:	6823      	ldr	r3, [r4, #0]
 80042d0:	6829      	ldr	r1, [r5, #0]
 80042d2:	061f      	lsls	r7, r3, #24
 80042d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80042d8:	d402      	bmi.n	80042e0 <_printf_i+0x18c>
 80042da:	065f      	lsls	r7, r3, #25
 80042dc:	bf48      	it	mi
 80042de:	b2b6      	uxthmi	r6, r6
 80042e0:	07df      	lsls	r7, r3, #31
 80042e2:	bf48      	it	mi
 80042e4:	f043 0320 	orrmi.w	r3, r3, #32
 80042e8:	6029      	str	r1, [r5, #0]
 80042ea:	bf48      	it	mi
 80042ec:	6023      	strmi	r3, [r4, #0]
 80042ee:	b91e      	cbnz	r6, 80042f8 <_printf_i+0x1a4>
 80042f0:	6823      	ldr	r3, [r4, #0]
 80042f2:	f023 0320 	bic.w	r3, r3, #32
 80042f6:	6023      	str	r3, [r4, #0]
 80042f8:	2310      	movs	r3, #16
 80042fa:	e7a7      	b.n	800424c <_printf_i+0xf8>
 80042fc:	4824      	ldr	r0, [pc, #144]	; (8004390 <_printf_i+0x23c>)
 80042fe:	e7e4      	b.n	80042ca <_printf_i+0x176>
 8004300:	4615      	mov	r5, r2
 8004302:	e7bd      	b.n	8004280 <_printf_i+0x12c>
 8004304:	682b      	ldr	r3, [r5, #0]
 8004306:	6826      	ldr	r6, [r4, #0]
 8004308:	6961      	ldr	r1, [r4, #20]
 800430a:	1d18      	adds	r0, r3, #4
 800430c:	6028      	str	r0, [r5, #0]
 800430e:	0635      	lsls	r5, r6, #24
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	d501      	bpl.n	8004318 <_printf_i+0x1c4>
 8004314:	6019      	str	r1, [r3, #0]
 8004316:	e002      	b.n	800431e <_printf_i+0x1ca>
 8004318:	0670      	lsls	r0, r6, #25
 800431a:	d5fb      	bpl.n	8004314 <_printf_i+0x1c0>
 800431c:	8019      	strh	r1, [r3, #0]
 800431e:	2300      	movs	r3, #0
 8004320:	6123      	str	r3, [r4, #16]
 8004322:	4615      	mov	r5, r2
 8004324:	e7bc      	b.n	80042a0 <_printf_i+0x14c>
 8004326:	682b      	ldr	r3, [r5, #0]
 8004328:	1d1a      	adds	r2, r3, #4
 800432a:	602a      	str	r2, [r5, #0]
 800432c:	681d      	ldr	r5, [r3, #0]
 800432e:	6862      	ldr	r2, [r4, #4]
 8004330:	2100      	movs	r1, #0
 8004332:	4628      	mov	r0, r5
 8004334:	f7fb ff4c 	bl	80001d0 <memchr>
 8004338:	b108      	cbz	r0, 800433e <_printf_i+0x1ea>
 800433a:	1b40      	subs	r0, r0, r5
 800433c:	6060      	str	r0, [r4, #4]
 800433e:	6863      	ldr	r3, [r4, #4]
 8004340:	6123      	str	r3, [r4, #16]
 8004342:	2300      	movs	r3, #0
 8004344:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004348:	e7aa      	b.n	80042a0 <_printf_i+0x14c>
 800434a:	6923      	ldr	r3, [r4, #16]
 800434c:	462a      	mov	r2, r5
 800434e:	4649      	mov	r1, r9
 8004350:	4640      	mov	r0, r8
 8004352:	47d0      	blx	sl
 8004354:	3001      	adds	r0, #1
 8004356:	d0ad      	beq.n	80042b4 <_printf_i+0x160>
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	079b      	lsls	r3, r3, #30
 800435c:	d413      	bmi.n	8004386 <_printf_i+0x232>
 800435e:	68e0      	ldr	r0, [r4, #12]
 8004360:	9b03      	ldr	r3, [sp, #12]
 8004362:	4298      	cmp	r0, r3
 8004364:	bfb8      	it	lt
 8004366:	4618      	movlt	r0, r3
 8004368:	e7a6      	b.n	80042b8 <_printf_i+0x164>
 800436a:	2301      	movs	r3, #1
 800436c:	4632      	mov	r2, r6
 800436e:	4649      	mov	r1, r9
 8004370:	4640      	mov	r0, r8
 8004372:	47d0      	blx	sl
 8004374:	3001      	adds	r0, #1
 8004376:	d09d      	beq.n	80042b4 <_printf_i+0x160>
 8004378:	3501      	adds	r5, #1
 800437a:	68e3      	ldr	r3, [r4, #12]
 800437c:	9903      	ldr	r1, [sp, #12]
 800437e:	1a5b      	subs	r3, r3, r1
 8004380:	42ab      	cmp	r3, r5
 8004382:	dcf2      	bgt.n	800436a <_printf_i+0x216>
 8004384:	e7eb      	b.n	800435e <_printf_i+0x20a>
 8004386:	2500      	movs	r5, #0
 8004388:	f104 0619 	add.w	r6, r4, #25
 800438c:	e7f5      	b.n	800437a <_printf_i+0x226>
 800438e:	bf00      	nop
 8004390:	0800483d 	.word	0x0800483d
 8004394:	0800484e 	.word	0x0800484e

08004398 <__sflush_r>:
 8004398:	898a      	ldrh	r2, [r1, #12]
 800439a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800439e:	4605      	mov	r5, r0
 80043a0:	0710      	lsls	r0, r2, #28
 80043a2:	460c      	mov	r4, r1
 80043a4:	d458      	bmi.n	8004458 <__sflush_r+0xc0>
 80043a6:	684b      	ldr	r3, [r1, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	dc05      	bgt.n	80043b8 <__sflush_r+0x20>
 80043ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	dc02      	bgt.n	80043b8 <__sflush_r+0x20>
 80043b2:	2000      	movs	r0, #0
 80043b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80043ba:	2e00      	cmp	r6, #0
 80043bc:	d0f9      	beq.n	80043b2 <__sflush_r+0x1a>
 80043be:	2300      	movs	r3, #0
 80043c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80043c4:	682f      	ldr	r7, [r5, #0]
 80043c6:	6a21      	ldr	r1, [r4, #32]
 80043c8:	602b      	str	r3, [r5, #0]
 80043ca:	d032      	beq.n	8004432 <__sflush_r+0x9a>
 80043cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80043ce:	89a3      	ldrh	r3, [r4, #12]
 80043d0:	075a      	lsls	r2, r3, #29
 80043d2:	d505      	bpl.n	80043e0 <__sflush_r+0x48>
 80043d4:	6863      	ldr	r3, [r4, #4]
 80043d6:	1ac0      	subs	r0, r0, r3
 80043d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80043da:	b10b      	cbz	r3, 80043e0 <__sflush_r+0x48>
 80043dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80043de:	1ac0      	subs	r0, r0, r3
 80043e0:	2300      	movs	r3, #0
 80043e2:	4602      	mov	r2, r0
 80043e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80043e6:	6a21      	ldr	r1, [r4, #32]
 80043e8:	4628      	mov	r0, r5
 80043ea:	47b0      	blx	r6
 80043ec:	1c43      	adds	r3, r0, #1
 80043ee:	89a3      	ldrh	r3, [r4, #12]
 80043f0:	d106      	bne.n	8004400 <__sflush_r+0x68>
 80043f2:	6829      	ldr	r1, [r5, #0]
 80043f4:	291d      	cmp	r1, #29
 80043f6:	d82b      	bhi.n	8004450 <__sflush_r+0xb8>
 80043f8:	4a29      	ldr	r2, [pc, #164]	; (80044a0 <__sflush_r+0x108>)
 80043fa:	410a      	asrs	r2, r1
 80043fc:	07d6      	lsls	r6, r2, #31
 80043fe:	d427      	bmi.n	8004450 <__sflush_r+0xb8>
 8004400:	2200      	movs	r2, #0
 8004402:	6062      	str	r2, [r4, #4]
 8004404:	04d9      	lsls	r1, r3, #19
 8004406:	6922      	ldr	r2, [r4, #16]
 8004408:	6022      	str	r2, [r4, #0]
 800440a:	d504      	bpl.n	8004416 <__sflush_r+0x7e>
 800440c:	1c42      	adds	r2, r0, #1
 800440e:	d101      	bne.n	8004414 <__sflush_r+0x7c>
 8004410:	682b      	ldr	r3, [r5, #0]
 8004412:	b903      	cbnz	r3, 8004416 <__sflush_r+0x7e>
 8004414:	6560      	str	r0, [r4, #84]	; 0x54
 8004416:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004418:	602f      	str	r7, [r5, #0]
 800441a:	2900      	cmp	r1, #0
 800441c:	d0c9      	beq.n	80043b2 <__sflush_r+0x1a>
 800441e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004422:	4299      	cmp	r1, r3
 8004424:	d002      	beq.n	800442c <__sflush_r+0x94>
 8004426:	4628      	mov	r0, r5
 8004428:	f7ff fbea 	bl	8003c00 <_free_r>
 800442c:	2000      	movs	r0, #0
 800442e:	6360      	str	r0, [r4, #52]	; 0x34
 8004430:	e7c0      	b.n	80043b4 <__sflush_r+0x1c>
 8004432:	2301      	movs	r3, #1
 8004434:	4628      	mov	r0, r5
 8004436:	47b0      	blx	r6
 8004438:	1c41      	adds	r1, r0, #1
 800443a:	d1c8      	bne.n	80043ce <__sflush_r+0x36>
 800443c:	682b      	ldr	r3, [r5, #0]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d0c5      	beq.n	80043ce <__sflush_r+0x36>
 8004442:	2b1d      	cmp	r3, #29
 8004444:	d001      	beq.n	800444a <__sflush_r+0xb2>
 8004446:	2b16      	cmp	r3, #22
 8004448:	d101      	bne.n	800444e <__sflush_r+0xb6>
 800444a:	602f      	str	r7, [r5, #0]
 800444c:	e7b1      	b.n	80043b2 <__sflush_r+0x1a>
 800444e:	89a3      	ldrh	r3, [r4, #12]
 8004450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004454:	81a3      	strh	r3, [r4, #12]
 8004456:	e7ad      	b.n	80043b4 <__sflush_r+0x1c>
 8004458:	690f      	ldr	r7, [r1, #16]
 800445a:	2f00      	cmp	r7, #0
 800445c:	d0a9      	beq.n	80043b2 <__sflush_r+0x1a>
 800445e:	0793      	lsls	r3, r2, #30
 8004460:	680e      	ldr	r6, [r1, #0]
 8004462:	bf08      	it	eq
 8004464:	694b      	ldreq	r3, [r1, #20]
 8004466:	600f      	str	r7, [r1, #0]
 8004468:	bf18      	it	ne
 800446a:	2300      	movne	r3, #0
 800446c:	eba6 0807 	sub.w	r8, r6, r7
 8004470:	608b      	str	r3, [r1, #8]
 8004472:	f1b8 0f00 	cmp.w	r8, #0
 8004476:	dd9c      	ble.n	80043b2 <__sflush_r+0x1a>
 8004478:	6a21      	ldr	r1, [r4, #32]
 800447a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800447c:	4643      	mov	r3, r8
 800447e:	463a      	mov	r2, r7
 8004480:	4628      	mov	r0, r5
 8004482:	47b0      	blx	r6
 8004484:	2800      	cmp	r0, #0
 8004486:	dc06      	bgt.n	8004496 <__sflush_r+0xfe>
 8004488:	89a3      	ldrh	r3, [r4, #12]
 800448a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800448e:	81a3      	strh	r3, [r4, #12]
 8004490:	f04f 30ff 	mov.w	r0, #4294967295
 8004494:	e78e      	b.n	80043b4 <__sflush_r+0x1c>
 8004496:	4407      	add	r7, r0
 8004498:	eba8 0800 	sub.w	r8, r8, r0
 800449c:	e7e9      	b.n	8004472 <__sflush_r+0xda>
 800449e:	bf00      	nop
 80044a0:	dfbffffe 	.word	0xdfbffffe

080044a4 <_fflush_r>:
 80044a4:	b538      	push	{r3, r4, r5, lr}
 80044a6:	690b      	ldr	r3, [r1, #16]
 80044a8:	4605      	mov	r5, r0
 80044aa:	460c      	mov	r4, r1
 80044ac:	b913      	cbnz	r3, 80044b4 <_fflush_r+0x10>
 80044ae:	2500      	movs	r5, #0
 80044b0:	4628      	mov	r0, r5
 80044b2:	bd38      	pop	{r3, r4, r5, pc}
 80044b4:	b118      	cbz	r0, 80044be <_fflush_r+0x1a>
 80044b6:	6a03      	ldr	r3, [r0, #32]
 80044b8:	b90b      	cbnz	r3, 80044be <_fflush_r+0x1a>
 80044ba:	f7ff faa1 	bl	8003a00 <__sinit>
 80044be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d0f3      	beq.n	80044ae <_fflush_r+0xa>
 80044c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80044c8:	07d0      	lsls	r0, r2, #31
 80044ca:	d404      	bmi.n	80044d6 <_fflush_r+0x32>
 80044cc:	0599      	lsls	r1, r3, #22
 80044ce:	d402      	bmi.n	80044d6 <_fflush_r+0x32>
 80044d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044d2:	f7ff fb93 	bl	8003bfc <__retarget_lock_acquire_recursive>
 80044d6:	4628      	mov	r0, r5
 80044d8:	4621      	mov	r1, r4
 80044da:	f7ff ff5d 	bl	8004398 <__sflush_r>
 80044de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80044e0:	07da      	lsls	r2, r3, #31
 80044e2:	4605      	mov	r5, r0
 80044e4:	d4e4      	bmi.n	80044b0 <_fflush_r+0xc>
 80044e6:	89a3      	ldrh	r3, [r4, #12]
 80044e8:	059b      	lsls	r3, r3, #22
 80044ea:	d4e1      	bmi.n	80044b0 <_fflush_r+0xc>
 80044ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044ee:	f7ff fb86 	bl	8003bfe <__retarget_lock_release_recursive>
 80044f2:	e7dd      	b.n	80044b0 <_fflush_r+0xc>

080044f4 <__swbuf_r>:
 80044f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044f6:	460e      	mov	r6, r1
 80044f8:	4614      	mov	r4, r2
 80044fa:	4605      	mov	r5, r0
 80044fc:	b118      	cbz	r0, 8004506 <__swbuf_r+0x12>
 80044fe:	6a03      	ldr	r3, [r0, #32]
 8004500:	b90b      	cbnz	r3, 8004506 <__swbuf_r+0x12>
 8004502:	f7ff fa7d 	bl	8003a00 <__sinit>
 8004506:	69a3      	ldr	r3, [r4, #24]
 8004508:	60a3      	str	r3, [r4, #8]
 800450a:	89a3      	ldrh	r3, [r4, #12]
 800450c:	071a      	lsls	r2, r3, #28
 800450e:	d525      	bpl.n	800455c <__swbuf_r+0x68>
 8004510:	6923      	ldr	r3, [r4, #16]
 8004512:	b31b      	cbz	r3, 800455c <__swbuf_r+0x68>
 8004514:	6823      	ldr	r3, [r4, #0]
 8004516:	6922      	ldr	r2, [r4, #16]
 8004518:	1a98      	subs	r0, r3, r2
 800451a:	6963      	ldr	r3, [r4, #20]
 800451c:	b2f6      	uxtb	r6, r6
 800451e:	4283      	cmp	r3, r0
 8004520:	4637      	mov	r7, r6
 8004522:	dc04      	bgt.n	800452e <__swbuf_r+0x3a>
 8004524:	4621      	mov	r1, r4
 8004526:	4628      	mov	r0, r5
 8004528:	f7ff ffbc 	bl	80044a4 <_fflush_r>
 800452c:	b9e0      	cbnz	r0, 8004568 <__swbuf_r+0x74>
 800452e:	68a3      	ldr	r3, [r4, #8]
 8004530:	3b01      	subs	r3, #1
 8004532:	60a3      	str	r3, [r4, #8]
 8004534:	6823      	ldr	r3, [r4, #0]
 8004536:	1c5a      	adds	r2, r3, #1
 8004538:	6022      	str	r2, [r4, #0]
 800453a:	701e      	strb	r6, [r3, #0]
 800453c:	6962      	ldr	r2, [r4, #20]
 800453e:	1c43      	adds	r3, r0, #1
 8004540:	429a      	cmp	r2, r3
 8004542:	d004      	beq.n	800454e <__swbuf_r+0x5a>
 8004544:	89a3      	ldrh	r3, [r4, #12]
 8004546:	07db      	lsls	r3, r3, #31
 8004548:	d506      	bpl.n	8004558 <__swbuf_r+0x64>
 800454a:	2e0a      	cmp	r6, #10
 800454c:	d104      	bne.n	8004558 <__swbuf_r+0x64>
 800454e:	4621      	mov	r1, r4
 8004550:	4628      	mov	r0, r5
 8004552:	f7ff ffa7 	bl	80044a4 <_fflush_r>
 8004556:	b938      	cbnz	r0, 8004568 <__swbuf_r+0x74>
 8004558:	4638      	mov	r0, r7
 800455a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800455c:	4621      	mov	r1, r4
 800455e:	4628      	mov	r0, r5
 8004560:	f000 f806 	bl	8004570 <__swsetup_r>
 8004564:	2800      	cmp	r0, #0
 8004566:	d0d5      	beq.n	8004514 <__swbuf_r+0x20>
 8004568:	f04f 37ff 	mov.w	r7, #4294967295
 800456c:	e7f4      	b.n	8004558 <__swbuf_r+0x64>
	...

08004570 <__swsetup_r>:
 8004570:	b538      	push	{r3, r4, r5, lr}
 8004572:	4b2a      	ldr	r3, [pc, #168]	; (800461c <__swsetup_r+0xac>)
 8004574:	4605      	mov	r5, r0
 8004576:	6818      	ldr	r0, [r3, #0]
 8004578:	460c      	mov	r4, r1
 800457a:	b118      	cbz	r0, 8004584 <__swsetup_r+0x14>
 800457c:	6a03      	ldr	r3, [r0, #32]
 800457e:	b90b      	cbnz	r3, 8004584 <__swsetup_r+0x14>
 8004580:	f7ff fa3e 	bl	8003a00 <__sinit>
 8004584:	89a3      	ldrh	r3, [r4, #12]
 8004586:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800458a:	0718      	lsls	r0, r3, #28
 800458c:	d422      	bmi.n	80045d4 <__swsetup_r+0x64>
 800458e:	06d9      	lsls	r1, r3, #27
 8004590:	d407      	bmi.n	80045a2 <__swsetup_r+0x32>
 8004592:	2309      	movs	r3, #9
 8004594:	602b      	str	r3, [r5, #0]
 8004596:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800459a:	81a3      	strh	r3, [r4, #12]
 800459c:	f04f 30ff 	mov.w	r0, #4294967295
 80045a0:	e034      	b.n	800460c <__swsetup_r+0x9c>
 80045a2:	0758      	lsls	r0, r3, #29
 80045a4:	d512      	bpl.n	80045cc <__swsetup_r+0x5c>
 80045a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80045a8:	b141      	cbz	r1, 80045bc <__swsetup_r+0x4c>
 80045aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80045ae:	4299      	cmp	r1, r3
 80045b0:	d002      	beq.n	80045b8 <__swsetup_r+0x48>
 80045b2:	4628      	mov	r0, r5
 80045b4:	f7ff fb24 	bl	8003c00 <_free_r>
 80045b8:	2300      	movs	r3, #0
 80045ba:	6363      	str	r3, [r4, #52]	; 0x34
 80045bc:	89a3      	ldrh	r3, [r4, #12]
 80045be:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80045c2:	81a3      	strh	r3, [r4, #12]
 80045c4:	2300      	movs	r3, #0
 80045c6:	6063      	str	r3, [r4, #4]
 80045c8:	6923      	ldr	r3, [r4, #16]
 80045ca:	6023      	str	r3, [r4, #0]
 80045cc:	89a3      	ldrh	r3, [r4, #12]
 80045ce:	f043 0308 	orr.w	r3, r3, #8
 80045d2:	81a3      	strh	r3, [r4, #12]
 80045d4:	6923      	ldr	r3, [r4, #16]
 80045d6:	b94b      	cbnz	r3, 80045ec <__swsetup_r+0x7c>
 80045d8:	89a3      	ldrh	r3, [r4, #12]
 80045da:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80045de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045e2:	d003      	beq.n	80045ec <__swsetup_r+0x7c>
 80045e4:	4621      	mov	r1, r4
 80045e6:	4628      	mov	r0, r5
 80045e8:	f000 f850 	bl	800468c <__smakebuf_r>
 80045ec:	89a0      	ldrh	r0, [r4, #12]
 80045ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80045f2:	f010 0301 	ands.w	r3, r0, #1
 80045f6:	d00a      	beq.n	800460e <__swsetup_r+0x9e>
 80045f8:	2300      	movs	r3, #0
 80045fa:	60a3      	str	r3, [r4, #8]
 80045fc:	6963      	ldr	r3, [r4, #20]
 80045fe:	425b      	negs	r3, r3
 8004600:	61a3      	str	r3, [r4, #24]
 8004602:	6923      	ldr	r3, [r4, #16]
 8004604:	b943      	cbnz	r3, 8004618 <__swsetup_r+0xa8>
 8004606:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800460a:	d1c4      	bne.n	8004596 <__swsetup_r+0x26>
 800460c:	bd38      	pop	{r3, r4, r5, pc}
 800460e:	0781      	lsls	r1, r0, #30
 8004610:	bf58      	it	pl
 8004612:	6963      	ldrpl	r3, [r4, #20]
 8004614:	60a3      	str	r3, [r4, #8]
 8004616:	e7f4      	b.n	8004602 <__swsetup_r+0x92>
 8004618:	2000      	movs	r0, #0
 800461a:	e7f7      	b.n	800460c <__swsetup_r+0x9c>
 800461c:	2000006c 	.word	0x2000006c

08004620 <_sbrk_r>:
 8004620:	b538      	push	{r3, r4, r5, lr}
 8004622:	4d06      	ldr	r5, [pc, #24]	; (800463c <_sbrk_r+0x1c>)
 8004624:	2300      	movs	r3, #0
 8004626:	4604      	mov	r4, r0
 8004628:	4608      	mov	r0, r1
 800462a:	602b      	str	r3, [r5, #0]
 800462c:	f000 f88c 	bl	8004748 <_sbrk>
 8004630:	1c43      	adds	r3, r0, #1
 8004632:	d102      	bne.n	800463a <_sbrk_r+0x1a>
 8004634:	682b      	ldr	r3, [r5, #0]
 8004636:	b103      	cbz	r3, 800463a <_sbrk_r+0x1a>
 8004638:	6023      	str	r3, [r4, #0]
 800463a:	bd38      	pop	{r3, r4, r5, pc}
 800463c:	20012f3c 	.word	0x20012f3c

08004640 <__swhatbuf_r>:
 8004640:	b570      	push	{r4, r5, r6, lr}
 8004642:	460c      	mov	r4, r1
 8004644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004648:	2900      	cmp	r1, #0
 800464a:	b096      	sub	sp, #88	; 0x58
 800464c:	4615      	mov	r5, r2
 800464e:	461e      	mov	r6, r3
 8004650:	da0d      	bge.n	800466e <__swhatbuf_r+0x2e>
 8004652:	89a3      	ldrh	r3, [r4, #12]
 8004654:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004658:	f04f 0100 	mov.w	r1, #0
 800465c:	bf0c      	ite	eq
 800465e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004662:	2340      	movne	r3, #64	; 0x40
 8004664:	2000      	movs	r0, #0
 8004666:	6031      	str	r1, [r6, #0]
 8004668:	602b      	str	r3, [r5, #0]
 800466a:	b016      	add	sp, #88	; 0x58
 800466c:	bd70      	pop	{r4, r5, r6, pc}
 800466e:	466a      	mov	r2, sp
 8004670:	f000 f848 	bl	8004704 <_fstat_r>
 8004674:	2800      	cmp	r0, #0
 8004676:	dbec      	blt.n	8004652 <__swhatbuf_r+0x12>
 8004678:	9901      	ldr	r1, [sp, #4]
 800467a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800467e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004682:	4259      	negs	r1, r3
 8004684:	4159      	adcs	r1, r3
 8004686:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800468a:	e7eb      	b.n	8004664 <__swhatbuf_r+0x24>

0800468c <__smakebuf_r>:
 800468c:	898b      	ldrh	r3, [r1, #12]
 800468e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004690:	079d      	lsls	r5, r3, #30
 8004692:	4606      	mov	r6, r0
 8004694:	460c      	mov	r4, r1
 8004696:	d507      	bpl.n	80046a8 <__smakebuf_r+0x1c>
 8004698:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800469c:	6023      	str	r3, [r4, #0]
 800469e:	6123      	str	r3, [r4, #16]
 80046a0:	2301      	movs	r3, #1
 80046a2:	6163      	str	r3, [r4, #20]
 80046a4:	b002      	add	sp, #8
 80046a6:	bd70      	pop	{r4, r5, r6, pc}
 80046a8:	ab01      	add	r3, sp, #4
 80046aa:	466a      	mov	r2, sp
 80046ac:	f7ff ffc8 	bl	8004640 <__swhatbuf_r>
 80046b0:	9900      	ldr	r1, [sp, #0]
 80046b2:	4605      	mov	r5, r0
 80046b4:	4630      	mov	r0, r6
 80046b6:	f7ff fb0f 	bl	8003cd8 <_malloc_r>
 80046ba:	b948      	cbnz	r0, 80046d0 <__smakebuf_r+0x44>
 80046bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046c0:	059a      	lsls	r2, r3, #22
 80046c2:	d4ef      	bmi.n	80046a4 <__smakebuf_r+0x18>
 80046c4:	f023 0303 	bic.w	r3, r3, #3
 80046c8:	f043 0302 	orr.w	r3, r3, #2
 80046cc:	81a3      	strh	r3, [r4, #12]
 80046ce:	e7e3      	b.n	8004698 <__smakebuf_r+0xc>
 80046d0:	89a3      	ldrh	r3, [r4, #12]
 80046d2:	6020      	str	r0, [r4, #0]
 80046d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046d8:	81a3      	strh	r3, [r4, #12]
 80046da:	9b00      	ldr	r3, [sp, #0]
 80046dc:	6163      	str	r3, [r4, #20]
 80046de:	9b01      	ldr	r3, [sp, #4]
 80046e0:	6120      	str	r0, [r4, #16]
 80046e2:	b15b      	cbz	r3, 80046fc <__smakebuf_r+0x70>
 80046e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046e8:	4630      	mov	r0, r6
 80046ea:	f000 f81d 	bl	8004728 <_isatty_r>
 80046ee:	b128      	cbz	r0, 80046fc <__smakebuf_r+0x70>
 80046f0:	89a3      	ldrh	r3, [r4, #12]
 80046f2:	f023 0303 	bic.w	r3, r3, #3
 80046f6:	f043 0301 	orr.w	r3, r3, #1
 80046fa:	81a3      	strh	r3, [r4, #12]
 80046fc:	89a3      	ldrh	r3, [r4, #12]
 80046fe:	431d      	orrs	r5, r3
 8004700:	81a5      	strh	r5, [r4, #12]
 8004702:	e7cf      	b.n	80046a4 <__smakebuf_r+0x18>

08004704 <_fstat_r>:
 8004704:	b538      	push	{r3, r4, r5, lr}
 8004706:	4d07      	ldr	r5, [pc, #28]	; (8004724 <_fstat_r+0x20>)
 8004708:	2300      	movs	r3, #0
 800470a:	4604      	mov	r4, r0
 800470c:	4608      	mov	r0, r1
 800470e:	4611      	mov	r1, r2
 8004710:	602b      	str	r3, [r5, #0]
 8004712:	f7fc fade 	bl	8000cd2 <_fstat>
 8004716:	1c43      	adds	r3, r0, #1
 8004718:	d102      	bne.n	8004720 <_fstat_r+0x1c>
 800471a:	682b      	ldr	r3, [r5, #0]
 800471c:	b103      	cbz	r3, 8004720 <_fstat_r+0x1c>
 800471e:	6023      	str	r3, [r4, #0]
 8004720:	bd38      	pop	{r3, r4, r5, pc}
 8004722:	bf00      	nop
 8004724:	20012f3c 	.word	0x20012f3c

08004728 <_isatty_r>:
 8004728:	b538      	push	{r3, r4, r5, lr}
 800472a:	4d06      	ldr	r5, [pc, #24]	; (8004744 <_isatty_r+0x1c>)
 800472c:	2300      	movs	r3, #0
 800472e:	4604      	mov	r4, r0
 8004730:	4608      	mov	r0, r1
 8004732:	602b      	str	r3, [r5, #0]
 8004734:	f7fc fadd 	bl	8000cf2 <_isatty>
 8004738:	1c43      	adds	r3, r0, #1
 800473a:	d102      	bne.n	8004742 <_isatty_r+0x1a>
 800473c:	682b      	ldr	r3, [r5, #0]
 800473e:	b103      	cbz	r3, 8004742 <_isatty_r+0x1a>
 8004740:	6023      	str	r3, [r4, #0]
 8004742:	bd38      	pop	{r3, r4, r5, pc}
 8004744:	20012f3c 	.word	0x20012f3c

08004748 <_sbrk>:
 8004748:	4a04      	ldr	r2, [pc, #16]	; (800475c <_sbrk+0x14>)
 800474a:	6811      	ldr	r1, [r2, #0]
 800474c:	4603      	mov	r3, r0
 800474e:	b909      	cbnz	r1, 8004754 <_sbrk+0xc>
 8004750:	4903      	ldr	r1, [pc, #12]	; (8004760 <_sbrk+0x18>)
 8004752:	6011      	str	r1, [r2, #0]
 8004754:	6810      	ldr	r0, [r2, #0]
 8004756:	4403      	add	r3, r0
 8004758:	6013      	str	r3, [r2, #0]
 800475a:	4770      	bx	lr
 800475c:	20012f4c 	.word	0x20012f4c
 8004760:	20012f50 	.word	0x20012f50

08004764 <_init>:
 8004764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004766:	bf00      	nop
 8004768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800476a:	bc08      	pop	{r3}
 800476c:	469e      	mov	lr, r3
 800476e:	4770      	bx	lr

08004770 <_fini>:
 8004770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004772:	bf00      	nop
 8004774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004776:	bc08      	pop	{r3}
 8004778:	469e      	mov	lr, r3
 800477a:	4770      	bx	lr
