//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-25769353
// Cuda compilation tools, release 10.1, V10.1.105
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	evaluation
.global .align 1 .b8 truth_values[3000000];
.global .align 8 .b8 links[72000000];

.visible .entry evaluation(
	.param .u64 evaluation_param_0,
	.param .u64 evaluation_param_1,
	.param .u64 evaluation_param_2,
	.param .u64 evaluation_param_3,
	.param .u64 evaluation_param_4,
	.param .u64 evaluation_param_5,
	.param .u32 evaluation_param_6,
	.param .u32 evaluation_param_7,
	.param .u64 evaluation_param_8,
	.param .u64 evaluation_param_9,
	.param .u64 evaluation_param_10,
	.param .u64 evaluation_param_11,
	.param .u64 evaluation_param_12,
	.param .u64 evaluation_param_13,
	.param .u64 evaluation_param_14,
	.param .u64 evaluation_param_15,
	.param .u64 evaluation_param_16,
	.param .u64 evaluation_param_17,
	.param .u64 evaluation_param_18,
	.param .u32 evaluation_param_19,
	.param .u32 evaluation_param_20
)
{
	.local .align 16 .b8 	__local_depot0[80];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<114>;
	.reg .b16 	%rs<63>;
	.reg .b32 	%r<210>;
	.reg .f64 	%fd<47>;
	.reg .b64 	%rd<332>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd69, [evaluation_param_0];
	ld.param.u64 	%rd70, [evaluation_param_1];
	ld.param.u64 	%rd71, [evaluation_param_2];
	ld.param.u64 	%rd72, [evaluation_param_3];
	ld.param.u64 	%rd73, [evaluation_param_4];
	ld.param.u64 	%rd74, [evaluation_param_5];
	ld.param.u32 	%r204, [evaluation_param_6];
	ld.param.u32 	%r48, [evaluation_param_7];
	ld.param.u64 	%rd75, [evaluation_param_8];
	ld.param.u64 	%rd76, [evaluation_param_9];
	ld.param.u64 	%rd77, [evaluation_param_10];
	ld.param.u64 	%rd78, [evaluation_param_11];
	ld.param.u64 	%rd79, [evaluation_param_12];
	ld.param.u64 	%rd80, [evaluation_param_13];
	ld.param.u64 	%rd81, [evaluation_param_14];
	ld.param.u64 	%rd82, [evaluation_param_15];
	ld.param.u64 	%rd83, [evaluation_param_16];
	ld.param.u64 	%rd84, [evaluation_param_17];
	ld.param.u64 	%rd85, [evaluation_param_18];
	ld.param.u32 	%r49, [evaluation_param_19];
	ld.param.u32 	%r50, [evaluation_param_20];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r51, %ctaid.x;
	mov.u32 	%r52, %ntid.x;
	mov.u32 	%r53, %tid.x;
	mad.lo.s32 	%r202, %r51, %r52, %r53;
	setp.ge.s32	%p8, %r202, %r50;
	@%p8 bra 	BB0_132;

	mov.u32 	%r55, -1;
	st.local.u32 	[%rd1], %r55;
	st.local.u32 	[%rd1+40], %r55;
	cvta.to.global.u64 	%rd87, %rd74;
	cvt.s64.s32	%rd318, %r48;
	mul.wide.s32 	%rd88, %r48, 4;
	add.s64 	%rd89, %rd87, %rd88;
	ld.global.u32 	%r200, [%rd89];
	cvta.to.global.u64 	%rd90, %rd69;
	add.s64 	%rd91, %rd90, %rd88;
	ld.global.u32 	%r195, [%rd91];
	setp.eq.s32	%p9, %r195, -1;
	mov.u32 	%r201, 0;
	@%p9 bra 	BB0_10;

	cvta.to.global.u64 	%rd110, %rd75;
	cvta.to.global.u64 	%rd112, %rd77;
	cvta.to.global.u64 	%rd117, %rd79;
	cvta.to.global.u64 	%rd120, %rd78;
	cvta.to.global.u64 	%rd122, %rd80;
	cvta.to.global.u64 	%rd124, %rd81;
	mov.u32 	%r198, %r48;

BB0_3:
	mov.u32 	%r7, %r198;
	mov.u64 	%rd4, %rd318;
	mov.u32 	%r198, %r195;
	cvta.to.global.u64 	%rd92, %rd72;
	cvt.s64.s32	%rd318, %r198;
	mul.wide.s32 	%rd93, %r198, 4;
	add.s64 	%rd94, %rd92, %rd93;
	ld.global.u32 	%r9, [%rd94];
	add.s32 	%r56, %r9, -3;
	setp.lt.u32	%p10, %r56, 2;
	@%p10 bra 	BB0_8;
	bra.uni 	BB0_4;

BB0_8:
	cvta.to.global.u64 	%rd104, %rd73;
	add.s64 	%rd106, %rd104, %rd93;
	ld.global.u32 	%r64, [%rd106];
	cvta.to.global.u64 	%rd107, %rd76;
	mul.wide.s32 	%rd108, %r64, 4;
	add.s64 	%rd109, %rd107, %rd108;
	ld.global.u32 	%r65, [%rd109];
	rem.s32 	%r66, %r202, %r65;
	div.s32 	%r202, %r202, %r65;
	add.s64 	%rd111, %rd110, %rd108;
	ld.global.u32 	%r67, [%rd111];
	add.s32 	%r68, %r67, %r66;
	mul.wide.s32 	%rd113, %r68, 4;
	add.s64 	%rd114, %rd112, %rd113;
	ld.global.u32 	%r69, [%rd114];
	mul.wide.s32 	%rd115, %r201, 40;
	add.s64 	%rd116, %rd1, %rd115;
	st.local.u32 	[%rd116], %r69;
	mul.wide.s32 	%rd118, %r69, 8;
	add.s64 	%rd119, %rd117, %rd118;
	ld.global.f64 	%fd3, [%rd119];
	st.local.f64 	[%rd116+8], %fd3;
	add.s64 	%rd121, %rd120, %rd118;
	ld.global.f64 	%fd4, [%rd121];
	st.local.f64 	[%rd116+16], %fd4;
	add.s64 	%rd123, %rd122, %rd118;
	ld.global.f64 	%fd5, [%rd123];
	st.local.f64 	[%rd116+24], %fd5;
	mul.wide.s32 	%rd125, %r69, 4;
	add.s64 	%rd126, %rd124, %rd125;
	ld.global.u32 	%r70, [%rd126];
	st.local.u32 	[%rd116+32], %r70;
	shl.b64 	%rd128, %rd4, 2;
	add.s64 	%rd129, %rd87, %rd128;
	ld.global.u32 	%r71, [%rd129];
	mad.lo.s32 	%r200, %r71, %r66, %r200;
	add.s32 	%r201, %r201, 1;
	bra.uni 	BB0_9;

BB0_4:
	setp.gt.u32	%p11, %r9, 13;
	@%p11 bra 	BB0_9;

	mov.u32 	%r58, 1;
	shl.b32 	%r59, %r58, %r9;
	and.b32  	%r60, %r59, 8198;
	setp.ne.s32	%p12, %r60, 0;
	@%p12 bra 	BB0_6;
	bra.uni 	BB0_9;

BB0_6:
	cvta.to.global.u64 	%rd95, %rd71;
	add.s64 	%rd97, %rd95, %rd93;
	ld.global.u32 	%r61, [%rd97];
	setp.ne.s32	%p13, %r61, %r7;
	@%p13 bra 	BB0_9;

	cvta.to.global.u64 	%rd98, %rd70;
	add.s64 	%rd100, %rd98, %rd93;
	ld.global.u32 	%r62, [%rd100];
	mul.wide.s32 	%rd102, %r62, 4;
	add.s64 	%rd103, %rd87, %rd102;
	ld.global.u32 	%r63, [%rd103];
	add.s32 	%r200, %r63, %r200;

BB0_9:
	add.s64 	%rd132, %rd90, %rd93;
	ld.global.u32 	%r195, [%rd132];
	setp.ne.s32	%p14, %r195, -1;
	@%p14 bra 	BB0_3;

BB0_10:
	add.s32 	%r19, %r200, -1;
	setp.gt.s32	%p15, %r204, %r48;
	@%p15 bra 	BB0_125;
	bra.uni 	BB0_11;

BB0_19:
	setp.eq.s64	%p85, %rd46, 0;
	@%p85 bra 	BB0_21;

	ld.global.u64 	%rd247, [%rd9+-40];
	st.u64 	[%rd46+8], %rd247;
	mov.u64 	%rd325, %rd46;

BB0_21:
	setp.eq.s64	%p86, %rd325, 0;
	@%p86 bra 	BB0_124;

	ld.global.u64 	%rd248, [%rd9+-16];
	st.u64 	[%rd248], %rd325;
	ld.u64 	%rd249, [%rd325+8];
	st.global.u64 	[%rd9+-16], %rd249;
	bra.uni 	BB0_124;

BB0_11:
	sub.s32 	%r73, %r204, %r48;
	add.s32 	%r74, %r73, %r200;
	add.s32 	%r21, %r73, %r19;
	cvta.to.global.u64 	%rd133, %rd72;
	cvt.s64.s32	%rd6, %r204;
	mul.wide.s32 	%rd134, %r204, 4;
	add.s64 	%rd135, %rd133, %rd134;
	ld.global.u32 	%r72, [%rd135];
	cvt.s64.s32	%rd7, %r21;
	mul.wide.s32 	%rd136, %r21, 24;
	mov.u64 	%rd137, links;
	cvta.global.u64 	%rd138, %rd137;
	add.s64 	%rd8, %rd138, %rd136;
	mul.wide.s32 	%rd139, %r74, 24;
	add.s64 	%rd9, %rd137, %rd139;
	mov.u64 	%rd140, 0;
	st.global.u64 	[%rd9+-24], %rd140;
	st.global.u64 	[%rd9+-16], %rd8;
	st.global.v2.u32 	[%rd9+-8], {%r55, %r55};
	cvta.to.global.u64 	%rd141, %rd71;
	add.s64 	%rd10, %rd141, %rd134;
	cvta.to.global.u64 	%rd142, %rd70;
	add.s64 	%rd11, %rd142, %rd134;
	setp.gt.s32	%p16, %r72, 7;
	@%p16 bra 	BB0_27;

	setp.gt.s32	%p24, %r72, 2;
	@%p24 bra 	BB0_23;

	setp.eq.s32	%p28, %r72, 0;
	@%p28 bra 	BB0_118;

	setp.eq.s32	%p29, %r72, 1;
	@%p29 bra 	BB0_104;
	bra.uni 	BB0_15;

BB0_104:
	add.s32 	%r41, %r21, -1;
	cvt.s64.s32	%rd267, %r41;
	mov.u64 	%rd268, truth_values;
	add.s64 	%rd269, %rd268, %rd267;
	ld.global.u8 	%rs20, [%rd269];
	setp.eq.s16	%p94, %rs20, 0;
	mov.pred 	%p113, 0;
	@%p94 bra 	BB0_106;

	ld.global.u32 	%r157, [%rd10];
	mul.wide.s32 	%rd271, %r157, 4;
	add.s64 	%rd272, %rd87, %rd271;
	ld.global.u32 	%r158, [%rd272];
	sub.s32 	%r159, %r41, %r158;
	cvt.s64.s32	%rd273, %r159;
	add.s64 	%rd275, %rd268, %rd273;
	ld.global.u8 	%rs50, [%rd275];
	setp.ne.s16	%p113, %rs50, 0;

BB0_106:
	selp.u32	%r42, 1, 0, %p113;
	cvt.u32.u16	%r160, %rs20;
	cvt.s32.s8 	%r161, %r160;
	setp.ne.s32	%p95, %r161, %r42;
	@%p95 bra 	BB0_111;

	ld.global.v2.u32 	{%r162, %r163}, [%rd9+-32];
	st.global.v2.u32 	[%rd9+-8], {%r162, %r163};
	mov.u64 	%rd328, 0;
	st.global.u64 	[%rd9+-24], %rd328;
	st.global.u64 	[%rd9+-16], %rd8;
	ld.global.u64 	%rd54, [%rd9+-48];
	setp.eq.s64	%p96, %rd54, 0;
	@%p96 bra 	BB0_109;

	ld.global.u64 	%rd277, [%rd9+-40];
	st.u64 	[%rd54+8], %rd277;
	ld.global.u64 	%rd328, [%rd9+-48];

BB0_109:
	setp.eq.s64	%p97, %rd328, 0;
	@%p97 bra 	BB0_111;

	ld.global.u64 	%rd278, [%rd9+-16];
	st.u64 	[%rd278], %rd328;
	ld.u64 	%rd279, [%rd328+8];
	st.global.u64 	[%rd9+-16], %rd279;

BB0_111:
	selp.u16	%rs62, 1, 0, %p113;
	ld.global.u32 	%r166, [%rd10];
	mul.wide.s32 	%rd281, %r166, 4;
	add.s64 	%rd282, %rd87, %rd281;
	ld.global.u32 	%r167, [%rd282];
	sub.s32 	%r43, %r41, %r167;
	cvt.s64.s32	%rd283, %r43;
	add.s64 	%rd285, %rd268, %rd283;
	ld.global.s8 	%r168, [%rd285];
	setp.ne.s32	%p98, %r168, %r42;
	@%p98 bra 	BB0_124;

	mul.wide.s32 	%rd286, %r43, 24;
	add.s64 	%rd329, %rd138, %rd286;
	ld.global.u32 	%r169, [%rd9+-8];
	setp.ne.s32	%p99, %r169, -1;
	@%p99 bra 	BB0_116;

	ld.global.u32 	%r170, [%rd9+-4];
	setp.ne.s32	%p100, %r170, -1;
	@%p100 bra 	BB0_116;

	add.s64 	%rd292, %rd137, %rd286;
	add.s64 	%rd58, %rd292, 16;
	ld.global.v2.u32 	{%r171, %r172}, [%rd292+16];
	st.global.v2.u32 	[%rd9+-8], {%r171, %r172};
	mov.u64 	%rd329, 0;
	st.global.u64 	[%rd9+-24], %rd329;
	st.global.u64 	[%rd9+-16], %rd8;
	ld.global.u64 	%rd59, [%rd292];
	setp.eq.s64	%p101, %rd59, 0;
	@%p101 bra 	BB0_116;

	ld.global.u64 	%rd293, [%rd58+-8];
	st.u64 	[%rd59+8], %rd293;
	ld.global.u64 	%rd329, [%rd58+-16];

BB0_116:
	setp.eq.s64	%p102, %rd329, 0;
	@%p102 bra 	BB0_124;

	ld.global.u64 	%rd294, [%rd9+-16];
	st.u64 	[%rd294], %rd329;
	ld.u64 	%rd295, [%rd329+8];
	st.global.u64 	[%rd9+-16], %rd295;
	bra.uni 	BB0_124;

BB0_27:
	setp.gt.s32	%p17, %r72, 10;
	@%p17 bra 	BB0_32;

	setp.eq.s32	%p21, %r72, 8;
	@%p21 bra 	BB0_38;

	setp.eq.s32	%p22, %r72, 9;
	@%p22 bra 	BB0_37;
	bra.uni 	BB0_30;

BB0_37:
	ld.local.v2.f64 	{%fd33, %fd34}, [%rd1+16];
	ld.local.v2.f64 	{%fd36, %fd37}, [%rd1+48];
	ld.local.f64 	%fd40, [%rd1+8];
	sub.f64 	%fd41, %fd40, %fd36;
	sub.f64 	%fd42, %fd33, %fd37;
	mul.f64 	%fd43, %fd42, %fd42;
	fma.rn.f64 	%fd44, %fd41, %fd41, %fd43;
	setp.le.f64	%p41, %fd44, 0d3EB0C6F7A0B5ED8D;
	selp.u16	%rs62, 1, 0, %p41;
	bra.uni 	BB0_123;

BB0_23:
	setp.eq.s32	%p25, %r72, 3;
	@%p25 bra 	BB0_74;

	setp.eq.s32	%p26, %r72, 4;
	@%p26 bra 	BB0_54;
	bra.uni 	BB0_25;

BB0_54:
	ld.global.u32 	%r98, [%rd11];
	mul.wide.s32 	%rd173, %r98, 4;
	add.s64 	%rd20, %rd87, %rd173;
	cvta.to.global.u64 	%rd174, %rd73;
	add.s64 	%rd176, %rd174, %rd134;
	ld.global.u32 	%r99, [%rd176];
	cvta.to.global.u64 	%rd21, %rd76;
	mul.wide.s32 	%rd177, %r99, 4;
	add.s64 	%rd178, %rd21, %rd177;
	ld.global.u32 	%r100, [%rd178];
	mov.u16 	%rs62, 0;
	setp.lt.s32	%p55, %r100, 1;
	@%p55 bra 	BB0_124;

	ld.global.u32 	%r25, [%rd20];
	add.s32 	%r26, %r21, -1;
	mov.u16 	%rs62, 0;
	mov.u16 	%rs57, 1;
	mov.u32 	%r205, 0;

BB0_56:
	mul.lo.s32 	%r102, %r205, %r25;
	sub.s32 	%r28, %r26, %r102;
	cvt.s64.s32	%rd179, %r28;
	mov.u64 	%rd180, truth_values;
	add.s64 	%rd181, %rd180, %rd179;
	ld.global.u8 	%rs34, [%rd181];
	or.b16  	%rs12, %rs34, %rs62;
	and.b16  	%rs35, %rs12, 255;
	setp.ne.s16	%p56, %rs35, 0;
	selp.u16	%rs62, 1, 0, %p56;
	setp.eq.s16	%p57, %rs34, 0;
	mul.wide.s32 	%rd182, %r28, 24;
	add.s64 	%rd22, %rd137, %rd182;
	@%p57 bra 	BB0_66;
	bra.uni 	BB0_57;

BB0_66:
	@%p56 bra 	BB0_73;

	add.s64 	%rd322, %rd138, %rd182;
	ld.global.u32 	%r109, [%rd9+-8];
	setp.ne.s32	%p64, %r109, -1;
	@%p64 bra 	BB0_71;

	ld.global.u32 	%r110, [%rd9+-4];
	setp.ne.s32	%p65, %r110, -1;
	@%p65 bra 	BB0_71;

	ld.global.v2.u32 	{%r111, %r112}, [%rd22+16];
	st.global.v2.u32 	[%rd9+-8], {%r111, %r112};
	mov.u64 	%rd322, 0;
	st.global.u64 	[%rd9+-24], %rd322;
	st.global.u64 	[%rd9+-16], %rd8;
	ld.global.u64 	%rd30, [%rd22];
	setp.eq.s64	%p66, %rd30, 0;
	@%p66 bra 	BB0_71;

	ld.global.u64 	%rd196, [%rd22+8];
	st.u64 	[%rd30+8], %rd196;
	ld.global.u64 	%rd322, [%rd22];

BB0_71:
	setp.eq.s64	%p67, %rd322, 0;
	@%p67 bra 	BB0_73;

	ld.global.u64 	%rd197, [%rd9+-16];
	st.u64 	[%rd197], %rd322;
	ld.u64 	%rd198, [%rd322+8];
	st.global.u64 	[%rd9+-16], %rd198;
	bra.uni 	BB0_73;

BB0_57:
	and.b16  	%rs36, %rs57, 255;
	setp.eq.s16	%p58, %rs36, 0;
	@%p58 bra 	BB0_59;
	bra.uni 	BB0_58;

BB0_59:
	ld.global.u32 	%r206, [%rd9+-8];
	bra.uni 	BB0_60;

BB0_58:
	mov.u64 	%rd184, 0;
	st.global.u64 	[%rd9+-24], %rd184;
	st.global.u64 	[%rd9+-16], %rd8;
	st.global.v2.u32 	[%rd9+-8], {%r55, %r55};
	mov.u32 	%r206, %r55;

BB0_60:
	add.s64 	%rd321, %rd138, %rd182;
	setp.ne.s32	%p59, %r206, -1;
	@%p59 bra 	BB0_64;

	ld.global.u32 	%r104, [%rd9+-4];
	setp.ne.s32	%p60, %r104, -1;
	@%p60 bra 	BB0_64;

	ld.global.v2.u32 	{%r105, %r106}, [%rd22+16];
	st.global.v2.u32 	[%rd9+-8], {%r105, %r106};
	mov.u64 	%rd321, 0;
	st.global.u64 	[%rd9+-24], %rd321;
	st.global.u64 	[%rd9+-16], %rd8;
	ld.global.u64 	%rd25, [%rd22];
	setp.eq.s64	%p61, %rd25, 0;
	@%p61 bra 	BB0_64;

	ld.global.u64 	%rd189, [%rd22+8];
	st.u64 	[%rd25+8], %rd189;
	ld.global.u64 	%rd321, [%rd22];

BB0_64:
	setp.eq.s64	%p62, %rd321, 0;
	mov.u16 	%rs57, 0;
	@%p62 bra 	BB0_73;

	ld.global.u64 	%rd190, [%rd9+-16];
	st.u64 	[%rd190], %rd321;
	ld.u64 	%rd191, [%rd321+8];
	st.global.u64 	[%rd9+-16], %rd191;

BB0_73:
	ld.global.u32 	%r115, [%rd176];
	mul.wide.s32 	%rd202, %r115, 4;
	add.s64 	%rd203, %rd21, %rd202;
	ld.global.u32 	%r116, [%rd203];
	add.s32 	%r205, %r205, 1;
	setp.lt.s32	%p68, %r205, %r116;
	@%p68 bra 	BB0_56;
	bra.uni 	BB0_124;

BB0_32:
	setp.eq.s32	%p18, %r72, 11;
	@%p18 bra 	BB0_122;

	setp.eq.s32	%p19, %r72, 13;
	@%p19 bra 	BB0_40;
	bra.uni 	BB0_34;

BB0_40:
	add.s32 	%r22, %r21, -1;
	cvt.s64.s32	%rd143, %r22;
	mov.u64 	%rd144, truth_values;
	add.s64 	%rd145, %rd144, %rd143;
	ld.global.u8 	%rs8, [%rd145];
	mov.pred 	%p111, -1;
	setp.ne.s16	%p46, %rs8, 0;
	@%p46 bra 	BB0_42;

	ld.global.u32 	%r80, [%rd10];
	mul.wide.s32 	%rd147, %r80, 4;
	add.s64 	%rd148, %rd87, %rd147;
	ld.global.u32 	%r81, [%rd148];
	sub.s32 	%r82, %r22, %r81;
	cvt.s64.s32	%rd149, %r82;
	add.s64 	%rd151, %rd144, %rd149;
	ld.global.u8 	%rs30, [%rd151];
	setp.ne.s16	%p111, %rs30, 0;

BB0_42:
	selp.u32	%r23, 1, 0, %p111;
	cvt.u32.u16	%r83, %rs8;
	cvt.s32.s8 	%r84, %r83;
	setp.ne.s32	%p47, %r84, %r23;
	@%p47 bra 	BB0_47;

	ld.global.v2.u32 	{%r85, %r86}, [%rd9+-32];
	st.global.v2.u32 	[%rd9+-8], {%r85, %r86};
	mov.u64 	%rd319, 0;
	st.global.u64 	[%rd9+-24], %rd319;
	st.global.u64 	[%rd9+-16], %rd8;
	ld.global.u64 	%rd12, [%rd9+-48];
	setp.eq.s64	%p48, %rd12, 0;
	@%p48 bra 	BB0_45;

	ld.global.u64 	%rd153, [%rd9+-40];
	st.u64 	[%rd12+8], %rd153;
	ld.global.u64 	%rd319, [%rd9+-48];

BB0_45:
	setp.eq.s64	%p49, %rd319, 0;
	@%p49 bra 	BB0_47;

	ld.global.u64 	%rd154, [%rd9+-16];
	st.u64 	[%rd154], %rd319;
	ld.u64 	%rd155, [%rd319+8];
	st.global.u64 	[%rd9+-16], %rd155;

BB0_47:
	selp.u16	%rs62, 1, 0, %p111;
	ld.global.u32 	%r89, [%rd10];
	mul.wide.s32 	%rd157, %r89, 4;
	add.s64 	%rd158, %rd87, %rd157;
	ld.global.u32 	%r90, [%rd158];
	sub.s32 	%r24, %r22, %r90;
	cvt.s64.s32	%rd159, %r24;
	add.s64 	%rd161, %rd144, %rd159;
	ld.global.s8 	%r91, [%rd161];
	setp.ne.s32	%p50, %r91, %r23;
	@%p50 bra 	BB0_124;

	mul.wide.s32 	%rd162, %r24, 24;
	add.s64 	%rd320, %rd138, %rd162;
	ld.global.u32 	%r92, [%rd9+-8];
	setp.ne.s32	%p51, %r92, -1;
	@%p51 bra 	BB0_52;

	ld.global.u32 	%r93, [%rd9+-4];
	setp.ne.s32	%p52, %r93, -1;
	@%p52 bra 	BB0_52;

	add.s64 	%rd168, %rd137, %rd162;
	add.s64 	%rd16, %rd168, 16;
	ld.global.v2.u32 	{%r94, %r95}, [%rd168+16];
	st.global.v2.u32 	[%rd9+-8], {%r94, %r95};
	st.global.u64 	[%rd9+-24], %rd140;
	st.global.u64 	[%rd9+-16], %rd8;
	ld.global.u64 	%rd17, [%rd168];
	setp.eq.s64	%p53, %rd17, 0;
	mov.u64 	%rd320, %rd140;
	@%p53 bra 	BB0_52;

	ld.global.u64 	%rd169, [%rd16+-8];
	st.u64 	[%rd17+8], %rd169;
	ld.global.u64 	%rd320, [%rd16+-16];

BB0_52:
	setp.eq.s64	%p54, %rd320, 0;
	@%p54 bra 	BB0_124;

	ld.global.u64 	%rd170, [%rd9+-16];
	st.u64 	[%rd170], %rd320;
	ld.u64 	%rd171, [%rd320+8];
	st.global.u64 	[%rd9+-16], %rd171;
	bra.uni 	BB0_124;

BB0_118:
	add.s32 	%r177, %r21, -1;
	cvt.s64.s32	%rd297, %r177;
	mov.u64 	%rd298, truth_values;
	add.s64 	%rd299, %rd298, %rd297;
	ld.global.u8 	%rs22, [%rd299];
	ld.global.v2.u32 	{%r178, %r179}, [%rd9+-32];
	st.global.v2.u32 	[%rd9+-8], {%r178, %r179};
	mov.u64 	%rd330, 0;
	st.global.u64 	[%rd9+-24], %rd330;
	st.global.u64 	[%rd9+-16], %rd8;
	ld.global.u64 	%rd62, [%rd9+-48];
	setp.eq.s64	%p103, %rd62, 0;
	@%p103 bra 	BB0_120;

	ld.global.u64 	%rd300, [%rd9+-40];
	st.u64 	[%rd62+8], %rd300;
	ld.global.u64 	%rd330, [%rd9+-48];

BB0_120:
	setp.eq.s16	%p104, %rs22, 0;
	selp.u16	%rs62, 1, 0, %p104;
	setp.eq.s64	%p105, %rd330, 0;
	@%p105 bra 	BB0_124;

	ld.global.u64 	%rd301, [%rd9+-16];
	st.u64 	[%rd301], %rd330;
	ld.u64 	%rd302, [%rd330+8];
	st.global.u64 	[%rd9+-16], %rd302;
	bra.uni 	BB0_124;

BB0_15:
	setp.eq.s32	%p30, %r72, 2;
	@%p30 bra 	BB0_16;
	bra.uni 	BB0_123;

BB0_16:
	cvt.u32.u64	%r136, %rd7;
	ld.global.u32 	%r137, [%rd10];
	mul.wide.s32 	%rd237, %r137, 4;
	add.s64 	%rd238, %rd87, %rd237;
	add.s32 	%r39, %r136, -1;
	ld.global.u32 	%r138, [%rd238];
	sub.s32 	%r139, %r39, %r138;
	cvt.s64.s32	%rd239, %r139;
	mov.u64 	%rd240, truth_values;
	add.s64 	%rd241, %rd240, %rd239;
	ld.global.u8 	%rs48, [%rd241];
	setp.eq.s16	%p84, %rs48, 0;
	mov.pred 	%p112, -1;
	@%p84 bra 	BB0_18;

	add.s32 	%r142, %r21, -1;
	cvt.s64.s32	%rd242, %r142;
	add.s64 	%rd244, %rd240, %rd242;
	ld.global.u8 	%rs49, [%rd244];
	setp.ne.s16	%p112, %rs49, 0;

BB0_18:
	selp.u16	%rs62, 1, 0, %p112;
	ld.global.v2.u32 	{%r143, %r144}, [%rd9+-32];
	st.global.v2.u32 	[%rd9+-8], {%r143, %r144};
	mov.u64 	%rd325, 0;
	st.global.u64 	[%rd9+-24], %rd325;
	st.global.u64 	[%rd9+-16], %rd8;
	ld.global.u64 	%rd46, [%rd9+-48];
	@%p112 bra 	BB0_94;
	bra.uni 	BB0_19;

BB0_94:
	setp.eq.s64	%p87, %rd46, 0;
	mov.u64 	%rd326, 0;
	@%p87 bra 	BB0_96;

	ld.global.u64 	%rd251, [%rd9+-40];
	st.u64 	[%rd46+8], %rd251;
	mov.u64 	%rd326, %rd46;

BB0_96:
	setp.eq.s64	%p88, %rd326, 0;
	@%p88 bra 	BB0_98;

	ld.global.u64 	%rd252, [%rd9+-16];
	st.u64 	[%rd252], %rd326;
	ld.u64 	%rd253, [%rd326+8];
	st.global.u64 	[%rd9+-16], %rd253;

BB0_98:
	ld.global.u32 	%r147, [%rd10];
	mul.wide.s32 	%rd255, %r147, 4;
	add.s64 	%rd256, %rd87, %rd255;
	ld.global.u32 	%r148, [%rd256];
	sub.s32 	%r40, %r39, %r148;
	mul.wide.s32 	%rd257, %r40, 24;
	add.s64 	%rd327, %rd138, %rd257;
	ld.global.u32 	%r149, [%rd9+-8];
	setp.ne.s32	%p89, %r149, -1;
	@%p89 bra 	BB0_102;

	ld.global.u32 	%r150, [%rd9+-4];
	setp.ne.s32	%p90, %r150, -1;
	@%p90 bra 	BB0_102;

	add.s64 	%rd263, %rd137, %rd257;
	add.s64 	%rd50, %rd263, 16;
	ld.global.v2.u32 	{%r151, %r152}, [%rd263+16];
	st.global.v2.u32 	[%rd9+-8], {%r151, %r152};
	mov.u64 	%rd327, 0;
	st.global.u64 	[%rd9+-24], %rd327;
	st.global.u64 	[%rd9+-16], %rd8;
	ld.global.u64 	%rd51, [%rd263];
	setp.eq.s64	%p91, %rd51, 0;
	@%p91 bra 	BB0_102;

	ld.global.u64 	%rd264, [%rd50+-8];
	st.u64 	[%rd51+8], %rd264;
	ld.global.u64 	%rd327, [%rd50+-16];

BB0_102:
	setp.eq.s64	%p92, %rd327, 0;
	@%p92 bra 	BB0_124;

	ld.global.u64 	%rd265, [%rd9+-16];
	st.u64 	[%rd265], %rd327;
	ld.u64 	%rd266, [%rd327+8];
	st.global.u64 	[%rd9+-16], %rd266;
	bra.uni 	BB0_124;

BB0_38:
	ld.local.f64 	%fd45, [%rd1+64];
	ld.local.f64 	%fd46, [%rd1+24];
	sub.f64 	%fd2, %fd46, %fd45;
	setp.ltu.f64	%p42, %fd2, 0dC049000000000000;
	mov.u16 	%rs62, 0;
	@%p42 bra 	BB0_123;

	setp.le.f64	%p43, %fd2, 0d4049000000000000;
	selp.u16	%rs62, 1, 0, %p43;
	bra.uni 	BB0_123;

BB0_30:
	setp.eq.s32	%p23, %r72, 10;
	@%p23 bra 	BB0_31;
	bra.uni 	BB0_123;

BB0_31:
	ld.local.v2.f64 	{%fd21, %fd22}, [%rd1+16];
	ld.local.v2.f64 	{%fd24, %fd25}, [%rd1+48];
	ld.local.f64 	%fd28, [%rd1+8];
	sub.f64 	%fd29, %fd28, %fd24;
	sub.f64 	%fd30, %fd21, %fd25;
	mul.f64 	%fd31, %fd30, %fd30;
	fma.rn.f64 	%fd32, %fd29, %fd29, %fd31;
	setp.le.f64	%p40, %fd32, 0d3F447AE147AE147B;
	selp.u16	%rs62, 1, 0, %p40;
	bra.uni 	BB0_123;

BB0_74:
	ld.global.u32 	%r117, [%rd11];
	mul.wide.s32 	%rd205, %r117, 4;
	add.s64 	%rd33, %rd87, %rd205;
	cvta.to.global.u64 	%rd206, %rd73;
	add.s64 	%rd208, %rd206, %rd134;
	ld.global.u32 	%r118, [%rd208];
	cvta.to.global.u64 	%rd34, %rd76;
	mul.wide.s32 	%rd209, %r118, 4;
	add.s64 	%rd210, %rd34, %rd209;
	ld.global.u32 	%r119, [%rd210];
	mov.u16 	%rs62, 1;
	setp.lt.s32	%p69, %r119, 1;
	@%p69 bra 	BB0_124;

	ld.global.u32 	%r32, [%rd33];
	add.s32 	%r33, %r21, -1;
	mov.u16 	%rs60, 1;
	mov.u32 	%r207, 0;
	mov.u16 	%rs62, %rs60;

BB0_76:
	mul.lo.s32 	%r121, %r207, %r32;
	sub.s32 	%r35, %r33, %r121;
	cvt.s64.s32	%rd211, %r35;
	mov.u64 	%rd212, truth_values;
	add.s64 	%rd213, %rd212, %rd211;
	ld.global.u8 	%rs43, [%rd213];
	setp.ne.s16	%p70, %rs43, 0;
	and.b16  	%rs44, %rs62, 255;
	setp.ne.s16	%p71, %rs44, 0;
	and.pred  	%p3, %p70, %p71;
	selp.u16	%rs62, 1, 0, %p3;
	setp.eq.s16	%p72, %rs43, 0;
	mul.wide.s32 	%rd214, %r35, 24;
	add.s64 	%rd35, %rd137, %rd214;
	@%p72 bra 	BB0_84;
	bra.uni 	BB0_77;

BB0_84:
	and.b16  	%rs45, %rs60, 255;
	setp.eq.s16	%p77, %rs45, 0;
	@%p77 bra 	BB0_86;
	bra.uni 	BB0_85;

BB0_86:
	ld.global.u32 	%r208, [%rd9+-8];
	bra.uni 	BB0_87;

BB0_77:
	@!%p3 bra 	BB0_93;
	bra.uni 	BB0_78;

BB0_78:
	add.s64 	%rd323, %rd138, %rd214;
	ld.global.u32 	%r122, [%rd9+-8];
	setp.ne.s32	%p73, %r122, -1;
	@%p73 bra 	BB0_82;

	ld.global.u32 	%r123, [%rd9+-4];
	setp.ne.s32	%p74, %r123, -1;
	@%p74 bra 	BB0_82;

	ld.global.v2.u32 	{%r124, %r125}, [%rd35+16];
	st.global.v2.u32 	[%rd9+-8], {%r124, %r125};
	mov.u64 	%rd323, 0;
	st.global.u64 	[%rd9+-24], %rd323;
	st.global.u64 	[%rd9+-16], %rd8;
	ld.global.u64 	%rd38, [%rd35];
	setp.eq.s64	%p75, %rd38, 0;
	@%p75 bra 	BB0_82;

	ld.global.u64 	%rd220, [%rd35+8];
	st.u64 	[%rd38+8], %rd220;
	ld.global.u64 	%rd323, [%rd35];

BB0_82:
	setp.eq.s64	%p76, %rd323, 0;
	@%p76 bra 	BB0_93;

	ld.global.u64 	%rd221, [%rd9+-16];
	st.u64 	[%rd221], %rd323;
	ld.u64 	%rd222, [%rd323+8];
	st.global.u64 	[%rd9+-16], %rd222;
	bra.uni 	BB0_93;

BB0_85:
	mov.u64 	%rd223, 0;
	st.global.u64 	[%rd9+-24], %rd223;
	st.global.u64 	[%rd9+-16], %rd8;
	mov.u32 	%r208, -1;
	st.global.v2.u32 	[%rd9+-8], {%r208, %r208};

BB0_87:
	add.s64 	%rd324, %rd138, %rd214;
	setp.ne.s32	%p78, %r208, -1;
	@%p78 bra 	BB0_91;

	ld.global.u32 	%r129, [%rd9+-4];
	setp.ne.s32	%p79, %r129, -1;
	@%p79 bra 	BB0_91;

	ld.global.v2.u32 	{%r130, %r131}, [%rd35+16];
	st.global.v2.u32 	[%rd9+-8], {%r130, %r131};
	mov.u64 	%rd324, 0;
	st.global.u64 	[%rd9+-24], %rd324;
	st.global.u64 	[%rd9+-16], %rd8;
	ld.global.u64 	%rd43, [%rd35];
	setp.eq.s64	%p80, %rd43, 0;
	@%p80 bra 	BB0_91;

	ld.global.u64 	%rd228, [%rd35+8];
	st.u64 	[%rd43+8], %rd228;
	ld.global.u64 	%rd324, [%rd35];

BB0_91:
	setp.eq.s64	%p81, %rd324, 0;
	mov.u16 	%rs60, 0;
	@%p81 bra 	BB0_93;

	ld.global.u64 	%rd229, [%rd9+-16];
	st.u64 	[%rd229], %rd324;
	ld.u64 	%rd230, [%rd324+8];
	st.global.u64 	[%rd9+-16], %rd230;

BB0_93:
	ld.global.u32 	%r134, [%rd208];
	mul.wide.s32 	%rd234, %r134, 4;
	add.s64 	%rd235, %rd34, %rd234;
	ld.global.u32 	%r135, [%rd235];
	add.s32 	%r207, %r207, 1;
	setp.lt.s32	%p82, %r207, %r135;
	@%p82 bra 	BB0_76;
	bra.uni 	BB0_124;

BB0_25:
	setp.eq.s32	%p27, %r72, 7;
	@%p27 bra 	BB0_26;
	bra.uni 	BB0_123;

BB0_26:
	ld.local.u32 	%r76, [%rd1+72];
	ld.local.u32 	%r77, [%rd1+32];
	setp.eq.s32	%p44, %r77, %r76;
	selp.u16	%rs62, 1, 0, %p44;
	bra.uni 	BB0_123;

BB0_122:
	ld.local.v2.f64 	{%fd9, %fd10}, [%rd1+16];
	ld.local.v2.f64 	{%fd12, %fd13}, [%rd1+48];
	ld.local.f64 	%fd16, [%rd1+8];
	sub.f64 	%fd17, %fd16, %fd12;
	sub.f64 	%fd18, %fd9, %fd13;
	mul.f64 	%fd19, %fd18, %fd18;
	fma.rn.f64 	%fd20, %fd17, %fd17, %fd19;
	setp.gt.f64	%p37, %fd20, 0d3F447AE147AE147B;
	setp.eq.f64	%p38, %fd20, 0d0000000000000000;
	or.pred  	%p39, %p37, %p38;
	selp.u16	%rs28, 1, 0, %p39;
	xor.b16  	%rs62, %rs28, 1;
	bra.uni 	BB0_123;

BB0_34:
	setp.ne.s32	%p20, %r72, 12;
	@%p20 bra 	BB0_123;

	ld.local.v2.f64 	{%fd6, %fd7}, [%rd1+16];
	setp.gtu.f64	%p31, %fd6, 0d405D000000000000;
	setp.ltu.f64	%p32, %fd6, 0d405C000000000000;
	or.pred  	%p33, %p32, %p31;
	ld.local.f64 	%fd1, [%rd1+8];
	setp.ltu.f64	%p34, %fd1, 0d4034000000000000;
	mov.u16 	%rs62, 0;
	or.pred  	%p35, %p33, %p34;
	@%p35 bra 	BB0_123;

	setp.le.f64	%p36, %fd1, 0d4038000000000000;
	selp.u16	%rs62, 1, 0, %p36;

BB0_123:
	ld.local.u32 	%r182, [%rd1+40];
	ld.local.u32 	%r183, [%rd1];
	st.global.v2.u32 	[%rd9+-8], {%r183, %r182};

BB0_124:
	add.s32 	%r186, %r21, -1;
	cvt.s64.s32	%rd303, %r186;
	mov.u64 	%rd304, truth_values;
	add.s64 	%rd305, %rd304, %rd303;
	st.global.u8 	[%rd305+1], %rs62;
	add.s32 	%r204, %r204, 1;
	cvt.u32.u64	%r187, %rd6;
	setp.lt.s32	%p106, %r187, %r48;
	@%p106 bra 	BB0_11;

BB0_125:
	setp.ne.s32	%p107, %r49, %r48;
	@%p107 bra 	BB0_132;

	cvt.s64.s32	%rd306, %r19;
	mov.u64 	%rd307, truth_values;
	add.s64 	%rd308, %rd307, %rd306;
	ld.global.s8 	%rs52, [%rd308];
	cvta.to.global.u64 	%rd309, %rd82;
	st.global.u16 	[%rd309], %rs52;
	ld.global.u8 	%rs53, [%rd308];
	setp.ne.s16	%p108, %rs53, 0;
	@%p108 bra 	BB0_132;

	mul.wide.s32 	%rd310, %r19, 24;
	mov.u64 	%rd311, links;
	cvta.global.u64 	%rd312, %rd311;
	add.s64 	%rd331, %rd312, %rd310;
	mov.u32 	%r209, 0;
	cvta.to.global.u64 	%rd313, %rd83;

BB0_128:
	mov.u32 	%r45, %r209;
	setp.gt.s32	%p109, %r45, 4999;
	@%p109 bra 	BB0_130;

	shl.b32 	%r189, %r45, 1;
	ld.u32 	%r190, [%rd331+16];
	mul.wide.s32 	%rd314, %r189, 4;
	add.s64 	%rd315, %rd313, %rd314;
	st.global.u32 	[%rd315], %r190;
	ld.u32 	%r191, [%rd331+20];
	st.global.u32 	[%rd315+4], %r191;

BB0_130:
	add.s32 	%r209, %r45, 1;
	ld.u64 	%rd331, [%rd331];
	setp.ne.s64	%p110, %rd331, 0;
	@%p110 bra 	BB0_128;

	cvta.to.global.u64 	%rd316, %rd85;
	add.s32 	%r194, %r45, 1;
	st.global.u32 	[%rd316], %r194;
	cvta.to.global.u64 	%rd317, %rd84;
	mov.u32 	%r192, 5000;
	min.s32 	%r193, %r192, %r209;
	st.global.u32 	[%rd317], %r193;

BB0_132:
	ret;
}


