

================================================================
== Vitis HLS Report for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4'
================================================================
* Date:           Wed Jan 17 08:24:24 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_611_4  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      23|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        1|    -|       0|       0|    -|
|Multiplexer      |        -|    -|       -|      34|    -|
|Register         |        -|    -|      24|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        1|    0|      24|      57|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |               Memory              |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |placement_static_kernels_values_U  |Reset_Pipeline_VITIS_LOOP_704_13_placement_static_kernels_values_ROM_AUTO_1R  |        1|  0|   0|    0|   600|    6|     1|         3600|
    +-----------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                              |                                                                              |        1|  0|   0|    0|   600|    6|     1|         3600|
    +-----------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln611_fu_93_p2    |         +|   0|  0|   6|           6|           1|
    |add_ln612_fu_103_p2   |         +|   0|  0|  10|          10|          10|
    |icmp_ln611_fu_88_p2   |      icmp|   0|  0|   3|           6|           6|
    |icmp_ln612_fu_117_p2  |      icmp|   0|  0|   4|           8|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  23|          30|          25|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  25|          6|    1|          6|
    |inc311623_fu_38  |   9|          2|    6|         12|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  34|          8|    7|         18|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |add_ln611_reg_157       |  6|   0|    6|          0|
    |ap_CS_fsm               |  5|   0|    5|          0|
    |icmp_ln611_reg_153      |  1|   0|    1|          0|
    |inc311623_fu_38         |  6|   0|    6|          0|
    |inc311623_load_reg_148  |  6|   0|    6|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 24|   0|   24|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4|  return value|
|DFG_NodesCount_kernels_values_load  |   in|    6|     ap_none|                   DFG_NodesCount_kernels_values_load|        scalar|
|mul_ln374                           |   in|   10|     ap_none|                                            mul_ln374|        scalar|
|pred_r                              |   in|    8|     ap_none|                                               pred_r|        scalar|
|inc311623_out                       |  out|    6|      ap_vld|                                        inc311623_out|       pointer|
|inc311623_out_ap_vld                |  out|    1|      ap_vld|                                        inc311623_out|       pointer|
+------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

