<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_sf.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__sf_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Chip Identification Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g0cc5cabba787dc278c6e835953d3b6c7">SF_CIDR</a>&nbsp;&nbsp;&nbsp;(SF_BASE + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip ID register address.  <a href="group__xg_nut_arch_arm_at91_sf.html#g0cc5cabba787dc278c6e835953d3b6c7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g4328ec7e283829f7a4cfb3fc457fa7e8">SF_EXID</a>&nbsp;&nbsp;&nbsp;(SF_BASE + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip ID extension register address.  <a href="group__xg_nut_arch_arm_at91_sf.html#g4328ec7e283829f7a4cfb3fc457fa7e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#gd5ab729f738373f9133714a711f033bd">SF_VERSION</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Version number mask.  <a href="group__xg_nut_arch_arm_at91_sf.html#gd5ab729f738373f9133714a711f033bd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g0c209af6d1ba25bc2d94a60964dce4bf">SF_NVPSIZ</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks non-volatile program memory size.  <a href="group__xg_nut_arch_arm_at91_sf.html#g0c209af6d1ba25bc2d94a60964dce4bf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#geb7717cffe4972e4d6364f9b01e68b8f">SF_NVPSIZ_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No NV program memory.  <a href="group__xg_nut_arch_arm_at91_sf.html#geb7717cffe4972e4d6364f9b01e68b8f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g01522d23afef3d1de2ab63e279de0fcf">SF_NVPSIZ_32K</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 kBytes NV program memory.  <a href="group__xg_nut_arch_arm_at91_sf.html#g01522d23afef3d1de2ab63e279de0fcf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g0170af002e68e61c1d55afb8f3771250">SF_NVPSIZ_64K</a>&nbsp;&nbsp;&nbsp;0x00000500</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">64 kBytes NV program memory.  <a href="group__xg_nut_arch_arm_at91_sf.html#g0170af002e68e61c1d55afb8f3771250"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g25f303924372eeb51600ec3758c636f3">SF_NVPSIZ_128K</a>&nbsp;&nbsp;&nbsp;0x00000700</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">128 kBytes NV program memory.  <a href="group__xg_nut_arch_arm_at91_sf.html#g25f303924372eeb51600ec3758c636f3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g6e6c45ba010a4ed073497b6b1ee8fb6f">SF_NVPSIZ_256K</a>&nbsp;&nbsp;&nbsp;0x00000900</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">256 kBytes NV program memory.  <a href="group__xg_nut_arch_arm_at91_sf.html#g6e6c45ba010a4ed073497b6b1ee8fb6f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g0c3b725a6b5b6a54e945408f4ce08de3">SF_NVDSIZ</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks non-volatile data memory size.  <a href="group__xg_nut_arch_arm_at91_sf.html#g0c3b725a6b5b6a54e945408f4ce08de3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#gd8480879c972bc798eeec1069eb43e4a">SF_NVDSIZ_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No NV data memory.  <a href="group__xg_nut_arch_arm_at91_sf.html#gd8480879c972bc798eeec1069eb43e4a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g9875c5f63d8eb85f2fbffd2673a3eb32">SF_VDSIZ</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks volatile data memory size.  <a href="group__xg_nut_arch_arm_at91_sf.html#g9875c5f63d8eb85f2fbffd2673a3eb32"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g2ec6a630c0a7f1156c05a25e3c68e456">SF_VDSIZ_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No volatile data memory.  <a href="group__xg_nut_arch_arm_at91_sf.html#g2ec6a630c0a7f1156c05a25e3c68e456"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g9d96a013b17baef5245c65ba4273c9cc">SF_VDSIZ_1K</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 kBytes volatile data memory.  <a href="group__xg_nut_arch_arm_at91_sf.html#g9d96a013b17baef5245c65ba4273c9cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#gaa7fb59b5a898a018faa323799005e04">SF_VDSIZ_2K</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2 kBytes volatile data memory.  <a href="group__xg_nut_arch_arm_at91_sf.html#gaa7fb59b5a898a018faa323799005e04"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g969147d52703d8f46c7c561ed44f2bf6">SF_VDSIZ_4K</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">4 kBytes volatile data memory.  <a href="group__xg_nut_arch_arm_at91_sf.html#g969147d52703d8f46c7c561ed44f2bf6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g5736cf52d91dd9c06fb430b4a694c219">SF_VDSIZ_8K</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8 kBytes volatile data memory.  <a href="group__xg_nut_arch_arm_at91_sf.html#g5736cf52d91dd9c06fb430b4a694c219"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g936d9cde8d8af12e8ec2d444c7796dab">SF_ARCH</a>&nbsp;&nbsp;&nbsp;0x0FF00000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Architecture code mask.  <a href="group__xg_nut_arch_arm_at91_sf.html#g936d9cde8d8af12e8ec2d444c7796dab"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g503d8e94f2fea7f4e7dc01e7b8de0d71">SF_ARCH_AT91x40</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AT91x40 architecture.  <a href="group__xg_nut_arch_arm_at91_sf.html#g503d8e94f2fea7f4e7dc01e7b8de0d71"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#ga816780430e44968b6120621eaf76ad6">SF_ARCH_AT91x55</a>&nbsp;&nbsp;&nbsp;0x05500000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AT91x55 architecture.  <a href="group__xg_nut_arch_arm_at91_sf.html#ga816780430e44968b6120621eaf76ad6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g3847ca7de92e07b54cc62415c8ba3bb3">SF_ARCH_AT91x63</a>&nbsp;&nbsp;&nbsp;0x06300000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AT91x63 architecture.  <a href="group__xg_nut_arch_arm_at91_sf.html#g3847ca7de92e07b54cc62415c8ba3bb3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#gfbe0b5ea4ef29cdf232969f152bfb074">SF_NVPTYP</a>&nbsp;&nbsp;&nbsp;0x70000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks non-volatile program memory type.  <a href="group__xg_nut_arch_arm_at91_sf.html#gfbe0b5ea4ef29cdf232969f152bfb074"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g5e51736032800e2952e11e38ae4734ce">SF_NVPTYP_M</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">M or F series.  <a href="group__xg_nut_arch_arm_at91_sf.html#g5e51736032800e2952e11e38ae4734ce"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g971bcff660d79396ff6a8ffd92b705e5">SF_NVPTYP_C</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">C series.  <a href="group__xg_nut_arch_arm_at91_sf.html#g971bcff660d79396ff6a8ffd92b705e5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#ge7bdd30a1e9a001d339823cf90bbe5c0">SF_NVPTYP_S</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S series.  <a href="group__xg_nut_arch_arm_at91_sf.html#ge7bdd30a1e9a001d339823cf90bbe5c0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g9a30baeddf88744649d54db798285fef">SF_NVPTYP_R</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">R series.  <a href="group__xg_nut_arch_arm_at91_sf.html#g9a30baeddf88744649d54db798285fef"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#gdd1438f15e62d12583136b9b8e2a2f08">SF_EXT</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extension flag.  <a href="group__xg_nut_arch_arm_at91_sf.html#gdd1438f15e62d12583136b9b8e2a2f08"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Reset Status Flag Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#ga9fad4120c53dca1752613b7f1e235c3">SF_RSR</a>&nbsp;&nbsp;&nbsp;(SF_BASE + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset status register address.  <a href="group__xg_nut_arch_arm_at91_sf.html#ga9fad4120c53dca1752613b7f1e235c3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#gcd44a43756c5dce5a62a006b89eea008">SF_EXT_RESET</a>&nbsp;&nbsp;&nbsp;0x0000006C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset caused by external pin.  <a href="group__xg_nut_arch_arm_at91_sf.html#gcd44a43756c5dce5a62a006b89eea008"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g00dd1ae05e0be9b89e35023fb3da4857">SF_WD_RESET</a>&nbsp;&nbsp;&nbsp;0x00000053</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset caused by internal watch dog.  <a href="group__xg_nut_arch_arm_at91_sf.html#g00dd1ae05e0be9b89e35023fb3da4857"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Memory Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g84ca4229a684313d3332385352e165f3">SF_MMR</a>&nbsp;&nbsp;&nbsp;(SF_BASE + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory mode register address.  <a href="group__xg_nut_arch_arm_at91_sf.html#g84ca4229a684313d3332385352e165f3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g8f9c05fe83eb3cf6cd4a2ea9681560d9">SF_RAMWU</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal extended RAM write allowed.  <a href="group__xg_nut_arch_arm_at91_sf.html#g8f9c05fe83eb3cf6cd4a2ea9681560d9"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Protect Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#g694fcd04f85f9e764dac759701c0539d">SF_PMR</a>&nbsp;&nbsp;&nbsp;(SF_BASE + 0x18)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Protect mode register address.  <a href="group__xg_nut_arch_arm_at91_sf.html#g694fcd04f85f9e764dac759701c0539d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sf.html#gb3d0e41ccc532c478a56bf067a841731">SF_AIC</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AIC runs in protect mode.  <a href="group__xg_nut_arch_arm_at91_sf.html#gb3d0e41ccc532c478a56bf067a841731"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.1  2006/07/05 07:45:28  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__sf_8h-source.html">at91_sf.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
