/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_ffgnp0p935vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.935000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.935000 ;
    operating_conditions ( "ffgnp0p935vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.935000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p935vm40c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 128660.000000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001275 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.524602, 0.523954, 0.525034, 0.542500, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.524602, 0.523954, 0.525034, 0.542500, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.472142, 0.471558, 0.472530, 0.488250, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.472142, 0.471558, 0.472530, 0.488250, 0.983250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.009880" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013011" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001275 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.524602, 0.523954, 0.525034, 0.542500, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.524602, 0.523954, 0.525034, 0.542500, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.472142, 0.471558, 0.472530, 0.488250, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.472142, 0.471558, 0.472530, 0.488250, 0.983250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.009880" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013011" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.011074, 0.011074, 0.011074, 0.011074, 0.011074" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.011074, 0.011074, 0.011074, 0.011074, 0.011074" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.315774, 0.324274, 0.332884, 0.350074, 0.384174",\
              "0.321344, 0.329844, 0.338454, 0.355644, 0.389744",\
              "0.326574, 0.335074, 0.343684, 0.360874, 0.394974",\
              "0.332874, 0.341374, 0.349984, 0.367174, 0.401274",\
              "0.338454, 0.346954, 0.355564, 0.372754, 0.406854"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.315774, 0.324274, 0.332884, 0.350074, 0.384174",\
              "0.321344, 0.329844, 0.338454, 0.355644, 0.389744",\
              "0.326574, 0.335074, 0.343684, 0.360874, 0.394974",\
              "0.332874, 0.341374, 0.349984, 0.367174, 0.401274",\
              "0.338454, 0.346954, 0.355564, 0.372754, 0.406854"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009197, 0.032199, 0.060850, 0.079717, 0.158782",\
              "0.009197, 0.032199, 0.060850, 0.079717, 0.158782",\
              "0.009197, 0.032199, 0.060850, 0.079717, 0.158782",\
              "0.009197, 0.032199, 0.060850, 0.079717, 0.158782",\
              "0.009197, 0.032199, 0.060850, 0.079717, 0.158782"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009197, 0.032199, 0.060850, 0.079717, 0.158782",\
              "0.009197, 0.032199, 0.060850, 0.079717, 0.158782",\
              "0.009197, 0.032199, 0.060850, 0.079717, 0.158782",\
              "0.009197, 0.032199, 0.060850, 0.079717, 0.158782",\
              "0.009197, 0.032199, 0.060850, 0.079717, 0.158782"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.418126, 0.429571, 0.441541, 0.465271, 0.512311",\
              "0.424531, 0.435976, 0.447946, 0.471676, 0.518716",\
              "0.430411, 0.441856, 0.453826, 0.477556, 0.524596",\
              "0.437656, 0.449101, 0.461071, 0.484801, 0.531841",\
              "0.444271, 0.455716, 0.467686, 0.491416, 0.538456"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.008113, 0.021815, 0.040532, 0.126347, 0.250143",\
              "0.008113, 0.021815, 0.040532, 0.126347, 0.250143",\
              "0.008113, 0.021815, 0.040532, 0.126347, 0.250143",\
              "0.008113, 0.021815, 0.040532, 0.126347, 0.250143",\
              "0.008113, 0.021815, 0.040532, 0.126347, 0.250143"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.418126, 0.429571, 0.441541, 0.465271, 0.512311",\
              "0.424531, 0.435976, 0.447946, 0.471676, 0.518716",\
              "0.430411, 0.441856, 0.453826, 0.477556, 0.524596",\
              "0.437656, 0.449101, 0.461071, 0.484801, 0.531841",\
              "0.444271, 0.455716, 0.467686, 0.491416, 0.538456"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.008113, 0.021815, 0.040532, 0.126347, 0.250143",\
              "0.008113, 0.021815, 0.040532, 0.126347, 0.250143",\
              "0.008113, 0.021815, 0.040532, 0.126347, 0.250143",\
              "0.008113, 0.021815, 0.040532, 0.126347, 0.250143",\
              "0.008113, 0.021815, 0.040532, 0.126347, 0.250143"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.031247 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.076435, 0.084211, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.173838, 0.187229, 0.206021, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.524602, 0.523954, 0.525034, 0.542500, 1.092500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.524602, 0.523954, 0.525034, 0.542500, 1.092500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "10.861614" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.312264" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "10.567464" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.313336" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "7.940459" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.313143" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "9.253938" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.313240" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.049619" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001267 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.209248" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.272007" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.137430, 0.146340, 0.152170, 0.159540, 0.189570",\
              "0.137430, 0.146340, 0.152170, 0.159540, 0.189570",\
              "0.137430, 0.146340, 0.152170, 0.159540, 0.189570",\
              "0.137430, 0.146340, 0.152170, 0.159540, 0.189570",\
              "0.137430, 0.146340, 0.152170, 0.159540, 0.189570"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.137430, 0.146340, 0.152170, 0.159540, 0.189570",\
              "0.137430, 0.146340, 0.152170, 0.159540, 0.189570",\
              "0.137430, 0.146340, 0.152170, 0.159540, 0.189570",\
              "0.137430, 0.146340, 0.152170, 0.159540, 0.189570",\
              "0.137430, 0.146340, 0.152170, 0.159540, 0.189570"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.078190, 0.074230, 0.072910, 0.073240, 0.076320",\
              "0.090070, 0.086110, 0.084790, 0.085120, 0.088200",\
              "0.107230, 0.103270, 0.101950, 0.102280, 0.105360",\
              "0.132200, 0.128240, 0.126920, 0.127250, 0.130330",\
              "0.164100, 0.160140, 0.158820, 0.159150, 0.162230"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.078190, 0.074230, 0.072910, 0.073240, 0.076320",\
              "0.090070, 0.086110, 0.084790, 0.085120, 0.088200",\
              "0.107230, 0.103270, 0.101950, 0.102280, 0.105360",\
              "0.132200, 0.128240, 0.126920, 0.127250, 0.130330",\
              "0.164100, 0.160140, 0.158820, 0.159150, 0.162230"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001275 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.009880" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.013011" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.079570, 0.091010, 0.102230, 0.120380, 0.147880",\
              "0.079570, 0.091010, 0.102230, 0.120380, 0.147880",\
              "0.079570, 0.091010, 0.102230, 0.120380, 0.147880",\
              "0.079570, 0.091010, 0.102230, 0.120380, 0.147880",\
              "0.079570, 0.091010, 0.102230, 0.120380, 0.147880"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.079570, 0.091010, 0.102230, 0.120380, 0.147880",\
              "0.079570, 0.091010, 0.102230, 0.120380, 0.147880",\
              "0.079570, 0.091010, 0.102230, 0.120380, 0.147880",\
              "0.079570, 0.091010, 0.102230, 0.120380, 0.147880",\
              "0.079570, 0.091010, 0.102230, 0.120380, 0.147880"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.070270, 0.066970, 0.066200, 0.067080, 0.071040",\
              "0.082150, 0.078850, 0.078080, 0.078960, 0.082920",\
              "0.098980, 0.095680, 0.094910, 0.095790, 0.099750",\
              "0.122520, 0.119220, 0.118450, 0.119330, 0.123290",\
              "0.151780, 0.148480, 0.147710, 0.148590, 0.152550"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.070270, 0.066970, 0.066200, 0.067080, 0.071040",\
              "0.082150, 0.078850, 0.078080, 0.078960, 0.082920",\
              "0.098980, 0.095680, 0.094910, 0.095790, 0.099750",\
              "0.122520, 0.119220, 0.118450, 0.119330, 0.123290",\
              "0.151780, 0.148480, 0.147710, 0.148590, 0.152550"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001292 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.047321" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.039536" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.145043, 0.158243, 0.169793, 0.187723, 0.215663",\
              "0.145043, 0.158243, 0.169793, 0.187723, 0.215663",\
              "0.145043, 0.158243, 0.169793, 0.187723, 0.215663",\
              "0.145043, 0.158243, 0.169793, 0.187723, 0.215663",\
              "0.145043, 0.158243, 0.169793, 0.187723, 0.215663"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.145043, 0.158243, 0.169793, 0.187723, 0.215663",\
              "0.145043, 0.158243, 0.169793, 0.187723, 0.215663",\
              "0.145043, 0.158243, 0.169793, 0.187723, 0.215663",\
              "0.145043, 0.158243, 0.169793, 0.187723, 0.215663",\
              "0.145043, 0.158243, 0.169793, 0.187723, 0.215663"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080170, 0.076870, 0.076870, 0.077970, 0.082920",\
              "0.092160, 0.088860, 0.088860, 0.089960, 0.094910",\
              "0.109320, 0.106020, 0.106020, 0.107120, 0.112070",\
              "0.134290, 0.130990, 0.130990, 0.132090, 0.137040",\
              "0.166190, 0.162890, 0.162890, 0.163990, 0.168940"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080170, 0.076870, 0.076870, 0.077970, 0.082920",\
              "0.092160, 0.088860, 0.088860, 0.089960, 0.094910",\
              "0.109320, 0.106020, 0.106020, 0.107120, 0.112070",\
              "0.134290, 0.130990, 0.130990, 0.132090, 0.137040",\
              "0.166190, 0.162890, 0.162890, 0.163990, 0.168940"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000704 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.009626" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.012595" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092863, 0.104263, 0.112471, 0.128203, 0.155335",\
              "0.084997, 0.096397, 0.104605, 0.120337, 0.147469",\
              "0.079411, 0.090811, 0.099019, 0.114751, 0.141883",\
              "0.078043, 0.089443, 0.097651, 0.113383, 0.140515",\
              "0.088873, 0.100273, 0.108481, 0.124213, 0.151345"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092863, 0.104263, 0.112471, 0.128203, 0.155335",\
              "0.084997, 0.096397, 0.104605, 0.120337, 0.147469",\
              "0.079411, 0.090811, 0.099019, 0.114751, 0.141883",\
              "0.078043, 0.089443, 0.097651, 0.113383, 0.140515",\
              "0.088873, 0.100273, 0.108481, 0.124213, 0.151345"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.045110, 0.035870, 0.031000, 0.031000, 0.031000",\
              "0.053910, 0.044670, 0.037850, 0.031000, 0.031000",\
              "0.059850, 0.050610, 0.043790, 0.035650, 0.031000",\
              "0.061060, 0.051820, 0.045000, 0.036860, 0.031000",\
              "0.048520, 0.039280, 0.032460, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.045110, 0.035870, 0.031000, 0.031000, 0.031000",\
              "0.053910, 0.044670, 0.037850, 0.031000, 0.031000",\
              "0.059850, 0.050610, 0.043790, 0.035650, 0.031000",\
              "0.061060, 0.051820, 0.045000, 0.036860, 0.031000",\
              "0.048520, 0.039280, 0.032460, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000698 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010243" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010963" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.088486, 0.099772, 0.111172, 0.129412, 0.155974",\
              "0.080734, 0.092020, 0.103420, 0.121660, 0.148222",\
              "0.075034, 0.086320, 0.097720, 0.115960, 0.142522",\
              "0.073666, 0.084952, 0.096352, 0.114592, 0.141154",\
              "0.084610, 0.095896, 0.107296, 0.125536, 0.152098"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.088486, 0.099772, 0.111172, 0.129412, 0.155974",\
              "0.080734, 0.092020, 0.103420, 0.121660, 0.148222",\
              "0.075034, 0.086320, 0.097720, 0.115960, 0.142522",\
              "0.073666, 0.084952, 0.096352, 0.114592, 0.141154",\
              "0.084610, 0.095896, 0.107296, 0.125536, 0.152098"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.042777, 0.033427, 0.031000, 0.031000, 0.031000",\
              "0.051467, 0.042117, 0.035407, 0.031000, 0.031000",\
              "0.057407, 0.048057, 0.041347, 0.033097, 0.031000",\
              "0.058727, 0.049377, 0.042667, 0.034417, 0.031000",\
              "0.046077, 0.036727, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.042777, 0.033427, 0.031000, 0.031000, 0.031000",\
              "0.051467, 0.042117, 0.035407, 0.031000, 0.031000",\
              "0.057407, 0.048057, 0.041347, 0.033097, 0.031000",\
              "0.058727, 0.049377, 0.042667, 0.034417, 0.031000",\
              "0.046077, 0.036727, 0.031000, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 11.059835 ;
    }
}
}
