module partsel_00012(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [5:24] x4;
  wire [31:3] x5;
  wire [3:28] x6;
  wire [24:6] x7;
  wire [5:24] x8;
  wire signed [31:7] x9;
  wire [24:1] x10;
  wire [4:24] x11;
  wire [7:29] x12;
  wire signed [6:25] x13;
  wire signed [25:1] x14;
  wire [27:6] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [29:1] p0 = 672851894;
  localparam [2:29] p1 = 681032020;
  localparam [1:26] p2 = 283228390;
  localparam signed [24:0] p3 = 445346980;
  assign x4 = (x0 ^ p0[20]);
  assign x5 = p1[19 + s1 +: 1];
  assign x6 = x2;
  assign x7 = {(((x3 & (p1 + x6[19 +: 1])) & (!ctrl[0] || !ctrl[0] && ctrl[3] ? p3[6 + s0 +: 1] : (p1[9 + s2] | ((p3[5 + s0 -: 1] - x3[21]) & x6[19 -: 3])))) | (p3[2 + s1 -: 2] + x5[4 + s1 +: 1])), x3[15]};
  assign x8 = p1[19 -: 1];
  assign x9 = x4[29 + s3 -: 4];
  assign x10 = p2[19 -: 1];
  assign x11 = p3[14 -: 3];
  assign x12 = x10[16 + s3];
  assign x13 = x6[13 +: 3];
  assign x14 = (x8[16 -: 2] ^ (p1[15 + s0] | (p2[16 -: 2] & (ctrl[0] || !ctrl[2] && ctrl[1] ? (p3 - p2[4 + s1]) : (ctrl[3] && ctrl[1] || !ctrl[0] ? p3 : x7)))));
  assign x15 = (x2 | x6[2 + s2 +: 8]);
  assign y0 = {2{((p0[10 + s0] | (ctrl[2] && ctrl[0] && !ctrl[2] ? (x9[18 + s2] - p3) : {(p2[14 +: 2] ^ p0[17]), (p0[14 -: 1] + p0[22 -: 2])})) ^ x4[25 + s2 +: 3])}};
  assign y1 = (!ctrl[3] || !ctrl[3] || !ctrl[3] ? p0[28 + s1 +: 7] : x13[9 +: 2]);
  assign y2 = ({2{x5}} | x2[7 + s0]);
  assign y3 = (({{2{(x14[15 +: 3] + x13)}}, p1} - (x10[12 -: 3] - p0[17])) & p1);
endmodule
