module top_module (
    input clk,
    input [7:0] in,
    output reg [7:0] anyedge
);

    reg [7:0] prev_in; // Register to store the input from the previous clock cycle

    always @(posedge clk) begin
        prev_in <= in; // Capture the current input for the next clock cycle
        anyedge <= (prev_in ^ in) & in; // Detect 0 to 1 transitions and update anyedge
    end

endmodule