TimeQuest Timing Analyzer report for DE2_Board_top_level
Mon Oct 06 16:37:47 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clockPLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'clockPLL_inst|altpll_component|pll|clk[0]'
 14. Slow Model Recovery: 'clockPLL_inst|altpll_component|pll|clk[0]'
 15. Slow Model Removal: 'clockPLL_inst|altpll_component|pll|clk[0]'
 16. Slow Model Minimum Pulse Width: 'clockPLL_inst|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'Clock'
 18. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'clockPLL_inst|altpll_component|pll|clk[0]'
 33. Fast Model Hold: 'clockPLL_inst|altpll_component|pll|clk[0]'
 34. Fast Model Recovery: 'clockPLL_inst|altpll_component|pll|clk[0]'
 35. Fast Model Removal: 'clockPLL_inst|altpll_component|pll|clk[0]'
 36. Fast Model Minimum Pulse Width: 'clockPLL_inst|altpll_component|pll|clk[0]'
 37. Fast Model Minimum Pulse Width: 'Clock'
 38. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Setup Transfers
 53. Hold Transfers
 54. Recovery Transfers
 55. Removal Transfers
 56. Report TCCS
 57. Report RSKM
 58. Unconstrained Paths
 59. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_Board_top_level                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; SDC File List                                                                                  ;
+------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                              ; Status ; Read at                  ;
+------------------------------------------------------------+--------+--------------------------+
; lab3.sdc                                                   ; OK     ; Mon Oct 06 16:37:46 2014 ;
; Nios_Qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Oct 06 16:37:46 2014 ;
; Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.sdc      ; OK     ; Mon Oct 06 16:37:46 2014 ;
+------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; altera_reserved_tck                       ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                             ; { altera_reserved_tck }                       ;
; Clock                                     ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                             ; { CLOCK_50 }                                  ;
; clockPLL_inst|altpll_component|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clock  ; clockPLL_inst|altpll_component|pll|inclk[0] ; { clockPLL_inst|altpll_component|pll|clk[0] } ;
; clockPLL_inst|altpll_component|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; Clock  ; clockPLL_inst|altpll_component|pll|inclk[0] ; { clockPLL_inst|altpll_component|pll|clk[1] } ;
+-------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                        ;
+-----------+-----------------+-------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                ; Note ;
+-----------+-----------------+-------------------------------------------+------+
; 71.85 MHz ; 71.85 MHz       ; clockPLL_inst|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 6.082 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Slow Model Recovery Summary                                       ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 6.336 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Slow Model Removal Summary                                        ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 3.434 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 7.873  ; 0.000         ;
; Clock                                     ; 10.000 ; 0.000         ;
; altera_reserved_tck                       ; 97.778 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 6.082 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_wr_data[30]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.027     ; 13.927     ;
; 6.082 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_prelim[30]            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.027     ; 13.927     ;
; 6.103 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_imm[18]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 13.935     ;
; 6.103 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_wr_data[18]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 13.935     ;
; 6.103 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_prelim[18]            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 13.935     ;
; 6.210 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[5]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.802     ;
; 6.210 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[6]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.802     ;
; 6.210 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[2]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.802     ;
; 6.210 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[0]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.802     ;
; 6.210 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[4]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.802     ;
; 6.210 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[7]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.802     ;
; 6.210 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[1]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.802     ;
; 6.210 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[3]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.802     ;
; 6.289 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_wr_data[4]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 13.724     ;
; 6.289 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_prelim[4]             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 13.724     ;
; 6.310 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_wr_data[28]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.025     ; 13.701     ;
; 6.310 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1_prelim[28]            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.025     ; 13.701     ;
; 6.433 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_wr_data[26]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.027     ; 13.576     ;
; 6.433 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_prelim[26]            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.027     ; 13.576     ;
; 6.433 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_st_data[26]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.027     ; 13.576     ;
; 6.459 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_wr_data[30]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 13.574     ;
; 6.459 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_prelim[30]            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 13.574     ;
; 6.480 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_imm[18]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.026      ; 13.582     ;
; 6.480 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_wr_data[18]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.026      ; 13.582     ;
; 6.480 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_prelim[18]            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.026      ; 13.582     ;
; 6.482 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[17]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[25]             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.009      ; 3.563      ;
; 6.543 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[3]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.469     ;
; 6.543 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[3]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.469     ;
; 6.543 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[11]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.469     ;
; 6.543 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[12]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.469     ;
; 6.543 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[13]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.469     ;
; 6.543 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.469     ;
; 6.543 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[4]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.469     ;
; 6.543 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.024     ; 13.469     ;
; 6.546 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[3]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_wr_data[30]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 13.487     ;
; 6.546 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[3]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_prelim[30]            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 13.487     ;
; 6.563 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_ctrl_shift_rot ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_estatus_reg_pie            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.033     ; 13.440     ;
; 6.567 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[3]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_imm[18]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.026      ; 13.495     ;
; 6.567 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[3]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_wr_data[18]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.026      ; 13.495     ;
; 6.567 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[3]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_prelim[18]            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.026      ; 13.495     ;
; 6.577 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[26]             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.029     ; 13.430     ;
; 6.577 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[28]             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.029     ; 13.430     ;
; 6.577 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[27]             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.029     ; 13.430     ;
; 6.577 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[29]             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.029     ; 13.430     ;
; 6.577 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[30]             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.029     ; 13.430     ;
; 6.577 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[31]             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.029     ; 13.430     ;
; 6.587 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[5]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 13.449     ;
; 6.587 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[6]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 13.449     ;
; 6.587 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[2]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 13.449     ;
; 6.587 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[0]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 13.449     ;
; 6.587 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[4]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 13.449     ;
; 6.587 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[7]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 13.449     ;
; 6.587 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[1]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 13.449     ;
; 6.587 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_mask[3]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 13.449     ;
; 6.594 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_sel_fill3              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 13.424     ;
; 6.594 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_pass3                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 13.424     ;
; 6.594 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_sel_fill0              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 13.424     ;
; 6.594 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_pass0                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 13.424     ;
; 6.594 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_sel_fill2              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 13.424     ;
; 6.594 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_pass2                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 13.424     ;
; 6.594 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_sel_fill1              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 13.424     ;
; 6.594 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_pass1                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 13.424     ;
; 6.596 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_imm[30]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.027     ; 13.413     ;
; 6.596 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_imm[22]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.027     ; 13.413     ;
; 6.596 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_st_data[30]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.027     ; 13.413     ;
; 6.596 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_st_data[22]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.027     ; 13.413     ;
; 6.596 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_ctrl_alu_signed_comparison ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.027     ; 13.413     ;
; 6.596 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_ctrl_alu_subtract          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.027     ; 13.413     ;
; 6.623 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[24]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[0]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.006      ; 3.419      ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[20]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[24]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[28]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[21]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[23]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[19]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[27]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[19]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 13.366     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_pipe_flush_waddr[13]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 13.366     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[28]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 13.366     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_pc[22]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 13.366     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_pipe_flush_waddr[22]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 13.366     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_pc[10]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 13.366     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_pipe_flush_waddr[10]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 13.366     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[15]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[17]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[25]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[16]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[18]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[26]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[14]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.624 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[22]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 13.386     ;
; 6.627 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_imm[28]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.029     ; 13.380     ;
; 6.627 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_prelim[28]            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.029     ; 13.380     ;
; 6.627 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_st_data[28]                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.029     ; 13.380     ;
; 6.627 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_imm[25]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.029     ; 13.380     ;
; 6.627 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_imm[26]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.029     ; 13.380     ;
; 6.627 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_imm[27]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.029     ; 13.380     ;
; 6.632 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_pc[9]                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.030     ; 13.374     ;
; 6.632 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_pc[9]                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.030     ; 13.374     ;
; 6.632 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_alu_result[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_pipe_flush_waddr[9]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.030     ; 13.374     ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[0]                                                                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[0]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[1]                                                                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[1]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|Nios_Qsys_sdram_controller_input_efifo_module:the_Nios_Qsys_sdram_controller_input_efifo_module|wr_address                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|Nios_Qsys_sdram_controller_input_efifo_module:the_Nios_Qsys_sdram_controller_input_efifo_module|wr_address                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                         ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                     ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                     ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                     ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                     ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                     ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                          ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                     ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                         ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[0]                                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[0]                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[1]                                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[1]                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[2]                                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[2]                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]    ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_uart_rs232_s1_translator:uart_rs232_s1_translator|altera_merlin_slave_translator:uart_rs232_s1_translator|wait_latency_counter[0]                                                                                                                                              ; Nios_Qsys:u0|nios_qsys_uart_rs232_s1_translator:uart_rs232_s1_translator|altera_merlin_slave_translator:uart_rs232_s1_translator|wait_latency_counter[0]                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                          ; Nios_Qsys:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                              ; Nios_Qsys:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[4]                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[4]                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[6]                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[6]                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[1]                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[1]                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[0]                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[0]                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_prevent_refill                                                                                                                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_prevent_refill                                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|i_read                                                                                                                                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|i_read                                                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|Nios_Qsys_sdram_controller_input_efifo_module:the_Nios_Qsys_sdram_controller_input_efifo_module|rd_address                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|Nios_Qsys_sdram_controller_input_efifo_module:the_Nios_Qsys_sdram_controller_input_efifo_module|rd_address                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                          ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_offset[0]                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_offset[0]                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_offset[1]                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_offset[1]                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_tx:the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_tx:the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_tx:the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_tx:the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_uart_rs232_s1_translator:uart_rs232_s1_translator|altera_merlin_slave_translator:uart_rs232_s1_translator|end_begintransfer                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_uart_rs232_s1_translator:uart_rs232_s1_translator|altera_merlin_slave_translator:uart_rs232_s1_translator|end_begintransfer                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_tx:the_Nios_Qsys_uart_RS232_tx|tx_ready                                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_tx:the_Nios_Qsys_uart_RS232_tx|tx_ready                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|rx_overrun                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|rx_overrun                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|break_detect                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|break_detect                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|framing_error                                                                                                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|framing_error                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|rx_char_ready                                                                                                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|rx_char_ready                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|read                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|read                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready                                                                                               ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|write                                                                                                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|write                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                          ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_dp_offset[0]                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_dp_offset[0]                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_dp_offset[1]                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_dp_offset[1]                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.023      ; 3.723      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[31]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 3.725      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[28]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.023      ; 3.723      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[12]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.023      ; 3.723      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[15]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 3.725      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[29]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 3.726      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[16]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.023      ; 3.723      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[25]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 3.726      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 3.726      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[17]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 3.726      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 3.726      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[18]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 3.719      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 3.719      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 3.725      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[19]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 3.725      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 3.719      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 3.725      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[23]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 3.725      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[24]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.023      ; 3.723      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.023      ; 3.723      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[10]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 3.719      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[26]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 3.719      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[27]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 3.725      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[11]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 3.725      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[22]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 3.719      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[13]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 3.726      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[14]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 3.719      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.023      ; 3.723      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[30]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 3.719      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[20]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.023      ; 3.723      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 3.726      ;
; 6.336  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[21]                                                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 3.726      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.072      ; 4.353      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.672 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_mult_cell:the_Nios_Qsys_cpu_nios_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.069      ; 4.350      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[0]                                                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[1]                                                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[2]                                                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[3]                                                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[4]                                                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[5]                                                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[6]                                                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[7]                                                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[8]                                                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[9]                                                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[10]                                                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[11]                                                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[12]                                                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[13]                                                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[14]                                                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.860 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_src1[15]                                                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.068      ; 4.161      ;
; 15.887 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[10]                                                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 3.914      ;
; 15.887 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[12]                                                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.118     ; 3.919      ;
; 15.887 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[15]                                                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.114     ; 3.923      ;
; 15.887 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[13]                                                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.118     ; 3.919      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                    ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[0]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.709      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[1]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.709      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_uart_rs232_s1_translator:uart_rs232_s1_translator|altera_merlin_slave_translator:uart_rs232_s1_translator|waitrequest_reset_override                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 3.730      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.708      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.711      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[0]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.698      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[1]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.698      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[2]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.698      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.702      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 3.698      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.697      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.697      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[7]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.697      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.697      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.697      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.697      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[11]                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.697      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.697      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.711      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.001                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.711      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.010                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.712      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.712      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.010                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.712      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.111                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.712      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.111                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.712      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.011                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.712      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.712      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.712      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.711      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.711      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.697      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_state.100000000                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.701      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_state.000000010                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.701      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|Nios_Qsys_sdram_controller_input_efifo_module:the_Nios_Qsys_sdram_controller_input_efifo_module|wr_address                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.701      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.722      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.722      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.722      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.722      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.722      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.722      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 3.722      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_ic_fill_starting_d1                                                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 3.730      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_br_taken_waddr_partial[0]                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.702      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 3.726      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 3.726      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 3.725      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|f_pop                                                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.701      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.711      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.699      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.711      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.700      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.697      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.699      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.711      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.699      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|rd_valid[0]                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.699      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|rd_valid[1]                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.699      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|rd_valid[2]                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.699      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_valid                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 3.726      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 3.726      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 3.725      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 3.726      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 3.725      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 3.726      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 3.726      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.712      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[4]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.740      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[3]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.740      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[0]                                                                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.720      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[1]                                                                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.709      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[2]                                                                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.709      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[16]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.702      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_valid_from_E                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 3.736      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_ctrl_ld                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 3.742      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[0]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 3.742      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[5]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 3.742      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_compare_op[0]                                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.740      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_ctrl_mul_lsw                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 3.747      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[12]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 3.742      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_ctrl_shift_rot                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.709      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_ctrl_shift_rot                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 3.747      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[2]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 3.742      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[1]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 3.742      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[21]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 3.725      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_imm[31]                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 3.718      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_ctrl_src2_choose_imm                                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.707      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[11]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.740      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[12]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.740      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[5]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.740      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[2]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.740      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[1]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.740      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[0]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.740      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|latched_oci_tb_hbreak_req                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 3.736      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_ctrl_jmp_indirect                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 3.736      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[23]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 3.740      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[23]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.704      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_ctrl_jmp_direct                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 3.736      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_ctrl_exception                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 3.718      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_br_taken_waddr_partial[1]                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.702      ;
; 3.434 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw_valid                                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 3.725      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_re_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_re_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg9 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg9 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg5 ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; CLOCK_50|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; Clock ; Rise       ; CLOCK_50                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; Clock      ; 1.192 ; 1.192 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; Clock      ; 1.162 ; 1.162 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; Clock      ; 1.192 ; 1.192 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; Clock      ; 1.192 ; 1.192 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; Clock      ; 1.188 ; 1.188 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; Clock      ; 1.158 ; 1.158 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; Clock      ; 1.188 ; 1.188 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; Clock      ; 1.188 ; 1.188 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; Clock      ; 1.173 ; 1.173 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; Clock      ; 1.173 ; 1.173 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; Clock      ; 1.183 ; 1.183 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; Clock      ; 1.183 ; 1.183 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; Clock      ; 1.149 ; 1.149 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_DATA[*]  ; Clock      ; 7.004 ; 7.004 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; 6.783 ; 6.783 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; 6.564 ; 6.564 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; 6.415 ; 6.415 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; 6.952 ; 6.952 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; 6.642 ; 6.642 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; 6.801 ; 6.801 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; 6.766 ; 6.766 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; 7.004 ; 7.004 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; SW[*]        ; Clock      ; 6.809 ; 6.809 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]       ; Clock      ; 2.325 ; 2.325 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]       ; Clock      ; 2.508 ; 2.508 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]       ; Clock      ; 2.477 ; 2.477 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]       ; Clock      ; 3.171 ; 3.171 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]       ; Clock      ; 3.129 ; 3.129 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]       ; Clock      ; 2.957 ; 2.957 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]       ; Clock      ; 3.132 ; 3.132 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]       ; Clock      ; 2.958 ; 2.958 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]       ; Clock      ; 3.116 ; 3.116 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]       ; Clock      ; 2.985 ; 2.985 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[10]      ; Clock      ; 2.523 ; 2.523 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[11]      ; Clock      ; 2.468 ; 2.468 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[12]      ; Clock      ; 2.521 ; 2.521 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[13]      ; Clock      ; 6.673 ; 6.673 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[14]      ; Clock      ; 6.357 ; 6.357 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[15]      ; Clock      ; 6.611 ; 6.611 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[16]      ; Clock      ; 6.164 ; 6.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[17]      ; Clock      ; 6.809 ; 6.809 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; Clock      ; -0.985 ; -0.985 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; Clock      ; -0.998 ; -0.998 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; Clock      ; -1.028 ; -1.028 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; Clock      ; -1.028 ; -1.028 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; Clock      ; -1.000 ; -1.000 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; Clock      ; -1.000 ; -1.000 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; Clock      ; -1.000 ; -1.000 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; Clock      ; -1.000 ; -1.000 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; Clock      ; -1.024 ; -1.024 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; Clock      ; -0.994 ; -0.994 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; Clock      ; -1.024 ; -1.024 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; Clock      ; -1.024 ; -1.024 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; Clock      ; -1.009 ; -1.009 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; Clock      ; -1.009 ; -1.009 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; Clock      ; -1.019 ; -1.019 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; Clock      ; -1.019 ; -1.019 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; Clock      ; -0.985 ; -0.985 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_DATA[*]  ; Clock      ; -6.185 ; -6.185 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; -6.553 ; -6.553 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; -6.334 ; -6.334 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; -6.185 ; -6.185 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; -6.722 ; -6.722 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; -6.412 ; -6.412 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; -6.571 ; -6.571 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; -6.536 ; -6.536 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; -6.774 ; -6.774 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; SW[*]        ; Clock      ; -2.095 ; -2.095 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]       ; Clock      ; -2.095 ; -2.095 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]       ; Clock      ; -2.278 ; -2.278 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]       ; Clock      ; -2.247 ; -2.247 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]       ; Clock      ; -2.941 ; -2.941 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]       ; Clock      ; -2.899 ; -2.899 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]       ; Clock      ; -2.727 ; -2.727 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]       ; Clock      ; -2.902 ; -2.902 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]       ; Clock      ; -2.728 ; -2.728 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]       ; Clock      ; -2.886 ; -2.886 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]       ; Clock      ; -2.755 ; -2.755 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[10]      ; Clock      ; -2.293 ; -2.293 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[11]      ; Clock      ; -2.238 ; -2.238 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[12]      ; Clock      ; -2.291 ; -2.291 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[13]      ; Clock      ; -6.443 ; -6.443 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[14]      ; Clock      ; -6.127 ; -6.127 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[15]      ; Clock      ; -6.381 ; -6.381 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[16]      ; Clock      ; -5.934 ; -5.934 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[17]      ; Clock      ; -6.579 ; -6.579 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_ADDR[*]   ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; Clock      ; 2.606  ; 2.606  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; Clock      ; 2.616  ; 2.616  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; Clock      ; 2.626  ; 2.626  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; Clock      ; 2.626  ; 2.626  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; Clock      ; 2.597  ; 2.597  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; Clock      ; 2.617  ; 2.617  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; Clock      ; 2.617  ; 2.617  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; Clock      ; 2.607  ; 2.607  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; Clock      ; 2.684  ; 2.684  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; Clock      ; 2.684  ; 2.684  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; Clock      ; 2.664  ; 2.664  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; Clock      ; 2.607  ; 2.607  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; Clock      ; 2.637  ; 2.637  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; Clock      ; 2.637  ; 2.637  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; Clock      ; 2.661  ; 2.661  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; Clock      ; 2.631  ; 2.631  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; Clock      ; 2.661  ; 2.661  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; Clock      ; 2.661  ; 2.661  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; Clock      ; 2.656  ; 2.656  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; Clock      ; 2.656  ; 2.656  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; Clock      ; 2.640  ; 2.640  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; Clock      ; 2.680  ; 2.680  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; Clock      ; 2.664  ; 2.664  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; Clock      ; 2.640  ; 2.640  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; Clock      ; 2.680  ; 2.680  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_DATA[*]    ; Clock      ; 6.955  ; 6.955  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0]   ; Clock      ; 5.552  ; 5.552  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1]   ; Clock      ; 5.721  ; 5.721  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2]   ; Clock      ; 5.984  ; 5.984  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3]   ; Clock      ; 6.063  ; 6.063  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4]   ; Clock      ; 6.400  ; 6.400  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5]   ; Clock      ; 6.063  ; 6.063  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6]   ; Clock      ; 5.614  ; 5.614  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7]   ; Clock      ; 6.955  ; 6.955  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_EN         ; Clock      ; 10.835 ; 10.835 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_RS         ; Clock      ; 5.462  ; 5.462  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_RW         ; Clock      ; 6.700  ; 6.700  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; Clock      ; 8.568  ; 8.568  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; Clock      ; 7.571  ; 7.571  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; Clock      ; 7.493  ; 7.493  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; Clock      ; 5.839  ; 5.839  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; Clock      ; 8.568  ; 8.568  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; Clock      ; 6.771  ; 6.771  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; Clock      ; 7.960  ; 7.960  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; Clock      ; 7.750  ; 7.750  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; Clock      ; 6.216  ; 6.216  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; Clock      ; 5.910  ; 5.910  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; Clock      ; 6.111  ; 6.111  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; Clock      ; 5.785  ; 5.785  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; Clock      ; 6.407  ; 6.407  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; Clock      ; 5.737  ; 5.737  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; Clock      ; 5.761  ; 5.761  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; Clock      ; 6.024  ; 6.024  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; Clock      ; 5.451  ; 5.451  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[16]      ; Clock      ; 5.144  ; 5.144  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[17]      ; Clock      ; 5.488  ; 5.488  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; UART_TXD       ; Clock      ; 7.621  ; 7.621  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; Clock      ; -2.132 ;        ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; Clock      ;        ; -2.132 ; Fall       ; clockPLL_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_ADDR[*]   ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; Clock      ; 2.606  ; 2.606  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; Clock      ; 2.616  ; 2.616  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; Clock      ; 2.626  ; 2.626  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; Clock      ; 2.626  ; 2.626  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; Clock      ; 2.597  ; 2.597  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; Clock      ; 2.617  ; 2.617  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; Clock      ; 2.617  ; 2.617  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; Clock      ; 2.607  ; 2.607  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; Clock      ; 2.684  ; 2.684  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; Clock      ; 2.684  ; 2.684  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; Clock      ; 2.664  ; 2.664  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; Clock      ; 2.604  ; 2.604  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; Clock      ; 2.604  ; 2.604  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; Clock      ; 2.634  ; 2.634  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; Clock      ; 2.634  ; 2.634  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; Clock      ; 2.622  ; 2.622  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; Clock      ; 2.622  ; 2.622  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; Clock      ; 2.622  ; 2.622  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; Clock      ; 2.622  ; 2.622  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; Clock      ; 2.658  ; 2.658  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; Clock      ; 2.628  ; 2.628  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; Clock      ; 2.658  ; 2.658  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; Clock      ; 2.658  ; 2.658  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; Clock      ; 2.653  ; 2.653  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; Clock      ; 2.653  ; 2.653  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; Clock      ; 2.663  ; 2.663  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; Clock      ; 2.663  ; 2.663  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; Clock      ; 2.637  ; 2.637  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; Clock      ; 2.680  ; 2.680  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; Clock      ; 2.664  ; 2.664  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; Clock      ; 2.640  ; 2.640  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; Clock      ; 2.680  ; 2.680  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_DATA[*]    ; Clock      ; 5.552  ; 5.552  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0]   ; Clock      ; 5.552  ; 5.552  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1]   ; Clock      ; 5.721  ; 5.721  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2]   ; Clock      ; 5.984  ; 5.984  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3]   ; Clock      ; 6.063  ; 6.063  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4]   ; Clock      ; 6.400  ; 6.400  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5]   ; Clock      ; 6.063  ; 6.063  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6]   ; Clock      ; 5.614  ; 5.614  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7]   ; Clock      ; 6.955  ; 6.955  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_EN         ; Clock      ; 6.867  ; 6.867  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_RS         ; Clock      ; 5.462  ; 5.462  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_RW         ; Clock      ; 6.700  ; 6.700  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; Clock      ; 5.144  ; 5.144  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; Clock      ; 7.571  ; 7.571  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; Clock      ; 7.493  ; 7.493  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; Clock      ; 5.839  ; 5.839  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; Clock      ; 8.568  ; 8.568  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; Clock      ; 6.771  ; 6.771  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; Clock      ; 7.960  ; 7.960  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; Clock      ; 7.750  ; 7.750  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; Clock      ; 6.216  ; 6.216  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; Clock      ; 5.910  ; 5.910  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; Clock      ; 6.111  ; 6.111  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; Clock      ; 5.785  ; 5.785  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; Clock      ; 6.407  ; 6.407  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; Clock      ; 5.737  ; 5.737  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; Clock      ; 5.761  ; 5.761  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; Clock      ; 6.024  ; 6.024  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; Clock      ; 5.451  ; 5.451  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[16]      ; Clock      ; 5.144  ; 5.144  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[17]      ; Clock      ; 5.488  ; 5.488  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; UART_TXD       ; Clock      ; 7.621  ; 7.621  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; Clock      ; -2.132 ;        ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; Clock      ;        ; -2.132 ; Fall       ; clockPLL_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                               ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; LCD_DATA[*]  ; Clock      ; 6.663 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; 6.663 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; 6.663 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; 6.685 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; 6.685 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; 6.665 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; 6.675 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; 6.685 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; 6.691 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                       ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; LCD_DATA[*]  ; Clock      ; 6.663 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; 6.663 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; 6.663 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; 6.685 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; 6.685 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; 6.665 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; 6.675 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; 6.685 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; 6.691 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; LCD_DATA[*]  ; Clock      ; 6.663     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; 6.663     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; 6.663     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; 6.685     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; 6.685     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; 6.665     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; 6.675     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; 6.685     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; 6.691     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; LCD_DATA[*]  ; Clock      ; 6.663     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; 6.663     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; 6.663     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; 6.685     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; 6.685     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; 6.665     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; 6.675     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; 6.685     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; 6.691     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 8.407 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Fast Model Recovery Summary                                       ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 7.929 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Fast Model Removal Summary                                        ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 1.951 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 7.873  ; 0.000         ;
; Clock                                     ; 10.000 ; 0.000         ;
; altera_reserved_tck                       ; 97.778 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 8.407 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[17] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[25] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.007      ; 1.632      ;
; 8.440 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[24] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[0]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.596      ;
; 8.519 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[24] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[4]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.517      ;
; 8.527 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[25] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[1]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.007      ; 1.512      ;
; 8.610 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[25] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.427      ;
; 8.636 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[13] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[25] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.401      ;
; 8.716 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[10] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[22] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.315      ;
; 8.717 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[18] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[30] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.316      ;
; 8.732 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[19] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[31] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.305      ;
; 8.743 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[25] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[5]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.007      ; 1.296      ;
; 8.751 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[17] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[29] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.007      ; 1.288      ;
; 8.772 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[24] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[28] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.264      ;
; 8.775 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[20] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[0]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.261      ;
; 8.779 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[24] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[24] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.257      ;
; 8.805 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[14] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[22] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.228      ;
; 8.816 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[18] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[26] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.217      ;
; 8.819 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[19] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[27] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.218      ;
; 8.824 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[6]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[14] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.207      ;
; 8.836 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[9]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.201      ;
; 8.844 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[13] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.193      ;
; 8.848 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[16] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.186      ;
; 8.851 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[30] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[10] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.180      ;
; 8.860 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[20] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[28] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.176      ;
; 8.862 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[25] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[25] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.007      ; 1.177      ;
; 8.867 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[23] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[31] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.170      ;
; 8.888 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[14] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[26] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.145      ;
; 8.890 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[14] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.141      ;
; 8.894 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[11] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 1.141      ;
; 8.896 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[10] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.135      ;
; 8.899 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[22] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[30] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.134      ;
; 8.901 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[11] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[23] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 1.134      ;
; 8.909 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[11] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[19] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 1.126      ;
; 8.910 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[6]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[18] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.121      ;
; 8.913 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[17] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.124      ;
; 8.914 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[5]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.123      ;
; 8.925 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[30] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[6]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.106      ;
; 8.927 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[2]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[14] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.104      ;
; 8.940 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[8]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.094      ;
; 8.944 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[23] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[3]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.093      ;
; 8.944 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[16] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[24] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.092      ;
; 8.947 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[29] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.090      ;
; 8.949 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[21] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.088      ;
; 8.952 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[12] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.082      ;
; 8.953 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[1]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.084      ;
; 8.953 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[7]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[19] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 1.082      ;
; 8.957 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[31] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[11] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 1.078      ;
; 8.958 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[15] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[23] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.079      ;
; 8.970 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[18] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.061      ;
; 8.974 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[9]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[21] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.063      ;
; 8.978 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[29] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[9]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.059      ;
; 8.980 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[15] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 1.055      ;
; 8.980 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[12] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.054      ;
; 8.985 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[22] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[2]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.048      ;
; 8.990 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[12] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[20] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.044      ;
; 8.990 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[4]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[16] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.044      ;
; 8.992 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[25] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[29] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.007      ; 1.047      ;
; 8.993 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[13] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[21] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.044      ;
; 8.997 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[21] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[1]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.007      ; 1.042      ;
; 8.997 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[8]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[16] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.037      ;
; 8.998 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[21] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[29] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.007      ; 1.041      ;
; 8.998 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[26] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[6]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.035      ;
; 9.001 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[5]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[13] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 1.036      ;
; 9.007 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[10] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[18] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.024      ;
; 9.009 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[26] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[2]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 1.024      ;
; 9.011 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[30] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.020      ;
; 9.012 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[28] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[8]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.024      ;
; 9.013 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[23] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 1.022      ;
; 9.014 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[19] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 1.021      ;
; 9.023 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[31] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 1.012      ;
; 9.028 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[22] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.003      ;
; 9.031 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[16] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[28] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.005      ;
; 9.039 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[7]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[15] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 0.996      ;
; 9.041 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[27] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[7]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.996      ;
; 9.042 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[31] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[7]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 0.993      ;
; 9.044 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[15] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[27] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.993      ;
; 9.045 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[27] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[3]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.992      ;
; 9.047 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[10] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[14] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 0.984      ;
; 9.055 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[2]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[10] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 0.976      ;
; 9.057 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[18] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[22] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 0.976      ;
; 9.060 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[19] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[23] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.977      ;
; 9.064 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[18] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[18] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.001      ; 0.969      ;
; 9.064 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[9]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[17] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.973      ;
; 9.065 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[29] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[5]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.972      ;
; 9.065 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[12] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[24] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 0.969      ;
; 9.066 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[3]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[29] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.971      ;
; 9.066 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[3]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[25] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.971      ;
; 9.066 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[3]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[9]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.971      ;
; 9.066 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[3]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[17] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.971      ;
; 9.066 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[3]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[1]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.971      ;
; 9.066 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[3]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[13] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.971      ;
; 9.066 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[3]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[5]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.971      ;
; 9.066 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[3]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[21] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.971      ;
; 9.067 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[19] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[19] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.005      ; 0.970      ;
; 9.069 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[20] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 0.965      ;
; 9.072 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[0]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[8]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 0.962      ;
; 9.076 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_rn[2]     ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[0]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 0.958      ;
; 9.080 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[3]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[11] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.003      ; 0.955      ;
; 9.083 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[0]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[12] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 0.951      ;
; 9.086 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[28] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[4]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 0.950      ;
; 9.088 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_rot_step1[17] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[21] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.007      ; 0.951      ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[0]                                                                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[0]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[1]                                                                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[1]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|Nios_Qsys_sdram_controller_input_efifo_module:the_Nios_Qsys_sdram_controller_input_efifo_module|wr_address                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|Nios_Qsys_sdram_controller_input_efifo_module:the_Nios_Qsys_sdram_controller_input_efifo_module|wr_address                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                         ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                     ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                     ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                     ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                     ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                     ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                          ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                     ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                         ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[0]                                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[0]                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[1]                                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[1]                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[2]                                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[2]                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]    ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_uart_rs232_s1_translator:uart_rs232_s1_translator|altera_merlin_slave_translator:uart_rs232_s1_translator|wait_latency_counter[0]                                                                                                                                              ; Nios_Qsys:u0|nios_qsys_uart_rs232_s1_translator:uart_rs232_s1_translator|altera_merlin_slave_translator:uart_rs232_s1_translator|wait_latency_counter[0]                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                          ; Nios_Qsys:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                              ; Nios_Qsys:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[4]                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[4]                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[6]                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[6]                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[1]                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[1]                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[0]                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_line[0]                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_prevent_refill                                                                                                                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_prevent_refill                                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|i_read                                                                                                                                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|i_read                                                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|Nios_Qsys_sdram_controller_input_efifo_module:the_Nios_Qsys_sdram_controller_input_efifo_module|rd_address                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|Nios_Qsys_sdram_controller_input_efifo_module:the_Nios_Qsys_sdram_controller_input_efifo_module|rd_address                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                          ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_offset[0]                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_offset[0]                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_offset[1]                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_ap_offset[1]                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_tx:the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_tx:the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_tx:the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_tx:the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_uart_rs232_s1_translator:uart_rs232_s1_translator|altera_merlin_slave_translator:uart_rs232_s1_translator|end_begintransfer                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_uart_rs232_s1_translator:uart_rs232_s1_translator|altera_merlin_slave_translator:uart_rs232_s1_translator|end_begintransfer                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_tx:the_Nios_Qsys_uart_RS232_tx|tx_ready                                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_tx:the_Nios_Qsys_uart_RS232_tx|tx_ready                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|rx_overrun                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|rx_overrun                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|break_detect                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|break_detect                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|framing_error                                                                                                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|framing_error                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|rx_char_ready                                                                                                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_uart_RS232:uart_rs232|Nios_Qsys_uart_RS232_rx:the_Nios_Qsys_uart_RS232_rx|rx_char_ready                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|read                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|read                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready                                                                                               ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|write                                                                                                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|write                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                          ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_dp_offset[0]                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_dp_offset[0]                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_dp_offset[1]                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|ic_fill_dp_offset[1]                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                   ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[0]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.024      ; 2.127      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[31]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 2.128      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[28]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.024      ; 2.127      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[12]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.024      ; 2.127      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[15]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 2.128      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[29]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.027      ; 2.130      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[16]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.024      ; 2.127      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[25]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.027      ; 2.130      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[9]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.027      ; 2.130      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[17]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.027      ; 2.130      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[1]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.027      ; 2.130      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[18]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.021      ; 2.124      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[2]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.021      ; 2.124      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[3]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 2.128      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[19]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 2.128      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[6]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.021      ; 2.124      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[7]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 2.128      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[23]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 2.128      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[24]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.024      ; 2.127      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[8]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.024      ; 2.127      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[10]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.021      ; 2.124      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[26]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.021      ; 2.124      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[27]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 2.128      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[11]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.025      ; 2.128      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[22]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.021      ; 2.124      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[13]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.027      ; 2.130      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[14]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.021      ; 2.124      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[4]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.024      ; 2.127      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[30]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.021      ; 2.124      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[20]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.024      ; 2.127      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[5]                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.027      ; 2.130      ;
; 7.929  ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Mn_rot_step2[21]                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 10.000       ; 0.027      ; 2.130      ;
; 17.611 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[10]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.121     ; 2.233      ;
; 17.611 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[12]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 2.238      ;
; 17.611 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[13]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 2.238      ;
; 17.611 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[9]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.121     ; 2.233      ;
; 17.611 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[7]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.121     ; 2.233      ;
; 17.611 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[8]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.121     ; 2.233      ;
; 17.611 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[11]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 2.238      ;
; 17.611 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[14]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 2.238      ;
; 17.611 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_bank[0]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.109     ; 2.245      ;
; 17.611 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_bank[1]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.109     ; 2.245      ;
; 17.611 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_cmd[2]         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.109     ; 2.245      ;
; 17.611 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_cmd[1]         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.109     ; 2.245      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[0]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.134     ; 2.219      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[15]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.112     ; 2.241      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[1]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.134     ; 2.219      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[2]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.134     ; 2.219      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[3]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.127     ; 2.226      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[6]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.127     ; 2.226      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[4]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.127     ; 2.226      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_data[5]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.127     ; 2.226      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_addr[11]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.134     ; 2.219      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_dqm[0]         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.112     ; 2.241      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_dqm[1]         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.112     ; 2.241      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_cmd[0]         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.112     ; 2.241      ;
; 17.612 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_cmd[3]         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.106     ; 2.247      ;
; 17.613 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_addr[0]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.144     ; 2.208      ;
; 17.613 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_addr[1]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.144     ; 2.208      ;
; 17.613 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_addr[2]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.144     ; 2.208      ;
; 17.613 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_addr[3]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.153     ; 2.199      ;
; 17.613 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_addr[4]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.153     ; 2.199      ;
; 17.613 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_addr[5]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.153     ; 2.199      ;
; 17.613 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_addr[6]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.153     ; 2.199      ;
; 17.613 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_addr[7]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.143     ; 2.209      ;
; 17.613 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_addr[8]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.143     ; 2.209      ;
; 17.613 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_addr[9]        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.143     ; 2.209      ;
; 17.613 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_addr[10]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.143     ; 2.209      ;
; 17.621 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_10 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.113     ; 2.231      ;
; 17.621 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_12 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.108     ; 2.236      ;
; 17.621 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_13 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.108     ; 2.236      ;
; 17.621 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_9  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.113     ; 2.231      ;
; 17.621 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_7  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.113     ; 2.231      ;
; 17.621 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_8  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.113     ; 2.231      ;
; 17.621 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_11 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.108     ; 2.236      ;
; 17.621 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_14 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.108     ; 2.236      ;
; 17.622 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.126     ; 2.217      ;
; 17.622 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_15 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.104     ; 2.239      ;
; 17.622 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_1  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.126     ; 2.217      ;
; 17.622 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_2  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.126     ; 2.217      ;
; 17.622 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_3  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.119     ; 2.224      ;
; 17.622 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_6  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.119     ; 2.224      ;
; 17.622 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_4  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.119     ; 2.224      ;
; 17.622 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|oe~_Duplicate_5  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.119     ; 2.224      ;
; 17.625 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[12]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.118     ; 2.222      ;
; 17.625 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[13]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.118     ; 2.222      ;
; 17.625 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[9]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 2.217      ;
; 17.625 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[7]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 2.217      ;
; 17.625 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[8]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 2.217      ;
; 17.625 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[11]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.118     ; 2.222      ;
; 17.625 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[14]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.118     ; 2.222      ;
; 17.625 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[10]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.123     ; 2.217      ;
; 17.626 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[15]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.114     ; 2.225      ;
; 17.626 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[1]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.136     ; 2.203      ;
; 17.626 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[2]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.136     ; 2.203      ;
; 17.626 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[3]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 2.210      ;
; 17.626 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[6]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 2.210      ;
; 17.626 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[4]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 2.210      ;
; 17.626 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[5]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 2.210      ;
; 17.626 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_data[0]       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.136     ; 2.203      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                    ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[0]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[1]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_uart_rs232_s1_translator:uart_rs232_s1_translator|altera_merlin_slave_translator:uart_rs232_s1_translator|waitrequest_reset_override                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 2.133      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.110      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.114      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[0]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.105      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[1]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.105      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[2]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.105      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.107      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.105      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.104      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.104      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[7]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.104      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.104      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.104      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.104      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[11]                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.104      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.104      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.114      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.001                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.114      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.010                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.010                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.111                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.111                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.011                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.114      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.114      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.100      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_state.100000000                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.104      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_state.000000010                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.105      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|Nios_Qsys_sdram_controller_input_efifo_module:the_Nios_Qsys_sdram_controller_input_efifo_module|wr_address                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.105      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 2.125      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 2.125      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 2.125      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 2.125      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 2.125      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 2.125      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 2.125      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_ic_fill_starting_d1                                                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 2.133      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_br_taken_waddr_partial[0]                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.109      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.128      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.128      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 2.127      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|f_pop                                                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.105      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.114      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.102      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.114      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.103      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.100      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.102      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.114      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.102      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|rd_valid[0]                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.102      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|rd_valid[1]                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.102      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|rd_valid[2]                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.102      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller:sdram_controller|za_valid                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.128      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.128      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 2.127      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.128      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 2.127      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.128      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.128      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[4]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 2.142      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[3]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 2.142      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[0]                                                                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 2.125      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[1]                                                                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_mul_cnt[2]                                                                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[16]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.109      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_valid_from_E                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.138      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_ctrl_ld                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.143      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[0]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.143      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[5]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 2.144      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_compare_op[0]                                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 2.142      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_ctrl_mul_lsw                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 2.148      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[12]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.143      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_ctrl_shift_rot                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.115      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|M_ctrl_shift_rot                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 2.148      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[2]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.143      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[1]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.143      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[21]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 2.127      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src2_imm[31]                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 2.123      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_ctrl_src2_choose_imm                                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.114      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[11]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 2.142      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[12]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 2.142      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[5]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 2.142      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[2]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 2.142      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[1]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 2.142      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[0]                                                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 2.142      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|latched_oci_tb_hbreak_req                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.138      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_ctrl_jmp_indirect                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.138      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[23]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 2.142      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_iw[23]                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.111      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_ctrl_jmp_direct                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.138      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_ctrl_exception                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 2.122      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_br_taken_waddr_partial[1]                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.109      ;
; 1.951 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw_valid                                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.128      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_re_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_re_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg9 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg9 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_ic_data_module:Nios_Qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg5 ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; CLOCK_50|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; Clock ; Rise       ; CLOCK_50                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; Clock      ; 0.860 ; 0.860 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; Clock      ; 0.830 ; 0.830 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; Clock      ; 0.860 ; 0.860 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; Clock      ; 0.860 ; 0.860 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; Clock      ; 0.833 ; 0.833 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; Clock      ; 0.833 ; 0.833 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; Clock      ; 0.833 ; 0.833 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; Clock      ; 0.833 ; 0.833 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; Clock      ; 0.857 ; 0.857 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; Clock      ; 0.827 ; 0.827 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; Clock      ; 0.857 ; 0.857 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; Clock      ; 0.857 ; 0.857 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; Clock      ; 0.842 ; 0.842 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; Clock      ; 0.842 ; 0.842 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; Clock      ; 0.852 ; 0.852 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; Clock      ; 0.852 ; 0.852 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; Clock      ; 0.818 ; 0.818 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_DATA[*]  ; Clock      ; 4.128 ; 4.128 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; 3.992 ; 3.992 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; 3.904 ; 3.904 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; 3.818 ; 3.818 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; 4.106 ; 4.106 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; 3.913 ; 3.913 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; 3.999 ; 3.999 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; 4.001 ; 4.001 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; 4.128 ; 4.128 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; SW[*]        ; Clock      ; 3.963 ; 3.963 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]       ; Clock      ; 1.288 ; 1.288 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]       ; Clock      ; 1.406 ; 1.406 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]       ; Clock      ; 1.387 ; 1.387 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]       ; Clock      ; 1.738 ; 1.738 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]       ; Clock      ; 1.701 ; 1.701 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]       ; Clock      ; 1.638 ; 1.638 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]       ; Clock      ; 1.754 ; 1.754 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]       ; Clock      ; 1.590 ; 1.590 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]       ; Clock      ; 1.690 ; 1.690 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]       ; Clock      ; 1.665 ; 1.665 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[10]      ; Clock      ; 1.370 ; 1.370 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[11]      ; Clock      ; 1.369 ; 1.369 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[12]      ; Clock      ; 1.397 ; 1.397 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[13]      ; Clock      ; 3.903 ; 3.903 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[14]      ; Clock      ; 3.786 ; 3.786 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[15]      ; Clock      ; 3.868 ; 3.868 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[16]      ; Clock      ; 3.662 ; 3.662 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[17]      ; Clock      ; 3.963 ; 3.963 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; Clock      ; -0.732 ; -0.732 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; Clock      ; -0.744 ; -0.744 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; Clock      ; -0.774 ; -0.774 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; Clock      ; -0.774 ; -0.774 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; Clock      ; -0.771 ; -0.771 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; Clock      ; -0.741 ; -0.741 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; Clock      ; -0.771 ; -0.771 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; Clock      ; -0.771 ; -0.771 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; Clock      ; -0.756 ; -0.756 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; Clock      ; -0.756 ; -0.756 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; Clock      ; -0.766 ; -0.766 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; Clock      ; -0.766 ; -0.766 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; Clock      ; -0.732 ; -0.732 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_DATA[*]  ; Clock      ; -3.698 ; -3.698 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; -3.872 ; -3.872 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; -3.784 ; -3.784 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; -3.698 ; -3.698 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; -3.986 ; -3.986 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; -3.793 ; -3.793 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; -3.879 ; -3.879 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; -3.881 ; -3.881 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; -4.008 ; -4.008 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; SW[*]        ; Clock      ; -1.168 ; -1.168 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]       ; Clock      ; -1.168 ; -1.168 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]       ; Clock      ; -1.286 ; -1.286 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]       ; Clock      ; -1.267 ; -1.267 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]       ; Clock      ; -1.618 ; -1.618 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]       ; Clock      ; -1.581 ; -1.581 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]       ; Clock      ; -1.518 ; -1.518 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]       ; Clock      ; -1.634 ; -1.634 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]       ; Clock      ; -1.470 ; -1.470 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]       ; Clock      ; -1.570 ; -1.570 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]       ; Clock      ; -1.545 ; -1.545 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[10]      ; Clock      ; -1.250 ; -1.250 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[11]      ; Clock      ; -1.249 ; -1.249 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[12]      ; Clock      ; -1.277 ; -1.277 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[13]      ; Clock      ; -3.783 ; -3.783 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[14]      ; Clock      ; -3.666 ; -3.666 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[15]      ; Clock      ; -3.748 ; -3.748 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[16]      ; Clock      ; -3.542 ; -3.542 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[17]      ; Clock      ; -3.843 ; -3.843 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_ADDR[*]   ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; Clock      ; 1.205  ; 1.205  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; Clock      ; 1.225  ; 1.225  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; Clock      ; 1.226  ; 1.226  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; Clock      ; 1.226  ; 1.226  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; Clock      ; 1.290  ; 1.290  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; Clock      ; 1.290  ; 1.290  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; Clock      ; 1.270  ; 1.270  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; Clock      ; 1.286  ; 1.286  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; Clock      ; 1.228  ; 1.228  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; Clock      ; 1.258  ; 1.258  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; Clock      ; 1.258  ; 1.258  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; Clock      ; 1.281  ; 1.281  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; Clock      ; 1.251  ; 1.251  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; Clock      ; 1.281  ; 1.281  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; Clock      ; 1.281  ; 1.281  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; Clock      ; 1.276  ; 1.276  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; Clock      ; 1.276  ; 1.276  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; Clock      ; 1.286  ; 1.286  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; Clock      ; 1.286  ; 1.286  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; Clock      ; 1.260  ; 1.260  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; Clock      ; 1.287  ; 1.287  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; Clock      ; 1.270  ; 1.270  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; Clock      ; 1.247  ; 1.247  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; Clock      ; 1.287  ; 1.287  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_DATA[*]    ; Clock      ; 3.508  ; 3.508  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0]   ; Clock      ; 2.789  ; 2.789  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1]   ; Clock      ; 2.888  ; 2.888  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2]   ; Clock      ; 2.962  ; 2.962  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3]   ; Clock      ; 2.986  ; 2.986  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4]   ; Clock      ; 3.158  ; 3.158  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5]   ; Clock      ; 2.980  ; 2.980  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6]   ; Clock      ; 2.821  ; 2.821  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7]   ; Clock      ; 3.508  ; 3.508  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_EN         ; Clock      ; 5.119  ; 5.119  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_RS         ; Clock      ; 2.772  ; 2.772  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_RW         ; Clock      ; 3.303  ; 3.303  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; Clock      ; 4.379  ; 4.379  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; Clock      ; 3.730  ; 3.730  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; Clock      ; 3.785  ; 3.785  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; Clock      ; 2.973  ; 2.973  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; Clock      ; 4.379  ; 4.379  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; Clock      ; 3.443  ; 3.443  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; Clock      ; 4.124  ; 4.124  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; Clock      ; 3.778  ; 3.778  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; Clock      ; 3.171  ; 3.171  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; Clock      ; 2.965  ; 2.965  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; Clock      ; 3.063  ; 3.063  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; Clock      ; 2.909  ; 2.909  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; Clock      ; 3.177  ; 3.177  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; Clock      ; 2.933  ; 2.933  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; Clock      ; 2.962  ; 2.962  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; Clock      ; 3.025  ; 3.025  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; Clock      ; 2.787  ; 2.787  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[16]      ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[17]      ; Clock      ; 2.779  ; 2.779  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; UART_TXD       ; Clock      ; 3.682  ; 3.682  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; Clock      ; -2.846 ;        ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; Clock      ;        ; -2.846 ; Fall       ; clockPLL_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_ADDR[*]   ; Clock      ; 1.205  ; 1.205  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; Clock      ; 1.205  ; 1.205  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; Clock      ; 1.225  ; 1.225  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; Clock      ; 1.226  ; 1.226  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; Clock      ; 1.226  ; 1.226  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; Clock      ; 1.290  ; 1.290  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; Clock      ; 1.290  ; 1.290  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; Clock      ; 1.270  ; 1.270  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; Clock      ; 1.268  ; 1.268  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; Clock      ; 1.238  ; 1.238  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; Clock      ; 1.268  ; 1.268  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; Clock      ; 1.268  ; 1.268  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; Clock      ; 1.263  ; 1.263  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; Clock      ; 1.263  ; 1.263  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; Clock      ; 1.247  ; 1.247  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; Clock      ; 1.287  ; 1.287  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; Clock      ; 1.270  ; 1.270  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; Clock      ; 1.247  ; 1.247  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; Clock      ; 1.287  ; 1.287  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_DATA[*]    ; Clock      ; 2.789  ; 2.789  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0]   ; Clock      ; 2.789  ; 2.789  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1]   ; Clock      ; 2.888  ; 2.888  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2]   ; Clock      ; 2.962  ; 2.962  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3]   ; Clock      ; 2.986  ; 2.986  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4]   ; Clock      ; 3.158  ; 3.158  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5]   ; Clock      ; 2.980  ; 2.980  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6]   ; Clock      ; 2.821  ; 2.821  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7]   ; Clock      ; 3.508  ; 3.508  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_EN         ; Clock      ; 3.310  ; 3.310  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_RS         ; Clock      ; 2.772  ; 2.772  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_RW         ; Clock      ; 3.303  ; 3.303  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; Clock      ; 3.730  ; 3.730  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; Clock      ; 3.785  ; 3.785  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; Clock      ; 2.973  ; 2.973  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; Clock      ; 4.379  ; 4.379  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; Clock      ; 3.443  ; 3.443  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; Clock      ; 4.124  ; 4.124  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; Clock      ; 3.778  ; 3.778  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; Clock      ; 3.171  ; 3.171  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; Clock      ; 2.965  ; 2.965  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; Clock      ; 3.063  ; 3.063  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; Clock      ; 2.909  ; 2.909  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; Clock      ; 3.177  ; 3.177  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; Clock      ; 2.933  ; 2.933  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; Clock      ; 2.962  ; 2.962  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; Clock      ; 3.025  ; 3.025  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; Clock      ; 2.787  ; 2.787  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[16]      ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[17]      ; Clock      ; 2.779  ; 2.779  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; UART_TXD       ; Clock      ; 3.682  ; 3.682  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; Clock      ; -2.846 ;        ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; Clock      ;        ; -2.846 ; Fall       ; clockPLL_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                               ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; LCD_DATA[*]  ; Clock      ; 3.260 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; 3.260 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; 3.260 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; 3.282 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; 3.282 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; 3.262 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; 3.272 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; 3.282 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; 3.287 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                       ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; LCD_DATA[*]  ; Clock      ; 3.260 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; 3.260 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; 3.260 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; 3.282 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; 3.282 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; 3.262 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; 3.272 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; 3.282 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; 3.287 ;      ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; LCD_DATA[*]  ; Clock      ; 3.260     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; 3.260     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; 3.260     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; 3.282     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; 3.282     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; 3.262     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; 3.272     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; 3.282     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; 3.287     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; LCD_DATA[*]  ; Clock      ; 3.260     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; 3.260     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; 3.260     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; 3.282     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; 3.282     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; 3.262     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; 3.272     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; 3.282     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; 3.287     ;           ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+--------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                      ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                           ; 6.082 ; 0.215 ; 6.336    ; 1.951   ; 7.873               ;
;  Clock                                     ; N/A   ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  altera_reserved_tck                       ; N/A   ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  clockPLL_inst|altpll_component|pll|clk[0] ; 6.082 ; 0.215 ; 6.336    ; 1.951   ; 7.873               ;
; Design-wide TNS                            ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock                                     ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                       ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clockPLL_inst|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; Clock      ; 1.192 ; 1.192 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; Clock      ; 1.162 ; 1.162 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; Clock      ; 1.192 ; 1.192 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; Clock      ; 1.192 ; 1.192 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; Clock      ; 1.188 ; 1.188 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; Clock      ; 1.158 ; 1.158 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; Clock      ; 1.188 ; 1.188 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; Clock      ; 1.188 ; 1.188 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; Clock      ; 1.173 ; 1.173 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; Clock      ; 1.173 ; 1.173 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; Clock      ; 1.183 ; 1.183 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; Clock      ; 1.183 ; 1.183 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; Clock      ; 1.149 ; 1.149 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_DATA[*]  ; Clock      ; 7.004 ; 7.004 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; 6.783 ; 6.783 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; 6.564 ; 6.564 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; 6.415 ; 6.415 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; 6.952 ; 6.952 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; 6.642 ; 6.642 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; 6.801 ; 6.801 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; 6.766 ; 6.766 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; 7.004 ; 7.004 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; SW[*]        ; Clock      ; 6.809 ; 6.809 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]       ; Clock      ; 2.325 ; 2.325 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]       ; Clock      ; 2.508 ; 2.508 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]       ; Clock      ; 2.477 ; 2.477 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]       ; Clock      ; 3.171 ; 3.171 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]       ; Clock      ; 3.129 ; 3.129 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]       ; Clock      ; 2.957 ; 2.957 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]       ; Clock      ; 3.132 ; 3.132 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]       ; Clock      ; 2.958 ; 2.958 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]       ; Clock      ; 3.116 ; 3.116 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]       ; Clock      ; 2.985 ; 2.985 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[10]      ; Clock      ; 2.523 ; 2.523 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[11]      ; Clock      ; 2.468 ; 2.468 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[12]      ; Clock      ; 2.521 ; 2.521 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[13]      ; Clock      ; 6.673 ; 6.673 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[14]      ; Clock      ; 6.357 ; 6.357 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[15]      ; Clock      ; 6.611 ; 6.611 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[16]      ; Clock      ; 6.164 ; 6.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[17]      ; Clock      ; 6.809 ; 6.809 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; Clock      ; -0.732 ; -0.732 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; Clock      ; -0.744 ; -0.744 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; Clock      ; -0.774 ; -0.774 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; Clock      ; -0.774 ; -0.774 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; Clock      ; -0.771 ; -0.771 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; Clock      ; -0.741 ; -0.741 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; Clock      ; -0.771 ; -0.771 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; Clock      ; -0.771 ; -0.771 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; Clock      ; -0.756 ; -0.756 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; Clock      ; -0.756 ; -0.756 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; Clock      ; -0.766 ; -0.766 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; Clock      ; -0.766 ; -0.766 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; Clock      ; -0.732 ; -0.732 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_DATA[*]  ; Clock      ; -3.698 ; -3.698 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0] ; Clock      ; -3.872 ; -3.872 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1] ; Clock      ; -3.784 ; -3.784 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2] ; Clock      ; -3.698 ; -3.698 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3] ; Clock      ; -3.986 ; -3.986 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4] ; Clock      ; -3.793 ; -3.793 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5] ; Clock      ; -3.879 ; -3.879 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6] ; Clock      ; -3.881 ; -3.881 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7] ; Clock      ; -4.008 ; -4.008 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; SW[*]        ; Clock      ; -1.168 ; -1.168 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]       ; Clock      ; -1.168 ; -1.168 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]       ; Clock      ; -1.286 ; -1.286 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]       ; Clock      ; -1.267 ; -1.267 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]       ; Clock      ; -1.618 ; -1.618 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]       ; Clock      ; -1.581 ; -1.581 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]       ; Clock      ; -1.518 ; -1.518 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]       ; Clock      ; -1.634 ; -1.634 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]       ; Clock      ; -1.470 ; -1.470 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]       ; Clock      ; -1.570 ; -1.570 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]       ; Clock      ; -1.545 ; -1.545 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[10]      ; Clock      ; -1.250 ; -1.250 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[11]      ; Clock      ; -1.249 ; -1.249 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[12]      ; Clock      ; -1.277 ; -1.277 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[13]      ; Clock      ; -3.783 ; -3.783 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[14]      ; Clock      ; -3.666 ; -3.666 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[15]      ; Clock      ; -3.748 ; -3.748 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[16]      ; Clock      ; -3.542 ; -3.542 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[17]      ; Clock      ; -3.843 ; -3.843 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_ADDR[*]   ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; Clock      ; 2.606  ; 2.606  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; Clock      ; 2.616  ; 2.616  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; Clock      ; 2.626  ; 2.626  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; Clock      ; 2.626  ; 2.626  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; Clock      ; 2.597  ; 2.597  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; Clock      ; 2.617  ; 2.617  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; Clock      ; 2.617  ; 2.617  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; Clock      ; 2.607  ; 2.607  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; Clock      ; 2.684  ; 2.684  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; Clock      ; 2.684  ; 2.684  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; Clock      ; 2.664  ; 2.664  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; Clock      ; 2.607  ; 2.607  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; Clock      ; 2.637  ; 2.637  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; Clock      ; 2.637  ; 2.637  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; Clock      ; 2.661  ; 2.661  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; Clock      ; 2.631  ; 2.631  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; Clock      ; 2.661  ; 2.661  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; Clock      ; 2.661  ; 2.661  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; Clock      ; 2.656  ; 2.656  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; Clock      ; 2.656  ; 2.656  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; Clock      ; 2.640  ; 2.640  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; Clock      ; 2.680  ; 2.680  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; Clock      ; 2.664  ; 2.664  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; Clock      ; 2.640  ; 2.640  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; Clock      ; 2.680  ; 2.680  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_DATA[*]    ; Clock      ; 6.955  ; 6.955  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0]   ; Clock      ; 5.552  ; 5.552  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1]   ; Clock      ; 5.721  ; 5.721  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2]   ; Clock      ; 5.984  ; 5.984  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3]   ; Clock      ; 6.063  ; 6.063  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4]   ; Clock      ; 6.400  ; 6.400  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5]   ; Clock      ; 6.063  ; 6.063  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6]   ; Clock      ; 5.614  ; 5.614  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7]   ; Clock      ; 6.955  ; 6.955  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_EN         ; Clock      ; 10.835 ; 10.835 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_RS         ; Clock      ; 5.462  ; 5.462  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_RW         ; Clock      ; 6.700  ; 6.700  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; Clock      ; 8.568  ; 8.568  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; Clock      ; 7.571  ; 7.571  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; Clock      ; 7.493  ; 7.493  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; Clock      ; 5.839  ; 5.839  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; Clock      ; 8.568  ; 8.568  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; Clock      ; 6.771  ; 6.771  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; Clock      ; 7.960  ; 7.960  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; Clock      ; 7.750  ; 7.750  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; Clock      ; 6.216  ; 6.216  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; Clock      ; 5.910  ; 5.910  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; Clock      ; 6.111  ; 6.111  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; Clock      ; 5.785  ; 5.785  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; Clock      ; 6.407  ; 6.407  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; Clock      ; 5.737  ; 5.737  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; Clock      ; 5.761  ; 5.761  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; Clock      ; 6.024  ; 6.024  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; Clock      ; 5.451  ; 5.451  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[16]      ; Clock      ; 5.144  ; 5.144  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[17]      ; Clock      ; 5.488  ; 5.488  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; UART_TXD       ; Clock      ; 7.621  ; 7.621  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; Clock      ; -2.132 ;        ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; Clock      ;        ; -2.132 ; Fall       ; clockPLL_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_ADDR[*]   ; Clock      ; 1.205  ; 1.205  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; Clock      ; 1.205  ; 1.205  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; Clock      ; 1.225  ; 1.225  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; Clock      ; 1.226  ; 1.226  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; Clock      ; 1.226  ; 1.226  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; Clock      ; 1.290  ; 1.290  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; Clock      ; 1.290  ; 1.290  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; Clock      ; 1.270  ; 1.270  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; Clock      ; 1.268  ; 1.268  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; Clock      ; 1.238  ; 1.238  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; Clock      ; 1.268  ; 1.268  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; Clock      ; 1.268  ; 1.268  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; Clock      ; 1.263  ; 1.263  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; Clock      ; 1.263  ; 1.263  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; Clock      ; 1.247  ; 1.247  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; Clock      ; 1.287  ; 1.287  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; Clock      ; 1.270  ; 1.270  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; Clock      ; 1.247  ; 1.247  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; Clock      ; 1.287  ; 1.287  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_DATA[*]    ; Clock      ; 2.789  ; 2.789  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[0]   ; Clock      ; 2.789  ; 2.789  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[1]   ; Clock      ; 2.888  ; 2.888  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[2]   ; Clock      ; 2.962  ; 2.962  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[3]   ; Clock      ; 2.986  ; 2.986  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[4]   ; Clock      ; 3.158  ; 3.158  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[5]   ; Clock      ; 2.980  ; 2.980  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[6]   ; Clock      ; 2.821  ; 2.821  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LCD_DATA[7]   ; Clock      ; 3.508  ; 3.508  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_EN         ; Clock      ; 3.310  ; 3.310  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_RS         ; Clock      ; 2.772  ; 2.772  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LCD_RW         ; Clock      ; 3.303  ; 3.303  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; Clock      ; 3.730  ; 3.730  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; Clock      ; 3.785  ; 3.785  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; Clock      ; 2.973  ; 2.973  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; Clock      ; 4.379  ; 4.379  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; Clock      ; 3.443  ; 3.443  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; Clock      ; 4.124  ; 4.124  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; Clock      ; 3.778  ; 3.778  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; Clock      ; 3.171  ; 3.171  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; Clock      ; 2.965  ; 2.965  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; Clock      ; 3.063  ; 3.063  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; Clock      ; 2.909  ; 2.909  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; Clock      ; 3.177  ; 3.177  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; Clock      ; 2.933  ; 2.933  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; Clock      ; 2.962  ; 2.962  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; Clock      ; 3.025  ; 3.025  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; Clock      ; 2.787  ; 2.787  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[16]      ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[17]      ; Clock      ; 2.779  ; 2.779  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; UART_TXD       ; Clock      ; 3.682  ; 3.682  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; Clock      ; -2.846 ;        ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; Clock      ;        ; -2.846 ; Fall       ; clockPLL_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 347194   ; 64       ; 224      ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 347194   ; 64       ; 224      ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 1643     ; 0        ; 32       ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 1643     ; 0        ; 32       ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 42    ; 42   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 67    ; 67   ;
; Unconstrained Output Port Paths ; 121   ; 121  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Oct 06 16:37:44 2014
Info: Command: quartus_sta DE2_system -c DE2_Board_top_level
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab3.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clockPLL_inst|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {clockPLL_inst|altpll_component|pll|clk[0]} {clockPLL_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {clockPLL_inst|altpll_component|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {clockPLL_inst|altpll_component|pll|clk[1]} {clockPLL_inst|altpll_component|pll|clk[1]}
Info (332104): Reading SDC File: 'Nios_Qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.082         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 6.336
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.336         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 3.434
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.434         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 Clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 8.407
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.407         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 7.929
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.929         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.951
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.951         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 Clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 504 megabytes
    Info: Processing ended: Mon Oct 06 16:37:47 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


