# RISC-V Assembly Instructions Breakdown

## **1. `lui a0, 0x2b`**  
**Opcode (U-Type):** `0110111`  
**Registers:** `rd = a0 (00101)`  
**Immediate:** `0x2b (0000000000101011)`  

| imm[31:12] | rd (`a0`) | opcode  |
|------------|---------|---------|
| 0000000000101011 | 00101 | 0110111 |

---
## **2. `addi sp, sp, -32`**  
**Opcode (I-Type):** `0010011`  
**Registers:** `rs1 = sp (00010)`, `rd = sp (00010)`  
**Immediate:** `-32 (111111110000)`  

| imm[11:0] | rs1 (`sp`) | funct3 | rd (`sp`) | opcode  |
|-----------|-----------|--------|---------|---------|
| 111111110000 | 00010 | 000 | 00010 | 0010011 |

---
## **3. `sd ra, 24(sp)`**  
**Opcode (S-Type):** `0100111`  
**Registers:** `rs1 = sp (00010)`, `rs2 = ra (00001)`  
**Immediate:** `24 (split as imm[11:5] = 0000001, imm[4:0] = 11000)`  

| imm[11:5] | rs2 (`ra`) | rs1 (`sp`) | funct3 | imm[4:0] | opcode  |
|-----------|-----------|-----------|--------|---------|---------|
| 0000001 | 00001 | 00010 | 011 | 11000 | 0100111 |

---

## **4. `jal ra, 1048c <printf>`**  
**Opcode (J-Type):** `1101111`  
**Registers:** `rd = ra (00001)`  
**Immediate:** `1048c (split as imm[20] = 0, imm[19:12] = 00101000, imm[11] = 1, imm[10:1] = 0100011000)`  

| imm[20] | imm[10:1] | imm[11] | imm[19:12] | rd (`ra`) | opcode  |
|---------|-----------|--------|-----------|---------|---------|
| 0 | 0100011000 | 1 | 00101000 | 00001 | 1101111 |

---
## **5. `lw a1, 12(sp)`**  
**Opcode (I-Type):** `0000011`  
**Registers:** `rs1 = sp (00010)`, `rd = a1 (00111)`  
**Immediate:** `12 (000000001100)`  

| imm[11:0] | rs1 (`sp`) | funct3 | rd (`a1`) | opcode  |
|-----------|-----------|--------|---------|---------|
| 000000001100 | 00010 | 010 | 00111 | 0000011 |

---
## **6. `ld ra, 24(sp)`**  
**Opcode (I-Type):** `0000011`  
**Registers:** `rs1 = sp (00010)`, `rd = ra (00001)`  
**Immediate:** `24 (000000011000)`  

| imm[11:0] | rs1 (`sp`) | funct3 | rd (`ra`) | opcode  |
|-----------|-----------|--------|---------|---------|
| 000000011000 | 00010 | 011 | 00001 | 0000011 |

---
## **7. `li a0, 0`**  
*(Equivalent to `addi a0, zero, 0`)*  
**Opcode (I-Type):** `0010011`  
**Registers:** `rs1 = zero (00000)`, `rd = a0 (00101)`  
**Immediate:** `0 (000000000000)`  

| imm[11:0] | rs1 (`zero`) | funct3 | rd (`a0`) | opcode  |
|-----------|-----------|--------|---------|---------|
| 000000000000 | 00000 | 000 | 00101 | 0010011 |

---
## **8. `auipc a5, 0x2b`**  
**Opcode (U-Type):** `0010111`  
**Registers:** `rd = a5 (01111)`  
**Immediate:** `0x2b (0000000000101011)`  

| imm[31:12] | rd (`a5`) | opcode  |
|------------|---------|---------|
| 0000000000101011 | 01111 | 0010111 |

---
## **9. `j 100ec <main+0x3c>`**  
**Opcode (J-Type):** `1101111`  
**Registers:** `rd = zero (00000)`  
**Immediate:** `100ec (split as imm[20] = 0, imm[19:12] = 00100000, imm[11] = 1, imm[10:1] = 0110011000)`  

| imm[20] | imm[10:1] | imm[11] | imm[19:12] | rd (`zero`) | opcode  |
|---------|-----------|--------|-----------|---------|---------|
| 0 | 0110011000 | 1 | 00100000 | 00000 | 1101111 |

---
## **10. `bnez a5, 100fc <main+0x4c>`**  
**Opcode (B-Type):** `1100011`  
**Registers:** `rs1 = a5 (01111)`, `rs2 = zero (00000)`  
**Immediate:** `100fc (split as imm[12] = 1, imm[10:5] = 000011, imm[4:1] = 1100, imm[11] = 1)`  

| imm[12] | imm[10:5] | rs2 (`zero`) | rs1 (`a5`) | funct3 | imm[4:1] | imm[11] | opcode  |
|---------|-----------|------------|-----------|--------|---------|--------|---------|
| 1 | 000011 | 00000 | 01111 | 001 | 1100 | 1 | 1100011 |

---
## **11. `lbu a5, 1944(gp)`**  
**Opcode (I-Type):** `0000011`  
**Registers:** `rs1 = gp (00100)`, `rd = a5 (01111)`  
**Immediate:** `1944 (000001111001000)`  

| imm[11:0] | rs1 (`gp`) | funct3 | rd (`a5`) | opcode  |
|-----------|-----------|--------|---------|---------|
| 000001111001000 | 00100 | 100 | 01111 | 0000011 |

---
## **12. `sub a2, a2, a0`**  
**Opcode (R-Type):** `0110011`  
**Registers:** `rs1 = a2 (00110)`, `rs2 = a0 (00101)`, `rd = a2 (00110)`  

| funct7 | rs2 (`a0`) | rs1 (`a2`) | funct3 | rd (`a2`) | opcode  |
|--------|-----------|-----------|--------|---------|---------|
| 0100000 | 00101 | 00110 | 000 | 00110 | 0110011 |

---

## **13. `mv a1, a0`**  
*(Equivalent to `addi a1, a0, 0`)*  
**Opcode (I-Type):** `0010011`  
**Registers:** `rs1 = a0 (00101)`, `rd = a1 (00111)`  
**Immediate:** `0 (000000000000)`  

| imm[11:0] | rs1 (`a0`) | funct3 | rd (`a1`) | opcode  |
|-----------|-----------|--------|---------|---------|
| 000000000000 | 00101 | 000 | 00111 | 0010011 |

---

## **14. `jr zero`**  
*(Equivalent to `jalr zero, zero, 0`)*  
**Opcode (I-Type):** `1100111`  
**Registers:** `rs1 = zero (00000)`, `rd = zero (00000)`  
**Immediate:** `0 (000000000000)`  

| imm[11:0] | rs1 (`zero`) | funct3 | rd (`zero`) | opcode  |
|-----------|-----------|--------|---------|---------|
| 000000000000 | 00000 | 000 | 00000 | 1100111 |

---
## **15. `beqz a5, 101dc <frame_dummy+0x20>`**  
*(Equivalent to `beq a5, zero, 101dc`)*  
**Opcode (B-Type):** `1100011`  
**Registers:** `rs1 = a5 (01111)`, `rs2 = zero (00000)`  
**Immediate:** `101dc (split as imm[12] = 1, imm[10:5] = 011101, imm[4:1] = 1100, imm[11] = 1)`  

| imm[12] | imm[10:5] | rs2 (`zero`) | rs1 (`a5`) | funct3 | imm[4:1] | imm[11] | opcode  |
|---------|-----------|------------|-----------|--------|---------|--------|---------|
| 1 | 011101 | 00000 | 01111 | 000 | 1100 | 1 | 1100011 |













