DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_0"
duLibraryName "gates"
duName "mux2to1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 228,0
)
(Instance
name "U_1"
duLibraryName "Cursor"
duName "CNT_Up8Bits"
elements [
]
mwi 0
uid 266,0
)
(Instance
name "U_2"
duLibraryName "Cursor"
duName "CNT_Up8Bits"
elements [
]
mwi 0
uid 276,0
)
(Instance
name "U_3"
duLibraryName "Cursor"
duName "CNT_Up8Bits"
elements [
]
mwi 0
uid 344,0
)
(Instance
name "U_4"
duLibraryName "gates"
duName "or2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 390,0
)
(Instance
name "U_5"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 532,0
)
(Instance
name "U_17"
duLibraryName "gates"
duName "and4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 662,0
)
(Instance
name "U_21"
duLibraryName "gates"
duName "and4inv4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 692,0
)
(Instance
name "U_6"
duLibraryName "gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 824,0
)
(Instance
name "U_8"
duLibraryName "gates"
duName "and5"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 2772,0
)
(Instance
name "U_9"
duLibraryName "gates"
duName "and5"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 2804,0
)
(Instance
name "U_10"
duLibraryName "gates"
duName "and5"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 2838,0
)
(Instance
name "U_11"
duLibraryName "gates"
duName "and5"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 2872,0
)
(Instance
name "U_18"
duLibraryName "gates"
duName "and4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3068,0
)
(Instance
name "U_12"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3653,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\@divider_@slow\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\@divider_@slow\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\@divider_@slow"
)
(vvPair
variable "d_logical"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\Divider_Slow"
)
(vvPair
variable "date"
value "18.01.2022"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "18"
)
(vvPair
variable "entity_name"
value "Divider_Slow"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "robin"
)
(vvPair
variable "graphical_source_date"
value "18.01.2022"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-93FHAQ3"
)
(vvPair
variable "graphical_source_time"
value "09:22:42"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-93FHAQ3"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Cursor"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Cursor/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "Divider_Slow"
)
(vvPair
variable "month"
value "janv."
)
(vvPair
variable "month_long"
value "janvier"
)
(vvPair
variable "p"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\@divider_@slow\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\Divider_Slow\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:22:42"
)
(vvPair
variable "unit"
value "Divider_Slow"
)
(vvPair
variable "user"
value "robin"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,80000,97000,81000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "80200,80000,89700,81000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "97000,76000,101000,77000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "97200,76000,100200,77000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,78000,97000,79000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "80200,78000,90200,79000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,78000,80000,79000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "76200,78000,78300,79000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "97000,77000,117000,81000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "97200,77200,106600,78200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,76000,117000,77000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "101200,76000,102800,77000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,76000,97000,78000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "81350,76400,91650,77600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,79000,80000,80000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "76200,79000,78300,80000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,80000,80000,81000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "76200,80000,78900,81000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,79000,97000,80000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "80200,79000,90700,80000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "76000,76000,117000,81000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoIn
uid 142,0
shape (CompositeShape
uid 143,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 144,0
sl 0
ro 270
xt "40000,4625,41500,5375"
)
(Line
uid 145,0
sl 0
ro 270
xt "41500,5000,42000,5000"
pts [
"41500,5000"
"42000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 146,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 147,0
va (VaSet
)
xt "35600,4500,39000,5700"
st "clock"
ju 2
blo "39000,5500"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 154,0
lang 2
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 155,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-16600,36000,-15800"
st "clock      : std_ulogic"
)
)
*14 (PortIoOut
uid 156,0
shape (CompositeShape
uid 157,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 158,0
sl 0
ro 270
xt "92500,45625,94000,46375"
)
(Line
uid 159,0
sl 0
ro 270
xt "92000,46000,92500,46000"
pts [
"92000,46000"
"92500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 160,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 161,0
va (VaSet
)
xt "95000,45400,99700,46600"
st "enRamp"
blo "95000,46400"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 168,0
lang 2
decl (Decl
n "enReal"
t "std_uLogic"
o 5
suid 2,0
)
declText (MLText
uid 169,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-10600,39500,-9800"
st "SIGNAL enReal     : std_uLogic"
)
)
*16 (PortIoIn
uid 170,0
shape (CompositeShape
uid 171,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 172,0
sl 0
ro 270
xt "40000,2625,41500,3375"
)
(Line
uid 173,0
sl 0
ro 270
xt "41500,3000,42000,3000"
pts [
"41500,3000"
"42000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 174,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 175,0
va (VaSet
)
xt "35700,2500,39000,3700"
st "reset"
ju 2
blo "39000,3500"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 182,0
lang 2
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
declText (MLText
uid 183,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-15800,36000,-15000"
st "reset      : std_ulogic"
)
)
*18 (PortIoIn
uid 184,0
shape (CompositeShape
uid 185,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 186,0
sl 0
ro 270
xt "82000,28625,83500,29375"
)
(Line
uid 187,0
sl 0
ro 270
xt "83500,29000,84000,29000"
pts [
"83500,29000"
"84000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 188,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 189,0
va (VaSet
)
xt "76900,28500,81000,29700"
st "restart"
ju 2
blo "81000,29500"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 196,0
lang 2
decl (Decl
n "restart"
t "std_ulogic"
o 3
suid 4,0
)
declText (MLText
uid 197,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-15000,36000,-14200"
st "restart    : std_ulogic"
)
)
*20 (PortIoIn
uid 198,0
shape (CompositeShape
uid 199,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 200,0
sl 0
ro 180
xt "81625,59500,82375,61000"
)
(Line
uid 201,0
sl 0
ro 180
xt "82000,59000,82000,59500"
pts [
"82000,59500"
"82000,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 202,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 203,0
ro 90
va (VaSet
)
xt "81400,62000,82600,67400"
st "testMode"
blo "81600,62000"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 210,0
lang 2
decl (Decl
n "testMode"
t "std_uLogic"
o 4
suid 5,0
)
declText (MLText
uid 211,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-14200,36000,-13400"
st "testMode   : std_uLogic"
)
)
*22 (SaComponent
uid 228,0
optionalChildren [
*23 (CptPort
uid 212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 213,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "78250,42625,79000,43375"
)
tg (CPTG
uid 214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 215,0
sl 0
va (VaSet
)
xt "79000,42500,81300,43700"
st "in0"
blo "79000,43500"
)
s (Text
uid 238,0
sl 0
va (VaSet
)
xt "79000,43700,79000,43700"
blo "79000,43700"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*24 (CptPort
uid 216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 217,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "78250,48625,79000,49375"
)
tg (CPTG
uid 218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 219,0
sl 0
va (VaSet
)
xt "78550,48400,80850,49600"
st "in1"
blo "78550,49400"
)
s (Text
uid 239,0
sl 0
va (VaSet
)
xt "78550,49600,78550,49600"
blo "78550,49600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 4
suid 2,0
)
)
)
*25 (CptPort
uid 220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 221,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "85000,45625,85750,46375"
)
tg (CPTG
uid 222,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 223,0
sl 0
va (VaSet
)
xt "80300,45400,85000,46600"
st "MuxOut"
ju 2
blo "85000,46400"
)
s (Text
uid 240,0
sl 0
va (VaSet
)
xt "85000,46600,85000,46600"
ju 2
blo "85000,46600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MuxOut"
t "std_uLogic"
o 7
suid 3,0
)
)
)
*26 (CptPort
uid 224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 225,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81625,50667,82375,51417"
)
tg (CPTG
uid 226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 227,0
sl 0
va (VaSet
)
xt "81000,49800,83200,51000"
st "sel"
blo "81000,50800"
)
s (Text
uid 241,0
sl 0
va (VaSet
)
xt "81000,51000,81000,51000"
blo "81000,51000"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_uLogic"
o 1
suid 4,0
)
)
)
]
shape (Mux
uid 229,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "79000,39000,85000,53000"
)
showPorts 0
oxt "34000,10000,40000,24000"
ttg (MlTextGroup
uid 230,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 231,0
va (VaSet
font "Verdana,8,1"
)
xt "79600,53700,82700,54700"
st "gates"
blo "79600,54500"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 232,0
va (VaSet
font "Verdana,8,1"
)
xt "79600,54700,84300,55700"
st "mux2to1"
blo "79600,55500"
tm "CptNameMgr"
)
*29 (Text
uid 233,0
va (VaSet
font "Verdana,8,1"
)
xt "79600,55700,82100,56700"
st "U_0"
blo "79600,56500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 234,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 235,0
text (MLText
uid 236,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "79000,55600,93100,56600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 237,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "79250,51250,80750,52750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
selT 0
)
archFileType "UNKNOWN"
)
*30 (SaComponent
uid 266,0
optionalChildren [
*31 (CptPort
uid 242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,26625,16000,27375"
)
tg (CPTG
uid 244,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 245,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,26300,19400,27700"
st "clk"
blo "17000,27500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_uLogic"
o 2
suid 7,0
)
)
)
*32 (CptPort
uid 246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,20625,16000,21375"
)
tg (CPTG
uid 248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 249,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,20300,22100,21700"
st "Enable"
blo "17000,21500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Enable"
t "std_uLogic"
o 1
suid 8,0
)
)
)
*33 (CptPort
uid 250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,27625,28750,28375"
)
tg (CPTG
uid 252,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 253,0
va (VaSet
font "Verdana,12,0"
)
xt "19600,27300,27000,28700"
st "EnableOut"
ju 2
blo "27000,28500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "EnableOut"
t "std_ulogic"
o 5
suid 9,0
)
)
)
*34 (CptPort
uid 254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,23625,16000,24375"
)
tg (CPTG
uid 256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 257,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,23300,22800,24700"
st "remise0"
blo "17000,24500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "remise0"
t "std_uLogic"
o 3
suid 10,0
)
)
)
*35 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,28625,16000,29375"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 261,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,28300,19500,29700"
st "rst"
blo "17000,29500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_uLogic"
o 4
suid 11,0
)
)
)
*36 (CptPort
uid 262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,22625,28750,23375"
)
tg (CPTG
uid 264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 265,0
va (VaSet
font "Verdana,12,0"
)
xt "22800,22300,27000,23700"
st "value"
ju 2
blo "27000,23500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "value"
t "unsigned"
b "(7 DOWNTO 0)"
o 6
suid 12,0
)
)
)
]
shape (Rectangle
uid 267,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,19000,28000,32000"
)
oxt "15000,6000,27000,14000"
ttg (MlTextGroup
uid 268,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 269,0
va (VaSet
font "Verdana,9,1"
)
xt "16200,14800,19900,16000"
st "Cursor"
blo "16200,15800"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 270,0
va (VaSet
font "Verdana,9,1"
)
xt "16200,16000,23800,17200"
st "CNT_Up8Bits"
blo "16200,17000"
tm "CptNameMgr"
)
*39 (Text
uid 271,0
va (VaSet
font "Verdana,9,1"
)
xt "16200,17200,18700,18400"
st "U_1"
blo "16200,18200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 272,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 273,0
text (MLText
uid 274,0
va (VaSet
font "Courier New,8,0"
)
xt "-13500,20000,-13500,20000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 275,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,30250,17750,31750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*40 (SaComponent
uid 276,0
optionalChildren [
*41 (CptPort
uid 286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 287,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,45625,16000,46375"
)
tg (CPTG
uid 288,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 289,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,45300,19400,46700"
st "clk"
blo "17000,46500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_uLogic"
o 2
)
)
)
*42 (CptPort
uid 290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 291,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,39625,16000,40375"
)
tg (CPTG
uid 292,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 293,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,39300,22100,40700"
st "Enable"
blo "17000,40500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Enable"
t "std_uLogic"
o 1
)
)
)
*43 (CptPort
uid 294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,46625,28750,47375"
)
tg (CPTG
uid 296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 297,0
va (VaSet
font "Verdana,12,0"
)
xt "19600,46300,27000,47700"
st "EnableOut"
ju 2
blo "27000,47500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "EnableOut"
t "std_ulogic"
o 5
)
)
)
*44 (CptPort
uid 298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,42625,16000,43375"
)
tg (CPTG
uid 300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 301,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,42300,22800,43700"
st "remise0"
blo "17000,43500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "remise0"
t "std_uLogic"
o 3
)
)
)
*45 (CptPort
uid 302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,47625,16000,48375"
)
tg (CPTG
uid 304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,47300,19500,48700"
st "rst"
blo "17000,48500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_uLogic"
o 4
)
)
)
*46 (CptPort
uid 306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,41625,28750,42375"
)
tg (CPTG
uid 308,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 309,0
va (VaSet
font "Verdana,12,0"
)
xt "22800,41300,27000,42700"
st "value"
ju 2
blo "27000,42500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "value"
t "unsigned"
b "(7 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 277,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,38000,28000,51000"
)
oxt "15000,6000,27000,14000"
ttg (MlTextGroup
uid 278,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 279,0
va (VaSet
font "Verdana,9,1"
)
xt "16200,33800,19900,35000"
st "Cursor"
blo "16200,34800"
tm "BdLibraryNameMgr"
)
*48 (Text
uid 280,0
va (VaSet
font "Verdana,9,1"
)
xt "16200,35000,23800,36200"
st "CNT_Up8Bits"
blo "16200,36000"
tm "CptNameMgr"
)
*49 (Text
uid 281,0
va (VaSet
font "Verdana,9,1"
)
xt "16200,36200,18700,37400"
st "U_2"
blo "16200,37200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 282,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 283,0
text (MLText
uid 284,0
va (VaSet
font "Courier New,8,0"
)
xt "-13500,39000,-13500,39000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 285,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,49250,17750,50750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*50 (SaComponent
uid 344,0
optionalChildren [
*51 (CptPort
uid 354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 355,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,65625,16000,66375"
)
tg (CPTG
uid 356,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 357,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,65300,19400,66700"
st "clk"
blo "17000,66500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_uLogic"
o 2
)
)
)
*52 (CptPort
uid 358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,59625,16000,60375"
)
tg (CPTG
uid 360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 361,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,59300,22100,60700"
st "Enable"
blo "17000,60500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Enable"
t "std_uLogic"
o 1
)
)
)
*53 (CptPort
uid 362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,66625,28750,67375"
)
tg (CPTG
uid 364,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 365,0
va (VaSet
font "Verdana,12,0"
)
xt "19600,66300,27000,67700"
st "EnableOut"
ju 2
blo "27000,67500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "EnableOut"
t "std_ulogic"
o 5
)
)
)
*54 (CptPort
uid 366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,62625,16000,63375"
)
tg (CPTG
uid 368,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 369,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,62300,22800,63700"
st "remise0"
blo "17000,63500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "remise0"
t "std_uLogic"
o 3
)
)
)
*55 (CptPort
uid 370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,67625,16000,68375"
)
tg (CPTG
uid 372,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 373,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,67300,19500,68700"
st "rst"
blo "17000,68500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_uLogic"
o 4
)
)
)
*56 (CptPort
uid 374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,61625,28750,62375"
)
tg (CPTG
uid 376,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 377,0
va (VaSet
font "Verdana,12,0"
)
xt "22800,61300,27000,62700"
st "value"
ju 2
blo "27000,62500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "value"
t "unsigned"
b "(7 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 345,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,58000,28000,71000"
)
oxt "15000,6000,27000,14000"
ttg (MlTextGroup
uid 346,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 347,0
va (VaSet
font "Verdana,9,1"
)
xt "16200,53800,19900,55000"
st "Cursor"
blo "16200,54800"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 348,0
va (VaSet
font "Verdana,9,1"
)
xt "16200,55000,23800,56200"
st "CNT_Up8Bits"
blo "16200,56000"
tm "CptNameMgr"
)
*59 (Text
uid 349,0
va (VaSet
font "Verdana,9,1"
)
xt "16200,56200,18700,57400"
st "U_3"
blo "16200,57200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 350,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 351,0
text (MLText
uid 352,0
va (VaSet
font "Courier New,8,0"
)
xt "-13500,59000,-13500,59000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 353,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,69250,17750,70750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*60 (SaComponent
uid 390,0
optionalChildren [
*61 (CptPort
uid 378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 379,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88585,28625,89335,29375"
)
tg (CPTG
uid 380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 381,0
va (VaSet
isHidden 1
)
xt "89557,28250,91857,29450"
st "in1"
blo "89557,29250"
)
s (Text
uid 400,0
va (VaSet
isHidden 1
)
xt "89557,29450,89557,29450"
blo "89557,29450"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*62 (CptPort
uid 382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 383,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88584,32625,89334,33375"
)
tg (CPTG
uid 384,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 385,0
va (VaSet
isHidden 1
)
xt "89557,32250,91857,33450"
st "in2"
blo "89557,33250"
)
s (Text
uid 401,0
va (VaSet
isHidden 1
)
xt "89557,33450,89557,33450"
blo "89557,33450"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*63 (CptPort
uid 386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 387,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96000,30625,96750,31375"
)
tg (CPTG
uid 388,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 389,0
va (VaSet
isHidden 1
)
xt "92000,30250,95000,31450"
st "out1"
ju 2
blo "95000,31250"
)
s (Text
uid 402,0
va (VaSet
isHidden 1
)
xt "95000,31450,95000,31450"
ju 2
blo "95000,31450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (Or
uid 391,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "89000,28000,96000,34000"
)
showPorts 0
oxt "35000,14000,42000,20000"
ttg (MlTextGroup
uid 392,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
uid 393,0
va (VaSet
font "Verdana,8,1"
)
xt "89600,33700,92700,34700"
st "gates"
blo "89600,34500"
tm "BdLibraryNameMgr"
)
*65 (Text
uid 394,0
va (VaSet
font "Verdana,8,1"
)
xt "89600,34700,91800,35700"
st "or2"
blo "89600,35500"
tm "CptNameMgr"
)
*66 (Text
uid 395,0
va (VaSet
font "Verdana,8,1"
)
xt "89600,35700,92100,36700"
st "U_4"
blo "89600,36500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 396,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 397,0
text (MLText
uid 398,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "89000,36600,103100,37600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 399,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "89250,32250,90750,33750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*67 (Net
uid 425,0
decl (Decl
n "remise0"
t "std_uLogic"
o 21
suid 8,0
)
declText (MLText
uid 426,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-1800,39500,-1000"
st "SIGNAL remise0    : std_uLogic"
)
)
*68 (Net
uid 462,0
lang 11
decl (Decl
n "en_1"
t "std_ulogic"
o 7
suid 10,0
)
declText (MLText
uid 463,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-9800,39500,-9000"
st "SIGNAL en_1       : std_ulogic"
)
)
*69 (Net
uid 480,0
lang 11
decl (Decl
n "en_2"
t "std_ulogic"
o 8
suid 12,0
)
declText (MLText
uid 481,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-9000,39500,-8200"
st "SIGNAL en_2       : std_ulogic"
)
)
*70 (Net
uid 524,0
lang 2
decl (Decl
n "counterBus"
t "unsigned"
b "(23 DOWNTO 0)"
o 6
suid 14,0
)
declText (MLText
uid 525,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-11400,45500,-10600"
st "SIGNAL counterBus : unsigned(23 DOWNTO 0)"
)
)
*71 (SaComponent
uid 532,0
optionalChildren [
*72 (CptPort
uid 528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 529,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "7625,18000,8375,18750"
)
tg (CPTG
uid 530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
isHidden 1
)
xt "9000,17000,13400,18200"
st "logic_1"
blo "9000,18000"
)
s (Text
uid 542,0
va (VaSet
)
xt "9000,18200,9000,18200"
blo "9000,18200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pu
uid 533,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "5000,12000,10000,18000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 534,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 535,0
va (VaSet
font "Verdana,8,1"
)
xt "4910,15700,8010,16700"
st "gates"
blo "4910,16500"
tm "BdLibraryNameMgr"
)
*74 (Text
uid 536,0
va (VaSet
font "Verdana,8,1"
)
xt "4910,16700,8410,17700"
st "logic1"
blo "4910,17500"
tm "CptNameMgr"
)
*75 (Text
uid 537,0
va (VaSet
font "Verdana,8,1"
)
xt "4910,17700,7410,18700"
st "U_5"
blo "4910,18500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 538,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 539,0
text (MLText
uid 540,0
va (VaSet
font "Verdana,8,0"
)
xt "5000,20600,5000,20600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 541,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "5250,16250,6750,17750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*76 (Net
uid 543,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 10
suid 15,0
)
declText (MLText
uid 544,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-8200,39500,-7400"
st "SIGNAL logic_1    : std_uLogic"
)
)
*77 (SaComponent
uid 662,0
optionalChildren [
*78 (CptPort
uid 672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 673,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88250,-13375,89000,-12625"
)
tg (CPTG
uid 674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 675,0
va (VaSet
isHidden 1
)
xt "89000,-13600,98500,-12400"
st "in1 : std_uLogic"
blo "89000,-12600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*79 (CptPort
uid 676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 677,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88250,-10375,89000,-9625"
)
tg (CPTG
uid 678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 679,0
va (VaSet
isHidden 1
)
xt "89000,-10600,98500,-9400"
st "in3 : std_uLogic"
blo "89000,-9600"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*80 (CptPort
uid 680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 681,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88250,-12375,89000,-11625"
)
tg (CPTG
uid 682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 683,0
va (VaSet
isHidden 1
)
xt "89000,-12750,98500,-11550"
st "in2 : std_uLogic"
blo "89000,-11750"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*81 (CptPort
uid 684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 685,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "95950,-11375,96700,-10625"
)
tg (CPTG
uid 686,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 687,0
va (VaSet
isHidden 1
)
xt "85750,-11600,95950,-10400"
st "out1 : std_uLogic"
ju 2
blo "95950,-10600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
)
)
)
*82 (CptPort
uid 688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 689,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "88250,-9375,89000,-8625"
)
tg (CPTG
uid 690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 691,0
va (VaSet
isHidden 1
)
xt "89000,-9600,98500,-8400"
st "in4 : std_uLogic"
blo "89000,-8600"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
)
)
)
]
shape (And
uid 663,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "89000,-14000,96000,-8000"
)
showPorts 0
oxt "33000,17000,40000,23000"
ttg (MlTextGroup
uid 664,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 665,0
va (VaSet
font "Verdana,8,1"
)
xt "89600,-8300,92700,-7300"
st "gates"
blo "89600,-7500"
tm "BdLibraryNameMgr"
)
*84 (Text
uid 666,0
va (VaSet
font "Verdana,8,1"
)
xt "89600,-7300,92500,-6300"
st "and4"
blo "89600,-6500"
tm "CptNameMgr"
)
*85 (Text
uid 667,0
va (VaSet
font "Verdana,8,1"
)
xt "89600,-6300,92700,-5300"
st "U_17"
blo "89600,-5500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 668,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 669,0
text (MLText
uid 670,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "89000,-5400,103100,-4400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 671,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "89250,-9750,90750,-8250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*86 (SaComponent
uid 692,0
optionalChildren [
*87 (CptPort
uid 702,0
optionalChildren [
*88 (Circle
uid 706,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "88250,-5375,89000,-4625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "87500,-5375,88250,-4625"
)
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 705,0
va (VaSet
isHidden 1
)
xt "89000,-5600,98500,-4400"
st "in1 : std_uLogic"
blo "89000,-4600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*89 (CptPort
uid 707,0
optionalChildren [
*90 (Circle
uid 711,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "88250,-2375,89000,-1625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 708,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "87500,-2375,88250,-1625"
)
tg (CPTG
uid 709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 710,0
va (VaSet
isHidden 1
)
xt "89000,-2600,98500,-1400"
st "in3 : std_uLogic"
blo "89000,-1600"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*91 (CptPort
uid 712,0
optionalChildren [
*92 (Circle
uid 716,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "88250,-4375,89000,-3625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 713,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "87500,-4375,88250,-3625"
)
tg (CPTG
uid 714,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 715,0
va (VaSet
isHidden 1
)
xt "89000,-4750,98500,-3550"
st "in2 : std_uLogic"
blo "89000,-3750"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*93 (CptPort
uid 717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 718,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "95950,-3375,96700,-2625"
)
tg (CPTG
uid 719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 720,0
va (VaSet
isHidden 1
)
xt "85750,-3600,95950,-2400"
st "out1 : std_uLogic"
ju 2
blo "95950,-2600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
)
)
)
*94 (CptPort
uid 721,0
optionalChildren [
*95 (Circle
uid 725,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "88250,-1375,89000,-625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 722,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "87500,-1375,88250,-625"
)
tg (CPTG
uid 723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 724,0
va (VaSet
isHidden 1
)
xt "89000,-1600,98500,-400"
st "in4 : std_uLogic"
blo "89000,-600"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
)
)
)
]
shape (And
uid 693,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "89000,-6000,96000,0"
)
showPorts 0
oxt "33000,15000,40000,21000"
ttg (MlTextGroup
uid 694,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
uid 695,0
va (VaSet
font "Verdana,8,1"
)
xt "89600,-300,92700,700"
st "gates"
blo "89600,500"
tm "BdLibraryNameMgr"
)
*97 (Text
uid 696,0
va (VaSet
font "Verdana,8,1"
)
xt "89600,700,94500,1700"
st "and4inv4"
blo "89600,1500"
tm "CptNameMgr"
)
*98 (Text
uid 697,0
va (VaSet
font "Verdana,8,1"
)
xt "89600,1700,92700,2700"
st "U_21"
blo "89600,2500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 698,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 699,0
text (MLText
uid 700,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "89000,2600,103100,3600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 701,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "89250,-1750,90750,-250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*99 (SaComponent
uid 824,0
optionalChildren [
*100 (CptPort
uid 812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 813,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "100250,-9375,101000,-8625"
)
tg (CPTG
uid 814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 815,0
va (VaSet
isHidden 1
)
xt "101000,-9400,110500,-8200"
st "in1 : std_uLogic"
blo "101000,-8400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*101 (CptPort
uid 816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 817,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "100250,-5375,101000,-4625"
)
tg (CPTG
uid 818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 819,0
va (VaSet
isHidden 1
)
xt "101000,-5400,110500,-4200"
st "in2 : std_uLogic"
blo "101000,-4400"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*102 (CptPort
uid 820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 821,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "107950,-7375,108700,-6625"
)
tg (CPTG
uid 822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 823,0
va (VaSet
isHidden 1
)
xt "97800,-7450,108000,-6250"
st "out1 : std_uLogic"
ju 2
blo "108000,-6450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 825,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "101000,-10000,108000,-4000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 826,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 827,0
va (VaSet
font "Verdana,8,1"
)
xt "101600,-4300,104700,-3300"
st "gates"
blo "101600,-3500"
tm "BdLibraryNameMgr"
)
*104 (Text
uid 828,0
va (VaSet
font "Verdana,8,1"
)
xt "101600,-3300,104500,-2300"
st "and2"
blo "101600,-2500"
tm "CptNameMgr"
)
*105 (Text
uid 829,0
va (VaSet
font "Verdana,8,1"
)
xt "101600,-2300,104100,-1300"
st "U_6"
blo "101600,-1500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 830,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 831,0
text (MLText
uid 832,0
va (VaSet
font "Verdana,8,0"
)
xt "101000,-400,115100,600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 833,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "101250,-5750,102750,-4250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*106 (Net
uid 834,0
decl (Decl
n "out1"
t "std_uLogic"
o 11
suid 24,0
)
declText (MLText
uid 835,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-7400,39500,-6600"
st "SIGNAL out1       : std_uLogic"
)
)
*107 (Net
uid 840,0
decl (Decl
n "out2"
t "std_uLogic"
o 13
suid 25,0
)
declText (MLText
uid 841,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-6600,39500,-5800"
st "SIGNAL out2       : std_uLogic"
)
)
*108 (Net
uid 854,0
decl (Decl
n "testOut"
t "std_uLogic"
o 22
suid 27,0
)
declText (MLText
uid 855,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-1000,39500,-200"
st "SIGNAL testOut    : std_uLogic"
)
)
*109 (SaComponent
uid 2772,0
optionalChildren [
*110 (CptPort
uid 2748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2749,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,26625,50000,27375"
)
tg (CPTG
uid 2750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2751,0
va (VaSet
isHidden 1
)
xt "50000,26400,59500,27600"
st "in1 : std_uLogic"
blo "50000,27400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*111 (CptPort
uid 2752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2753,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,28625,50000,29375"
)
tg (CPTG
uid 2754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2755,0
va (VaSet
isHidden 1
)
xt "50000,28500,59500,29700"
st "in3 : std_uLogic"
blo "50000,29500"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
suid 2,0
)
)
)
*112 (CptPort
uid 2756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2757,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,27625,50000,28375"
)
tg (CPTG
uid 2758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2759,0
va (VaSet
isHidden 1
)
xt "50000,27250,59500,28450"
st "in2 : std_uLogic"
blo "50000,28250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*113 (CptPort
uid 2760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2761,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "56950,28625,57700,29375"
)
tg (CPTG
uid 2762,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2763,0
va (VaSet
isHidden 1
)
xt "46750,28400,56950,29600"
st "out1 : std_uLogic"
ju 2
blo "56950,29400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 6
suid 4,0
)
)
)
*114 (CptPort
uid 2764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2765,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,29625,50000,30375"
)
tg (CPTG
uid 2766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2767,0
va (VaSet
isHidden 1
)
xt "50000,29400,59500,30600"
st "in4 : std_uLogic"
blo "50000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
suid 5,0
)
)
)
*115 (CptPort
uid 2768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2769,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,30625,50000,31375"
)
tg (CPTG
uid 2770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2771,0
va (VaSet
isHidden 1
)
xt "50000,30400,59500,31600"
st "in5 : std_uLogic"
blo "50000,31400"
)
)
thePort (LogicalPort
decl (Decl
n "in5"
t "std_uLogic"
o 5
suid 6,0
)
)
)
]
shape (And
uid 2773,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,26000,57000,32000"
)
showPorts 0
oxt "35000,17000,42000,23000"
ttg (MlTextGroup
uid 2774,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
uid 2775,0
va (VaSet
font "Verdana,8,1"
)
xt "50600,31700,53700,32700"
st "gates"
blo "50600,32500"
tm "BdLibraryNameMgr"
)
*117 (Text
uid 2776,0
va (VaSet
font "Verdana,8,1"
)
xt "50600,32700,53500,33700"
st "and5"
blo "50600,33500"
tm "CptNameMgr"
)
*118 (Text
uid 2777,0
va (VaSet
font "Verdana,8,1"
)
xt "50600,33700,53100,34700"
st "U_8"
blo "50600,34500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2778,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2779,0
text (MLText
uid 2780,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "50000,34600,64100,35600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 2781,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,30250,51750,31750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*119 (SaComponent
uid 2804,0
optionalChildren [
*120 (CptPort
uid 2814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2815,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,35625,50000,36375"
)
tg (CPTG
uid 2816,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2817,0
va (VaSet
isHidden 1
)
xt "50000,35400,59500,36600"
st "in1 : std_uLogic"
blo "50000,36400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*121 (CptPort
uid 2818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2819,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,37625,50000,38375"
)
tg (CPTG
uid 2820,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2821,0
va (VaSet
isHidden 1
)
xt "50000,37500,59500,38700"
st "in3 : std_uLogic"
blo "50000,38500"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*122 (CptPort
uid 2822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2823,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,36625,50000,37375"
)
tg (CPTG
uid 2824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2825,0
va (VaSet
isHidden 1
)
xt "50000,36250,59500,37450"
st "in2 : std_uLogic"
blo "50000,37250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*123 (CptPort
uid 2826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2827,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "56950,37625,57700,38375"
)
tg (CPTG
uid 2828,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2829,0
va (VaSet
isHidden 1
)
xt "46750,37400,56950,38600"
st "out1 : std_uLogic"
ju 2
blo "56950,38400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 6
)
)
)
*124 (CptPort
uid 2830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2831,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,38625,50000,39375"
)
tg (CPTG
uid 2832,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2833,0
va (VaSet
isHidden 1
)
xt "50000,38400,59500,39600"
st "in4 : std_uLogic"
blo "50000,39400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
)
)
)
*125 (CptPort
uid 2834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2835,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,39625,50000,40375"
)
tg (CPTG
uid 2836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2837,0
va (VaSet
isHidden 1
)
xt "50000,39400,59500,40600"
st "in5 : std_uLogic"
blo "50000,40400"
)
)
thePort (LogicalPort
decl (Decl
n "in5"
t "std_uLogic"
o 5
)
)
)
]
shape (And
uid 2805,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,35000,57000,41000"
)
showPorts 0
oxt "35000,17000,42000,23000"
ttg (MlTextGroup
uid 2806,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
uid 2807,0
va (VaSet
font "Verdana,8,1"
)
xt "50600,40700,53700,41700"
st "gates"
blo "50600,41500"
tm "BdLibraryNameMgr"
)
*127 (Text
uid 2808,0
va (VaSet
font "Verdana,8,1"
)
xt "50600,41700,53500,42700"
st "and5"
blo "50600,42500"
tm "CptNameMgr"
)
*128 (Text
uid 2809,0
va (VaSet
font "Verdana,8,1"
)
xt "50600,42700,53100,43700"
st "U_9"
blo "50600,43500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2810,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2811,0
text (MLText
uid 2812,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "50000,43600,64100,44600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 2813,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,39250,51750,40750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*129 (SaComponent
uid 2838,0
optionalChildren [
*130 (CptPort
uid 2848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2849,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,45625,50000,46375"
)
tg (CPTG
uid 2850,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2851,0
va (VaSet
isHidden 1
)
xt "50000,45400,59500,46600"
st "in1 : std_uLogic"
blo "50000,46400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*131 (CptPort
uid 2852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2853,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,47625,50000,48375"
)
tg (CPTG
uid 2854,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2855,0
va (VaSet
isHidden 1
)
xt "50000,47500,59500,48700"
st "in3 : std_uLogic"
blo "50000,48500"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*132 (CptPort
uid 2856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2857,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,46625,50000,47375"
)
tg (CPTG
uid 2858,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2859,0
va (VaSet
isHidden 1
)
xt "50000,46250,59500,47450"
st "in2 : std_uLogic"
blo "50000,47250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*133 (CptPort
uid 2860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2861,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "56950,47625,57700,48375"
)
tg (CPTG
uid 2862,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2863,0
va (VaSet
isHidden 1
)
xt "46750,47400,56950,48600"
st "out1 : std_uLogic"
ju 2
blo "56950,48400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 6
)
)
)
*134 (CptPort
uid 2864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2865,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,48625,50000,49375"
)
tg (CPTG
uid 2866,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2867,0
va (VaSet
isHidden 1
)
xt "50000,48400,59500,49600"
st "in4 : std_uLogic"
blo "50000,49400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
)
)
)
*135 (CptPort
uid 2868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2869,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,49625,50000,50375"
)
tg (CPTG
uid 2870,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2871,0
va (VaSet
isHidden 1
)
xt "50000,49400,59500,50600"
st "in5 : std_uLogic"
blo "50000,50400"
)
)
thePort (LogicalPort
decl (Decl
n "in5"
t "std_uLogic"
o 5
)
)
)
]
shape (And
uid 2839,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,45000,57000,51000"
)
showPorts 0
oxt "35000,17000,42000,23000"
ttg (MlTextGroup
uid 2840,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
uid 2841,0
va (VaSet
font "Verdana,8,1"
)
xt "50600,50700,53700,51700"
st "gates"
blo "50600,51500"
tm "BdLibraryNameMgr"
)
*137 (Text
uid 2842,0
va (VaSet
font "Verdana,8,1"
)
xt "50600,51700,53500,52700"
st "and5"
blo "50600,52500"
tm "CptNameMgr"
)
*138 (Text
uid 2843,0
va (VaSet
font "Verdana,8,1"
)
xt "50600,52700,53700,53700"
st "U_10"
blo "50600,53500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2844,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2845,0
text (MLText
uid 2846,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "50000,53600,64100,54600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 2847,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,49250,51750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*139 (SaComponent
uid 2872,0
optionalChildren [
*140 (CptPort
uid 2882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2883,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,55625,50000,56375"
)
tg (CPTG
uid 2884,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2885,0
va (VaSet
isHidden 1
)
xt "50000,55400,59500,56600"
st "in1 : std_uLogic"
blo "50000,56400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*141 (CptPort
uid 2886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2887,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,57625,50000,58375"
)
tg (CPTG
uid 2888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2889,0
va (VaSet
isHidden 1
)
xt "50000,57500,59500,58700"
st "in3 : std_uLogic"
blo "50000,58500"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*142 (CptPort
uid 2890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2891,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,56625,50000,57375"
)
tg (CPTG
uid 2892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2893,0
va (VaSet
isHidden 1
)
xt "50000,56250,59500,57450"
st "in2 : std_uLogic"
blo "50000,57250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*143 (CptPort
uid 2894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2895,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "56950,57625,57700,58375"
)
tg (CPTG
uid 2896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2897,0
va (VaSet
isHidden 1
)
xt "46750,57400,56950,58600"
st "out1 : std_uLogic"
ju 2
blo "56950,58400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 6
)
)
)
*144 (CptPort
uid 2898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2899,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,58625,50000,59375"
)
tg (CPTG
uid 2900,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2901,0
va (VaSet
isHidden 1
)
xt "50000,58400,59500,59600"
st "in4 : std_uLogic"
blo "50000,59400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
)
)
)
*145 (CptPort
uid 2902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2903,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,59625,50000,60375"
)
tg (CPTG
uid 2904,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2905,0
va (VaSet
isHidden 1
)
xt "50000,59400,59500,60600"
st "in5 : std_uLogic"
blo "50000,60400"
)
)
thePort (LogicalPort
decl (Decl
n "in5"
t "std_uLogic"
o 5
)
)
)
]
shape (And
uid 2873,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,55000,57000,61000"
)
showPorts 0
oxt "35000,17000,42000,23000"
ttg (MlTextGroup
uid 2874,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
uid 2875,0
va (VaSet
font "Verdana,8,1"
)
xt "50600,60700,53700,61700"
st "gates"
blo "50600,61500"
tm "BdLibraryNameMgr"
)
*147 (Text
uid 2876,0
va (VaSet
font "Verdana,8,1"
)
xt "50600,61700,53500,62700"
st "and5"
blo "50600,62500"
tm "CptNameMgr"
)
*148 (Text
uid 2877,0
va (VaSet
font "Verdana,8,1"
)
xt "50600,62700,53700,63700"
st "U_11"
blo "50600,63500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2878,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2879,0
text (MLText
uid 2880,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "50000,63600,64100,64600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 2881,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,59250,51750,60750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*149 (SaComponent
uid 3068,0
optionalChildren [
*150 (CptPort
uid 3078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3079,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,40625,65000,41375"
)
tg (CPTG
uid 3080,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3081,0
va (VaSet
isHidden 1
)
xt "65000,40400,74500,41600"
st "in1 : std_uLogic"
blo "65000,41400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*151 (CptPort
uid 3082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3083,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,43625,65000,44375"
)
tg (CPTG
uid 3084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3085,0
va (VaSet
isHidden 1
)
xt "65000,43400,74500,44600"
st "in3 : std_uLogic"
blo "65000,44400"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*152 (CptPort
uid 3086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3087,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,41625,65000,42375"
)
tg (CPTG
uid 3088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3089,0
va (VaSet
isHidden 1
)
xt "65000,41250,74500,42450"
st "in2 : std_uLogic"
blo "65000,42250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*153 (CptPort
uid 3090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3091,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "71950,42625,72700,43375"
)
tg (CPTG
uid 3092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3093,0
va (VaSet
isHidden 1
)
xt "61750,42400,71950,43600"
st "out1 : std_uLogic"
ju 2
blo "71950,43400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
)
)
)
*154 (CptPort
uid 3094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3095,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "64250,44625,65000,45375"
)
tg (CPTG
uid 3096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3097,0
va (VaSet
isHidden 1
)
xt "65000,44400,74500,45600"
st "in4 : std_uLogic"
blo "65000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
)
)
)
]
shape (And
uid 3069,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "65000,40000,72000,46000"
)
showPorts 0
oxt "33000,17000,40000,23000"
ttg (MlTextGroup
uid 3070,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
uid 3071,0
va (VaSet
font "Verdana,8,1"
)
xt "65600,45700,68700,46700"
st "gates"
blo "65600,46500"
tm "BdLibraryNameMgr"
)
*156 (Text
uid 3072,0
va (VaSet
font "Verdana,8,1"
)
xt "65600,46700,68500,47700"
st "and4"
blo "65600,47500"
tm "CptNameMgr"
)
*157 (Text
uid 3073,0
va (VaSet
font "Verdana,8,1"
)
xt "65600,47700,68700,48700"
st "U_18"
blo "65600,48500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3074,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3075,0
text (MLText
uid 3076,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "65000,48600,79100,49600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3077,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "65250,44250,66750,45750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*158 (Net
uid 3098,0
decl (Decl
n "out3"
t "std_uLogic"
o 16
suid 48,0
)
declText (MLText
uid 3099,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-5800,39500,-5000"
st "SIGNAL out3       : std_uLogic"
)
)
*159 (Net
uid 3104,0
decl (Decl
n "out4"
t "std_uLogic"
o 17
suid 49,0
)
declText (MLText
uid 3105,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-5000,39500,-4200"
st "SIGNAL out4       : std_uLogic"
)
)
*160 (Net
uid 3110,0
decl (Decl
n "out5"
t "std_uLogic"
o 18
suid 50,0
)
declText (MLText
uid 3111,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-4200,39500,-3400"
st "SIGNAL out5       : std_uLogic"
)
)
*161 (Net
uid 3116,0
decl (Decl
n "out6"
t "std_uLogic"
o 19
suid 51,0
)
declText (MLText
uid 3117,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-3400,39500,-2600"
st "SIGNAL out6       : std_uLogic"
)
)
*162 (SaComponent
uid 3653,0
optionalChildren [
*163 (CptPort
uid 3663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3664,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72250,2625,73000,3375"
)
tg (CPTG
uid 3665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3666,0
va (VaSet
isHidden 1
)
xt "73000,2700,75300,3900"
st "in1"
blo "73000,3700"
)
s (Text
uid 3667,0
va (VaSet
)
xt "73000,3900,73000,3900"
blo "73000,3900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*164 (CptPort
uid 3668,0
optionalChildren [
*165 (Circle
uid 3673,0
va (VaSet
fg "0,65535,0"
)
xt "78000,2625,78750,3375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3669,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "78750,2625,79500,3375"
)
tg (CPTG
uid 3670,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3671,0
va (VaSet
isHidden 1
)
xt "74750,2700,77750,3900"
st "out1"
ju 2
blo "77750,3700"
)
s (Text
uid 3672,0
va (VaSet
)
xt "77750,3900,77750,3900"
ju 2
blo "77750,3900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "73000,0,78000,6000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 3655,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
uid 3656,0
va (VaSet
font "Verdana,8,1"
)
xt "72910,5700,76010,6700"
st "gates"
blo "72910,6500"
tm "BdLibraryNameMgr"
)
*167 (Text
uid 3657,0
va (VaSet
font "Verdana,8,1"
)
xt "72910,6700,77110,7700"
st "inverter"
blo "72910,7500"
tm "CptNameMgr"
)
*168 (Text
uid 3658,0
va (VaSet
font "Verdana,8,1"
)
xt "72910,7700,76010,8700"
st "U_12"
blo "72910,8500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3659,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3660,0
text (MLText
uid 3661,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "73000,8600,87100,9600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3662,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "73250,4250,74750,5750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*169 (Net
uid 3674,0
decl (Decl
n "out8"
t "std_uLogic"
o 19
suid 56,0
)
declText (MLText
uid 3675,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-2600,39500,-1800"
st "SIGNAL out8       : std_uLogic"
)
)
*170 (CommentText
uid 3711,0
shape (Rectangle
uid 3712,0
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "3000,11000,104000,73000"
)
oxt "0,0,15000,5000"
text (MLText
uid 3713,0
va (VaSet
)
xt "46550,11200,60450,12400"
st "
Diviseur de clock Ramp
"
tm "CommentText"
wrapOption 3
visibleHeight 62000
visibleWidth 101000
)
position 3
)
*171 (Net
uid 3811,0
decl (Decl
n "enRamp"
t "std_uLogic"
o 19
suid 59,0
)
declText (MLText
uid 3812,0
va (VaSet
font "Courier New,8,0"
)
xt "23000,-13400,36000,-12600"
st "enRamp     : std_uLogic"
)
)
*172 (Wire
uid 148,0
shape (OrthoPolyLine
uid 149,0
va (VaSet
vasetType 3
)
xt "42000,5000,52000,5000"
pts [
"42000,5000"
"52000,5000"
]
)
start &12
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 153,0
va (VaSet
isHidden 1
)
xt "44000,3800,47400,5000"
st "clock"
blo "44000,4800"
tm "WireNameMgr"
)
)
on &13
)
*173 (Wire
uid 176,0
shape (OrthoPolyLine
uid 177,0
va (VaSet
vasetType 3
)
xt "42000,3000,52000,3000"
pts [
"42000,3000"
"52000,3000"
]
)
start &16
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 181,0
va (VaSet
isHidden 1
)
xt "44000,1800,47300,3000"
st "reset"
blo "44000,2800"
tm "WireNameMgr"
)
)
on &17
)
*174 (Wire
uid 190,0
shape (OrthoPolyLine
uid 191,0
va (VaSet
vasetType 3
)
xt "84000,29000,89335,29000"
pts [
"84000,29000"
"89335,29000"
]
)
start &18
end &61
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 195,0
va (VaSet
isHidden 1
)
xt "85000,27800,89100,29000"
st "restart"
blo "85000,28800"
tm "WireNameMgr"
)
)
on &19
)
*175 (Wire
uid 204,0
shape (OrthoPolyLine
uid 205,0
va (VaSet
vasetType 3
)
xt "82000,50667,82000,59000"
pts [
"82000,59000"
"82000,50667"
]
)
start &20
end &26
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 209,0
va (VaSet
isHidden 1
)
xt "84000,57800,89400,59000"
st "testMode"
blo "84000,58800"
tm "WireNameMgr"
)
)
on &21
)
*176 (Wire
uid 419,0
shape (OrthoPolyLine
uid 420,0
va (VaSet
vasetType 3
)
xt "96000,31000,102000,31000"
pts [
"96000,31000"
"102000,31000"
]
)
start &63
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 423,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 424,0
va (VaSet
)
xt "97000,29800,101800,31000"
st "remise0"
blo "97000,30800"
tm "WireNameMgr"
)
s (Text
uid 630,0
va (VaSet
)
xt "97000,31000,97000,31000"
blo "97000,31000"
tm "SignalTypeMgr"
)
)
on &67
)
*177 (Wire
uid 427,0
shape (OrthoPolyLine
uid 428,0
va (VaSet
vasetType 3
)
xt "7000,24000,15250,24000"
pts [
"7000,24000"
"15250,24000"
]
)
end &34
es 0
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 433,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 434,0
va (VaSet
)
xt "10000,22800,14800,24000"
st "remise0"
blo "10000,23800"
tm "WireNameMgr"
)
s (Text
uid 435,0
va (VaSet
)
xt "10000,24000,10000,24000"
blo "10000,24000"
tm "SignalTypeMgr"
)
)
on &67
)
*178 (Wire
uid 436,0
shape (OrthoPolyLine
uid 437,0
va (VaSet
vasetType 3
)
xt "7000,43000,15250,43000"
pts [
"7000,43000"
"15250,43000"
]
)
end &44
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 442,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 443,0
va (VaSet
)
xt "10000,41800,14800,43000"
st "remise0"
blo "10000,42800"
tm "WireNameMgr"
)
s (Text
uid 444,0
va (VaSet
)
xt "10000,43000,10000,43000"
blo "10000,43000"
tm "SignalTypeMgr"
)
)
on &67
)
*179 (Wire
uid 445,0
shape (OrthoPolyLine
uid 446,0
va (VaSet
vasetType 3
)
xt "7000,63000,15250,63000"
pts [
"7000,63000"
"15250,63000"
]
)
end &54
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 451,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 452,0
va (VaSet
)
xt "10000,61800,14800,63000"
st "remise0"
blo "10000,62800"
tm "WireNameMgr"
)
s (Text
uid 453,0
va (VaSet
)
xt "10000,63000,10000,63000"
blo "10000,63000"
tm "SignalTypeMgr"
)
)
on &67
)
*180 (Wire
uid 456,0
shape (OrthoPolyLine
uid 457,0
va (VaSet
vasetType 3
)
xt "28750,28000,33000,28000"
pts [
"28750,28000"
"33000,28000"
]
)
start &33
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "29000,26800,32200,28000"
st "en_1"
blo "29000,27800"
tm "WireNameMgr"
)
)
on &68
)
*181 (Wire
uid 464,0
shape (OrthoPolyLine
uid 465,0
va (VaSet
vasetType 3
)
xt "10750,40000,15250,40000"
pts [
"10750,40000"
"15250,40000"
]
)
end &42
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 471,0
va (VaSet
)
xt "12000,38800,15200,40000"
st "en_1"
blo "12000,39800"
tm "WireNameMgr"
)
)
on &68
)
*182 (Wire
uid 474,0
shape (OrthoPolyLine
uid 475,0
va (VaSet
vasetType 3
)
xt "28750,47000,33000,47000"
pts [
"28750,47000"
"33000,47000"
]
)
start &43
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 479,0
va (VaSet
)
xt "30000,45800,33200,47000"
st "en_2"
blo "30000,46800"
tm "WireNameMgr"
)
)
on &69
)
*183 (Wire
uid 482,0
shape (OrthoPolyLine
uid 483,0
va (VaSet
vasetType 3
)
xt "11000,60000,15250,60000"
pts [
"11000,60000"
"15250,60000"
]
)
end &52
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 489,0
va (VaSet
)
xt "12000,58800,15200,60000"
st "en_2"
blo "12000,59800"
tm "WireNameMgr"
)
)
on &69
)
*184 (Wire
uid 498,0
optionalChildren [
*185 (Ripper
uid 3911,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,24000"
"37000,23000"
]
uid 3912,0
va (VaSet
vasetType 3
)
xt "37000,23000,38000,24000"
)
)
*186 (Ripper
uid 3917,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,43000"
"37000,42000"
]
uid 3918,0
va (VaSet
vasetType 3
)
xt "37000,42000,38000,43000"
)
)
*187 (Ripper
uid 3923,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,63000"
"37000,62000"
]
uid 3924,0
va (VaSet
vasetType 3
)
xt "37000,62000,38000,63000"
)
)
*188 (Ripper
uid 3929,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,26000"
"39000,27000"
]
uid 3930,0
va (VaSet
vasetType 3
)
xt "38000,26000,39000,27000"
)
)
*189 (Ripper
uid 3935,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,27000"
"39000,28000"
]
uid 3936,0
va (VaSet
vasetType 3
)
xt "38000,27000,39000,28000"
)
)
*190 (Ripper
uid 3941,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,28000"
"39000,29000"
]
uid 3942,0
va (VaSet
vasetType 3
)
xt "38000,28000,39000,29000"
)
)
*191 (Ripper
uid 3947,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,29000"
"39000,30000"
]
uid 3948,0
va (VaSet
vasetType 3
)
xt "38000,29000,39000,30000"
)
)
*192 (Ripper
uid 3953,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,30000"
"39000,31000"
]
uid 3954,0
va (VaSet
vasetType 3
)
xt "38000,30000,39000,31000"
)
)
*193 (Ripper
uid 3959,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,35000"
"39000,36000"
]
uid 3960,0
va (VaSet
vasetType 3
)
xt "38000,35000,39000,36000"
)
)
*194 (Ripper
uid 3965,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,36000"
"39000,37000"
]
uid 3966,0
va (VaSet
vasetType 3
)
xt "38000,36000,39000,37000"
)
)
*195 (Ripper
uid 3971,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,37000"
"39000,38000"
]
uid 3972,0
va (VaSet
vasetType 3
)
xt "38000,37000,39000,38000"
)
)
*196 (Ripper
uid 3977,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,38000"
"39000,39000"
]
uid 3978,0
va (VaSet
vasetType 3
)
xt "38000,38000,39000,39000"
)
)
*197 (Ripper
uid 3983,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,39000"
"39000,40000"
]
uid 3984,0
va (VaSet
vasetType 3
)
xt "38000,39000,39000,40000"
)
)
*198 (Ripper
uid 3989,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,45000"
"39000,46000"
]
uid 3990,0
va (VaSet
vasetType 3
)
xt "38000,45000,39000,46000"
)
)
*199 (Ripper
uid 3995,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,46000"
"39000,47000"
]
uid 3996,0
va (VaSet
vasetType 3
)
xt "38000,46000,39000,47000"
)
)
*200 (Ripper
uid 4001,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,47000"
"39000,48000"
]
uid 4002,0
va (VaSet
vasetType 3
)
xt "38000,47000,39000,48000"
)
)
*201 (Ripper
uid 4007,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,48000"
"39000,49000"
]
uid 4008,0
va (VaSet
vasetType 3
)
xt "38000,48000,39000,49000"
)
)
*202 (Ripper
uid 4013,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,49000"
"39000,50000"
]
uid 4014,0
va (VaSet
vasetType 3
)
xt "38000,49000,39000,50000"
)
)
*203 (Ripper
uid 4019,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,55000"
"39000,56000"
]
uid 4020,0
va (VaSet
vasetType 3
)
xt "38000,55000,39000,56000"
)
)
*204 (Ripper
uid 4025,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,56000"
"39000,57000"
]
uid 4026,0
va (VaSet
vasetType 3
)
xt "38000,56000,39000,57000"
)
)
*205 (Ripper
uid 4031,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,57000"
"39000,58000"
]
uid 4032,0
va (VaSet
vasetType 3
)
xt "38000,57000,39000,58000"
)
)
*206 (Ripper
uid 4037,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,58000"
"39000,59000"
]
uid 4038,0
va (VaSet
vasetType 3
)
xt "38000,58000,39000,59000"
)
)
*207 (Ripper
uid 4043,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"38000,59000"
"39000,60000"
]
uid 4044,0
va (VaSet
vasetType 3
)
xt "38000,59000,39000,60000"
)
)
]
shape (OrthoPolyLine
uid 499,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,20000,38000,72000"
pts [
"38000,20000"
"38000,72000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 505,0
ro 270
va (VaSet
)
xt "36800,26600,38000,38000"
st "counterBus : (23:0)"
blo "37800,38000"
tm "WireNameMgr"
)
)
on &70
)
*208 (Wire
uid 545,0
shape (OrthoPolyLine
uid 546,0
va (VaSet
vasetType 3
)
xt "8000,18000,15250,21000"
pts [
"8000,18000"
"8000,21000"
"15250,21000"
]
)
start &72
end &32
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 547,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 548,0
ro 270
va (VaSet
isHidden 1
)
xt "6800,15600,8000,20000"
st "logic_1"
blo "7800,20000"
tm "WireNameMgr"
)
s (Text
uid 649,0
ro 270
va (VaSet
isHidden 1
)
xt "8000,20000,8000,20000"
blo "8000,20000"
tm "SignalTypeMgr"
)
)
on &76
)
*209 (Wire
uid 551,0
shape (OrthoPolyLine
uid 552,0
va (VaSet
vasetType 3
)
xt "10000,27000,15250,27000"
pts [
"15250,27000"
"10000,27000"
]
)
start &31
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 556,0
va (VaSet
)
xt "11000,25800,14400,27000"
st "clock"
blo "11000,26800"
tm "WireNameMgr"
)
)
on &13
)
*210 (Wire
uid 559,0
shape (OrthoPolyLine
uid 560,0
va (VaSet
vasetType 3
)
xt "10000,29000,15250,29000"
pts [
"15250,29000"
"10000,29000"
]
)
start &35
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 564,0
va (VaSet
)
xt "11000,27800,14300,29000"
st "reset"
blo "11000,28800"
tm "WireNameMgr"
)
)
on &17
)
*211 (Wire
uid 567,0
shape (OrthoPolyLine
uid 568,0
va (VaSet
vasetType 3
)
xt "10000,46000,15250,46000"
pts [
"15250,46000"
"10000,46000"
]
)
start &41
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 572,0
va (VaSet
)
xt "11000,44800,14400,46000"
st "clock"
blo "11000,45800"
tm "WireNameMgr"
)
)
on &13
)
*212 (Wire
uid 575,0
shape (OrthoPolyLine
uid 576,0
va (VaSet
vasetType 3
)
xt "10000,48000,15250,48000"
pts [
"15250,48000"
"10000,48000"
]
)
start &45
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
va (VaSet
)
xt "11250,46800,14550,48000"
st "reset"
blo "11250,47800"
tm "WireNameMgr"
)
)
on &17
)
*213 (Wire
uid 583,0
shape (OrthoPolyLine
uid 584,0
va (VaSet
vasetType 3
)
xt "11000,66000,15250,66000"
pts [
"15250,66000"
"11000,66000"
]
)
start &51
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 588,0
va (VaSet
)
xt "11250,64800,14650,66000"
st "clock"
blo "11250,65800"
tm "WireNameMgr"
)
)
on &13
)
*214 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
)
xt "11000,68000,15250,68000"
pts [
"15250,68000"
"11000,68000"
]
)
start &55
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 596,0
va (VaSet
)
xt "11250,66800,14550,68000"
st "reset"
blo "11250,67800"
tm "WireNameMgr"
)
)
on &17
)
*215 (Wire
uid 836,0
shape (OrthoPolyLine
uid 837,0
va (VaSet
vasetType 3
)
xt "95950,-11000,101000,-9000"
pts [
"95950,-11000"
"98000,-11000"
"98000,-9000"
"101000,-9000"
]
)
start &81
end &100
sat 32
eat 32
sf 1
tg (WTG
uid 838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 839,0
va (VaSet
isHidden 1
)
xt "97950,-12200,108150,-11000"
st "out1 : std_uLogic"
blo "97950,-11200"
tm "WireNameMgr"
)
)
on &106
)
*216 (Wire
uid 842,0
shape (OrthoPolyLine
uid 843,0
va (VaSet
vasetType 3
)
xt "95950,-5000,101000,-3000"
pts [
"95950,-3000"
"98000,-3000"
"98000,-5000"
"101000,-5000"
]
)
start &93
end &101
sat 32
eat 32
sf 1
tg (WTG
uid 844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 845,0
va (VaSet
isHidden 1
)
xt "97950,-4200,108150,-3000"
st "out2 : std_uLogic"
blo "97950,-3200"
tm "WireNameMgr"
)
)
on &107
)
*217 (Wire
uid 848,0
shape (OrthoPolyLine
uid 849,0
va (VaSet
vasetType 3
)
xt "107950,-7000,113000,-7000"
pts [
"107950,-7000"
"113000,-7000"
]
)
start &102
sat 32
eat 16
sf 1
si 0
tg (WTG
uid 852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 853,0
va (VaSet
)
xt "109950,-8200,122450,-7000"
st "testOut : std_uLogic"
blo "109950,-7200"
tm "WireNameMgr"
)
)
on &108
)
*218 (Wire
uid 1751,0
shape (OrthoPolyLine
uid 1752,0
va (VaSet
vasetType 3
)
xt "75000,49000,79000,49000"
pts [
"75000,49000"
"79000,49000"
]
)
end &24
sat 16
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1753,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1754,0
va (VaSet
)
xt "74000,47800,78600,49000"
st "testOut"
blo "74000,48800"
tm "WireNameMgr"
)
s (Text
uid 1842,0
va (VaSet
)
xt "74000,49000,74000,49000"
blo "74000,49000"
tm "SignalTypeMgr"
)
)
on &108
)
*219 (Wire
uid 3100,0
shape (OrthoPolyLine
uid 3101,0
va (VaSet
vasetType 3
)
xt "56950,29000,65000,41000"
pts [
"56950,29000"
"63000,29000"
"63000,41000"
"65000,41000"
]
)
start &113
end &150
sat 32
eat 32
sf 1
tg (WTG
uid 3102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3103,0
va (VaSet
isHidden 1
)
xt "58950,27800,69150,29000"
st "out3 : std_uLogic"
blo "58950,28800"
tm "WireNameMgr"
)
)
on &158
)
*220 (Wire
uid 3106,0
shape (OrthoPolyLine
uid 3107,0
va (VaSet
vasetType 3
)
xt "56950,38000,65000,42000"
pts [
"56950,38000"
"60000,38000"
"60000,42000"
"65000,42000"
]
)
start &123
end &152
sat 32
eat 32
sf 1
tg (WTG
uid 3108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3109,0
va (VaSet
isHidden 1
)
xt "58950,36800,69150,38000"
st "out4 : std_uLogic"
blo "58950,37800"
tm "WireNameMgr"
)
)
on &159
)
*221 (Wire
uid 3112,0
shape (OrthoPolyLine
uid 3113,0
va (VaSet
vasetType 3
)
xt "56950,44000,65000,48000"
pts [
"56950,48000"
"60000,48000"
"60000,44000"
"65000,44000"
]
)
start &133
end &151
sat 32
eat 32
sf 1
tg (WTG
uid 3114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3115,0
va (VaSet
isHidden 1
)
xt "58950,46800,69150,48000"
st "out5 : std_uLogic"
blo "58950,47800"
tm "WireNameMgr"
)
)
on &160
)
*222 (Wire
uid 3118,0
shape (OrthoPolyLine
uid 3119,0
va (VaSet
vasetType 3
)
xt "56950,45000,65000,58000"
pts [
"56950,58000"
"63000,58000"
"63000,45000"
"65000,45000"
]
)
start &143
end &154
sat 32
eat 32
sf 1
tg (WTG
uid 3120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3121,0
va (VaSet
isHidden 1
)
xt "58950,56800,69150,58000"
st "out6 : std_uLogic"
blo "58950,57800"
tm "WireNameMgr"
)
)
on &161
)
*223 (Wire
uid 3676,0
shape (OrthoPolyLine
uid 3677,0
va (VaSet
vasetType 3
)
xt "78750,-4000,88250,3000"
pts [
"78750,3000"
"83000,3000"
"83000,-4000"
"88250,-4000"
]
)
start &164
end &91
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 3678,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3679,0
va (VaSet
isHidden 1
)
xt "80750,1800,83750,3000"
st "out8"
blo "80750,2800"
tm "WireNameMgr"
)
s (Text
uid 3791,0
va (VaSet
isHidden 1
)
xt "80750,3000,80750,3000"
blo "80750,3000"
tm "SignalTypeMgr"
)
)
on &169
)
*224 (Wire
uid 3696,0
shape (OrthoPolyLine
uid 3697,0
va (VaSet
vasetType 3
)
xt "71950,43000,79000,43000"
pts [
"71950,43000"
"79000,43000"
]
)
start &153
end &23
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3699,0
va (VaSet
isHidden 1
)
xt "76950,41800,81050,43000"
st "enReal"
blo "76950,42800"
tm "WireNameMgr"
)
)
on &15
)
*225 (Wire
uid 3813,0
optionalChildren [
*226 (BdJunction
uid 4057,0
ps "OnConnectorStrategy"
shape (Circle
uid 4058,0
va (VaSet
vasetType 1
)
xt "85600,45600,86400,46400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3814,0
va (VaSet
vasetType 3
)
xt "85000,46000,92000,46000"
pts [
"85000,46000"
"92000,46000"
]
)
start &25
end &14
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 3815,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3816,0
va (VaSet
isHidden 1
)
xt "87000,44800,91700,46000"
st "enRamp"
blo "87000,45800"
tm "WireNameMgr"
)
s (Text
uid 3900,0
va (VaSet
isHidden 1
)
xt "87000,46000,87000,46000"
blo "87000,46000"
tm "SignalTypeMgr"
)
)
on &171
)
*227 (Wire
uid 3907,0
shape (OrthoPolyLine
uid 3908,0
va (VaSet
vasetType 3
)
xt "28750,23000,37000,23000"
pts [
"28750,23000"
"37000,23000"
]
)
start &36
end &185
sat 32
eat 32
sl "(7 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3910,0
va (VaSet
)
xt "30750,21800,40450,23000"
st "counterBus(7:0)"
blo "30750,22800"
tm "WireNameMgr"
)
)
on &70
)
*228 (Wire
uid 3913,0
shape (OrthoPolyLine
uid 3914,0
va (VaSet
vasetType 3
)
xt "28750,42000,37000,42000"
pts [
"28750,42000"
"37000,42000"
]
)
start &46
end &186
sat 32
eat 32
sl "(15 DOWNTO 8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3916,0
va (VaSet
)
xt "30750,40800,41150,42000"
st "counterBus(15:8)"
blo "30750,41800"
tm "WireNameMgr"
)
)
on &70
)
*229 (Wire
uid 3919,0
shape (OrthoPolyLine
uid 3920,0
va (VaSet
vasetType 3
)
xt "28750,62000,37000,62000"
pts [
"28750,62000"
"37000,62000"
]
)
start &56
end &187
sat 32
eat 32
sl "(23 DOWNTO 16)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3922,0
va (VaSet
)
xt "30750,60800,41850,62000"
st "counterBus(23:16)"
blo "30750,61800"
tm "WireNameMgr"
)
)
on &70
)
*230 (Wire
uid 3925,0
shape (OrthoPolyLine
uid 3926,0
va (VaSet
vasetType 3
)
xt "39000,27000,50000,27000"
pts [
"50000,27000"
"39000,27000"
]
)
start &110
end &188
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3928,0
va (VaSet
)
xt "40000,25800,48600,27000"
st "counterBus(0)"
blo "40000,26800"
tm "WireNameMgr"
)
)
on &70
)
*231 (Wire
uid 3931,0
shape (OrthoPolyLine
uid 3932,0
va (VaSet
vasetType 3
)
xt "39000,28000,50000,28000"
pts [
"50000,28000"
"39000,28000"
]
)
start &112
end &189
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3934,0
va (VaSet
)
xt "40000,26800,48600,28000"
st "counterBus(1)"
blo "40000,27800"
tm "WireNameMgr"
)
)
on &70
)
*232 (Wire
uid 3937,0
shape (OrthoPolyLine
uid 3938,0
va (VaSet
vasetType 3
)
xt "39000,29000,50000,29000"
pts [
"50000,29000"
"39000,29000"
]
)
start &111
end &190
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3940,0
va (VaSet
)
xt "40000,27800,48600,29000"
st "counterBus(2)"
blo "40000,28800"
tm "WireNameMgr"
)
)
on &70
)
*233 (Wire
uid 3943,0
shape (OrthoPolyLine
uid 3944,0
va (VaSet
vasetType 3
)
xt "39000,30000,50000,30000"
pts [
"50000,30000"
"39000,30000"
]
)
start &114
end &191
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3946,0
va (VaSet
)
xt "40000,28800,48600,30000"
st "counterBus(3)"
blo "40000,29800"
tm "WireNameMgr"
)
)
on &70
)
*234 (Wire
uid 3949,0
shape (OrthoPolyLine
uid 3950,0
va (VaSet
vasetType 3
)
xt "39000,31000,50000,31000"
pts [
"50000,31000"
"39000,31000"
]
)
start &115
end &192
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3952,0
va (VaSet
)
xt "40000,29800,48600,31000"
st "counterBus(4)"
blo "40000,30800"
tm "WireNameMgr"
)
)
on &70
)
*235 (Wire
uid 3955,0
shape (OrthoPolyLine
uid 3956,0
va (VaSet
vasetType 3
)
xt "39000,36000,50000,36000"
pts [
"50000,36000"
"39000,36000"
]
)
start &120
end &193
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3958,0
va (VaSet
)
xt "40000,34800,48600,36000"
st "counterBus(5)"
blo "40000,35800"
tm "WireNameMgr"
)
)
on &70
)
*236 (Wire
uid 3961,0
shape (OrthoPolyLine
uid 3962,0
va (VaSet
vasetType 3
)
xt "39000,37000,50000,37000"
pts [
"50000,37000"
"39000,37000"
]
)
start &122
end &194
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3964,0
va (VaSet
)
xt "40000,35800,48600,37000"
st "counterBus(6)"
blo "40000,36800"
tm "WireNameMgr"
)
)
on &70
)
*237 (Wire
uid 3967,0
shape (OrthoPolyLine
uid 3968,0
va (VaSet
vasetType 3
)
xt "39000,38000,50000,38000"
pts [
"50000,38000"
"39000,38000"
]
)
start &121
end &195
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3970,0
va (VaSet
)
xt "40000,36800,48600,38000"
st "counterBus(7)"
blo "40000,37800"
tm "WireNameMgr"
)
)
on &70
)
*238 (Wire
uid 3973,0
shape (OrthoPolyLine
uid 3974,0
va (VaSet
vasetType 3
)
xt "39000,39000,50000,39000"
pts [
"50000,39000"
"39000,39000"
]
)
start &124
end &196
sat 32
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3975,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3976,0
va (VaSet
)
xt "40000,37800,48600,39000"
st "counterBus(8)"
blo "40000,38800"
tm "WireNameMgr"
)
)
on &70
)
*239 (Wire
uid 3979,0
shape (OrthoPolyLine
uid 3980,0
va (VaSet
vasetType 3
)
xt "39000,40000,50000,40000"
pts [
"50000,40000"
"39000,40000"
]
)
start &125
end &197
sat 32
eat 32
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3982,0
va (VaSet
)
xt "40000,38800,48600,40000"
st "counterBus(9)"
blo "40000,39800"
tm "WireNameMgr"
)
)
on &70
)
*240 (Wire
uid 3985,0
shape (OrthoPolyLine
uid 3986,0
va (VaSet
vasetType 3
)
xt "39000,46000,50000,46000"
pts [
"50000,46000"
"39000,46000"
]
)
start &130
end &198
sat 32
eat 32
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3988,0
va (VaSet
)
xt "40000,44800,49300,46000"
st "counterBus(10)"
blo "40000,45800"
tm "WireNameMgr"
)
)
on &70
)
*241 (Wire
uid 3991,0
shape (OrthoPolyLine
uid 3992,0
va (VaSet
vasetType 3
)
xt "39000,47000,50000,47000"
pts [
"50000,47000"
"39000,47000"
]
)
start &132
end &199
sat 32
eat 32
sl "(11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3994,0
va (VaSet
)
xt "40000,45800,49300,47000"
st "counterBus(11)"
blo "40000,46800"
tm "WireNameMgr"
)
)
on &70
)
*242 (Wire
uid 3997,0
shape (OrthoPolyLine
uid 3998,0
va (VaSet
vasetType 3
)
xt "39000,48000,50000,48000"
pts [
"50000,48000"
"39000,48000"
]
)
start &131
end &200
sat 32
eat 32
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4000,0
va (VaSet
)
xt "40000,46800,49300,48000"
st "counterBus(12)"
blo "40000,47800"
tm "WireNameMgr"
)
)
on &70
)
*243 (Wire
uid 4003,0
shape (OrthoPolyLine
uid 4004,0
va (VaSet
vasetType 3
)
xt "39000,49000,50000,49000"
pts [
"50000,49000"
"39000,49000"
]
)
start &134
end &201
sat 32
eat 32
sl "(13)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4005,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4006,0
va (VaSet
)
xt "40000,47800,49300,49000"
st "counterBus(13)"
blo "40000,48800"
tm "WireNameMgr"
)
)
on &70
)
*244 (Wire
uid 4009,0
shape (OrthoPolyLine
uid 4010,0
va (VaSet
vasetType 3
)
xt "39000,50000,50000,50000"
pts [
"50000,50000"
"39000,50000"
]
)
start &135
end &202
sat 32
eat 32
sl "(14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4012,0
va (VaSet
)
xt "40000,48800,49300,50000"
st "counterBus(14)"
blo "40000,49800"
tm "WireNameMgr"
)
)
on &70
)
*245 (Wire
uid 4015,0
shape (OrthoPolyLine
uid 4016,0
va (VaSet
vasetType 3
)
xt "39000,56000,50000,56000"
pts [
"50000,56000"
"39000,56000"
]
)
start &140
end &203
sat 32
eat 32
sl "(15)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4018,0
va (VaSet
)
xt "40000,54800,49300,56000"
st "counterBus(15)"
blo "40000,55800"
tm "WireNameMgr"
)
)
on &70
)
*246 (Wire
uid 4021,0
shape (OrthoPolyLine
uid 4022,0
va (VaSet
vasetType 3
)
xt "39000,57000,50000,57000"
pts [
"50000,57000"
"39000,57000"
]
)
start &142
end &204
sat 32
eat 32
sl "(16)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4024,0
va (VaSet
)
xt "40000,55800,49300,57000"
st "counterBus(16)"
blo "40000,56800"
tm "WireNameMgr"
)
)
on &70
)
*247 (Wire
uid 4027,0
shape (OrthoPolyLine
uid 4028,0
va (VaSet
vasetType 3
)
xt "39000,58000,50000,58000"
pts [
"50000,58000"
"39000,58000"
]
)
start &141
end &205
sat 32
eat 32
sl "(17)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4030,0
va (VaSet
)
xt "40000,56800,49300,58000"
st "counterBus(17)"
blo "40000,57800"
tm "WireNameMgr"
)
)
on &70
)
*248 (Wire
uid 4033,0
shape (OrthoPolyLine
uid 4034,0
va (VaSet
vasetType 3
)
xt "39000,59000,50000,59000"
pts [
"50000,59000"
"39000,59000"
]
)
start &144
end &206
sat 32
eat 32
sl "(18)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4036,0
va (VaSet
)
xt "40000,57800,49300,59000"
st "counterBus(18)"
blo "40000,58800"
tm "WireNameMgr"
)
)
on &70
)
*249 (Wire
uid 4039,0
shape (OrthoPolyLine
uid 4040,0
va (VaSet
vasetType 3
)
xt "39000,60000,50000,60000"
pts [
"50000,60000"
"39000,60000"
]
)
start &145
end &207
sat 32
eat 32
sl "(19)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4042,0
va (VaSet
)
xt "40000,58800,49300,60000"
st "counterBus(19)"
blo "40000,59800"
tm "WireNameMgr"
)
)
on &70
)
*250 (Wire
uid 4053,0
shape (OrthoPolyLine
uid 4054,0
va (VaSet
vasetType 3
)
xt "86000,33000,89334,46000"
pts [
"86000,46000"
"86000,33000"
"89334,33000"
]
)
start &226
end &62
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4056,0
va (VaSet
)
xt "83334,31800,88034,33000"
st "enRamp"
blo "83334,32800"
tm "WireNameMgr"
)
)
on &171
)
*251 (Wire
uid 4059,0
optionalChildren [
*252 (Ripper
uid 4117,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"68000,-12000"
"67000,-13000"
]
uid 4118,0
va (VaSet
vasetType 3
)
xt "67000,-13000,68000,-12000"
)
)
*253 (Ripper
uid 4123,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"68000,-13000"
"69000,-12000"
]
uid 4124,0
va (VaSet
vasetType 3
)
xt "68000,-13000,69000,-12000"
)
)
*254 (Ripper
uid 4129,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"68000,-11000"
"69000,-10000"
]
uid 4130,0
va (VaSet
vasetType 3
)
xt "68000,-11000,69000,-10000"
)
)
*255 (Ripper
uid 4135,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"68000,-10000"
"69000,-9000"
]
uid 4136,0
va (VaSet
vasetType 3
)
xt "68000,-10000,69000,-9000"
)
)
*256 (Ripper
uid 4141,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"68000,-6000"
"69000,-5000"
]
uid 4142,0
va (VaSet
vasetType 3
)
xt "68000,-6000,69000,-5000"
)
)
*257 (Ripper
uid 4147,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"68000,-5000"
"69000,-4000"
]
uid 4148,0
va (VaSet
vasetType 3
)
xt "68000,-5000,69000,-4000"
)
)
*258 (Ripper
uid 4153,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"68000,-3000"
"69000,-2000"
]
uid 4154,0
va (VaSet
vasetType 3
)
xt "68000,-3000,69000,-2000"
)
)
*259 (Ripper
uid 4159,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"68000,-2000"
"69000,-1000"
]
uid 4160,0
va (VaSet
vasetType 3
)
xt "68000,-2000,69000,-1000"
)
)
]
shape (OrthoPolyLine
uid 4060,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68000,-16000,68000,1000"
pts [
"68000,-16000"
"68000,1000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4066,0
ro 270
va (VaSet
)
xt "66800,-9400,68000,2000"
st "counterBus : (23:0)"
blo "67800,2000"
tm "WireNameMgr"
)
)
on &70
)
*260 (Wire
uid 4113,0
shape (OrthoPolyLine
uid 4114,0
va (VaSet
vasetType 3
)
xt "67000,-13000,89000,-13000"
pts [
"89000,-13000"
"67000,-13000"
]
)
start &78
end &252
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4116,0
va (VaSet
)
xt "79000,-14200,87600,-13000"
st "counterBus(0)"
blo "79000,-13200"
tm "WireNameMgr"
)
)
on &70
)
*261 (Wire
uid 4119,0
shape (OrthoPolyLine
uid 4120,0
va (VaSet
vasetType 3
)
xt "69000,-12000,89000,-12000"
pts [
"89000,-12000"
"69000,-12000"
]
)
start &80
end &253
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4122,0
va (VaSet
)
xt "79000,-13200,87600,-12000"
st "counterBus(1)"
blo "79000,-12200"
tm "WireNameMgr"
)
)
on &70
)
*262 (Wire
uid 4125,0
shape (OrthoPolyLine
uid 4126,0
va (VaSet
vasetType 3
)
xt "69000,-10000,89000,-10000"
pts [
"89000,-10000"
"69000,-10000"
]
)
start &79
end &254
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4128,0
va (VaSet
)
xt "79000,-11200,87600,-10000"
st "counterBus(2)"
blo "79000,-10200"
tm "WireNameMgr"
)
)
on &70
)
*263 (Wire
uid 4131,0
shape (OrthoPolyLine
uid 4132,0
va (VaSet
vasetType 3
)
xt "69000,-9000,89000,-9000"
pts [
"89000,-9000"
"69000,-9000"
]
)
start &82
end &255
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4134,0
va (VaSet
)
xt "79000,-10200,87600,-9000"
st "counterBus(3)"
blo "79000,-9200"
tm "WireNameMgr"
)
)
on &70
)
*264 (Wire
uid 4137,0
shape (OrthoPolyLine
uid 4138,0
va (VaSet
vasetType 3
)
xt "69000,-5000,88250,-5000"
pts [
"88250,-5000"
"69000,-5000"
]
)
start &87
end &256
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4140,0
va (VaSet
)
xt "78250,-6200,86850,-5000"
st "counterBus(4)"
blo "78250,-5200"
tm "WireNameMgr"
)
)
on &70
)
*265 (Wire
uid 4143,0
shape (OrthoPolyLine
uid 4144,0
va (VaSet
vasetType 3
)
xt "69000,-4000,73000,3000"
pts [
"73000,3000"
"71000,3000"
"71000,-4000"
"69000,-4000"
]
)
start &163
end &257
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4146,0
va (VaSet
)
xt "65000,4800,73600,6000"
st "counterBus(5)"
blo "65000,5800"
tm "WireNameMgr"
)
)
on &70
)
*266 (Wire
uid 4149,0
shape (OrthoPolyLine
uid 4150,0
va (VaSet
vasetType 3
)
xt "69000,-2000,88250,-2000"
pts [
"88250,-2000"
"69000,-2000"
]
)
start &89
end &258
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4152,0
va (VaSet
)
xt "78250,-3200,86850,-2000"
st "counterBus(6)"
blo "78250,-2200"
tm "WireNameMgr"
)
)
on &70
)
*267 (Wire
uid 4155,0
shape (OrthoPolyLine
uid 4156,0
va (VaSet
vasetType 3
)
xt "69000,-1000,88250,-1000"
pts [
"88250,-1000"
"69000,-1000"
]
)
start &94
end &259
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4158,0
va (VaSet
)
xt "78250,-2200,86850,-1000"
st "counterBus(7)"
blo "78250,-1200"
tm "WireNameMgr"
)
)
on &70
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *268 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*269 (Text
uid 42,0
va (VaSet
font "Verdana,9,1"
)
xt "2000,-18200,9600,-17000"
st "Package List"
blo "2000,-17200"
)
*270 (MLText
uid 43,0
va (VaSet
)
xt "2000,-17000,19500,-11000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*271 (Text
uid 45,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*272 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*273 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*274 (Text
uid 48,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*275 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*276 (Text
uid 50,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*277 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1537,864"
viewArea "35041,-18720,117142,27442"
cachedDiagramExtent "2000,-19000,122450,81000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-17000,0"
lastUid 4160,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*278 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*279 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*280 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*281 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*282 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*283 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*284 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*285 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*286 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*287 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*288 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*289 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*290 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*291 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*292 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*293 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*294 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*295 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*296 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*297 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*298 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "21000,-19000,28400,-17800"
st "Declarations"
blo "21000,-18000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "21000,-17800,24700,-16600"
st "Ports:"
blo "21000,-16800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "21000,-19000,26200,-17800"
st "Pre User:"
blo "21000,-18000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "21000,-19000,21000,-19000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "21000,-12600,30500,-11400"
st "Diagram Signals:"
blo "21000,-11600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "21000,-19000,27400,-17800"
st "Post User:"
blo "21000,-18000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "21000,-19000,21000,-19000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 59,0
usingSuid 1
emptyRow *299 (LEmptyRow
)
uid 54,0
optionalChildren [
*300 (RefLabelRowHdr
)
*301 (TitleRowHdr
)
*302 (FilterRowHdr
)
*303 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*304 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*305 (GroupColHdr
tm "GroupColHdrMgr"
)
*306 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*307 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*308 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*309 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*310 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*311 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*312 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 133,0
)
*313 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "enReal"
t "std_uLogic"
o 5
suid 2,0
)
)
uid 135,0
)
*314 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
uid 137,0
)
*315 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "restart"
t "std_ulogic"
o 3
suid 4,0
)
)
uid 139,0
)
*316 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "testMode"
t "std_uLogic"
o 4
suid 5,0
)
)
uid 141,0
)
*317 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "remise0"
t "std_uLogic"
o 21
suid 8,0
)
)
uid 490,0
)
*318 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "en_1"
t "std_ulogic"
o 7
suid 10,0
)
)
uid 492,0
)
*319 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "en_2"
t "std_ulogic"
o 8
suid 12,0
)
)
uid 494,0
)
*320 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "counterBus"
t "unsigned"
b "(23 DOWNTO 0)"
o 6
suid 14,0
)
)
uid 526,0
)
*321 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 10
suid 15,0
)
)
uid 597,0
)
*322 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 11
suid 24,0
)
)
uid 1004,0
)
*323 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out2"
t "std_uLogic"
o 13
suid 25,0
)
)
uid 1006,0
)
*324 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testOut"
t "std_uLogic"
o 22
suid 27,0
)
)
uid 1008,0
)
*325 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out3"
t "std_uLogic"
o 16
suid 48,0
)
)
uid 3136,0
)
*326 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out4"
t "std_uLogic"
o 17
suid 49,0
)
)
uid 3138,0
)
*327 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out5"
t "std_uLogic"
o 18
suid 50,0
)
)
uid 3140,0
)
*328 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out6"
t "std_uLogic"
o 19
suid 51,0
)
)
uid 3142,0
)
*329 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out8"
t "std_uLogic"
o 19
suid 56,0
)
)
uid 3688,0
)
*330 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "enRamp"
t "std_uLogic"
o 19
suid 59,0
)
)
uid 3817,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*331 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *332 (MRCItem
litem &299
pos 19
dimension 20
)
uid 69,0
optionalChildren [
*333 (MRCItem
litem &300
pos 0
dimension 20
uid 70,0
)
*334 (MRCItem
litem &301
pos 1
dimension 23
uid 71,0
)
*335 (MRCItem
litem &302
pos 2
hidden 1
dimension 20
uid 72,0
)
*336 (MRCItem
litem &312
pos 0
dimension 20
uid 132,0
)
*337 (MRCItem
litem &313
pos 1
dimension 20
uid 134,0
)
*338 (MRCItem
litem &314
pos 2
dimension 20
uid 136,0
)
*339 (MRCItem
litem &315
pos 3
dimension 20
uid 138,0
)
*340 (MRCItem
litem &316
pos 4
dimension 20
uid 140,0
)
*341 (MRCItem
litem &317
pos 5
dimension 20
uid 491,0
)
*342 (MRCItem
litem &318
pos 6
dimension 20
uid 493,0
)
*343 (MRCItem
litem &319
pos 7
dimension 20
uid 495,0
)
*344 (MRCItem
litem &320
pos 8
dimension 20
uid 527,0
)
*345 (MRCItem
litem &321
pos 9
dimension 20
uid 598,0
)
*346 (MRCItem
litem &322
pos 10
dimension 20
uid 1005,0
)
*347 (MRCItem
litem &323
pos 11
dimension 20
uid 1007,0
)
*348 (MRCItem
litem &324
pos 12
dimension 20
uid 1009,0
)
*349 (MRCItem
litem &325
pos 13
dimension 20
uid 3137,0
)
*350 (MRCItem
litem &326
pos 14
dimension 20
uid 3139,0
)
*351 (MRCItem
litem &327
pos 15
dimension 20
uid 3141,0
)
*352 (MRCItem
litem &328
pos 16
dimension 20
uid 3143,0
)
*353 (MRCItem
litem &329
pos 17
dimension 20
uid 3689,0
)
*354 (MRCItem
litem &330
pos 18
dimension 20
uid 3818,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*355 (MRCItem
litem &303
pos 0
dimension 20
uid 74,0
)
*356 (MRCItem
litem &305
pos 1
dimension 50
uid 75,0
)
*357 (MRCItem
litem &306
pos 2
dimension 100
uid 76,0
)
*358 (MRCItem
litem &307
pos 3
dimension 50
uid 77,0
)
*359 (MRCItem
litem &308
pos 4
dimension 100
uid 78,0
)
*360 (MRCItem
litem &309
pos 5
dimension 100
uid 79,0
)
*361 (MRCItem
litem &310
pos 6
dimension 50
uid 80,0
)
*362 (MRCItem
litem &311
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *363 (LEmptyRow
)
uid 83,0
optionalChildren [
*364 (RefLabelRowHdr
)
*365 (TitleRowHdr
)
*366 (FilterRowHdr
)
*367 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*368 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*369 (GroupColHdr
tm "GroupColHdrMgr"
)
*370 (NameColHdr
tm "GenericNameColHdrMgr"
)
*371 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*372 (InitColHdr
tm "GenericValueColHdrMgr"
)
*373 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*374 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*375 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *376 (MRCItem
litem &363
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*377 (MRCItem
litem &364
pos 0
dimension 20
uid 98,0
)
*378 (MRCItem
litem &365
pos 1
dimension 23
uid 99,0
)
*379 (MRCItem
litem &366
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*380 (MRCItem
litem &367
pos 0
dimension 20
uid 102,0
)
*381 (MRCItem
litem &369
pos 1
dimension 50
uid 103,0
)
*382 (MRCItem
litem &370
pos 2
dimension 100
uid 104,0
)
*383 (MRCItem
litem &371
pos 3
dimension 100
uid 105,0
)
*384 (MRCItem
litem &372
pos 4
dimension 50
uid 106,0
)
*385 (MRCItem
litem &373
pos 5
dimension 50
uid 107,0
)
*386 (MRCItem
litem &374
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
