{"cursor":"23427","size":15,"audio":[],"currentlang":"en","article":"\n\n\n microarchitecture]]\n\nIn computer engineering, 'microarchitecture' (sometimes abbreviated to Âµarch or\nuarch), also called 'computer organization', is the way a given instruction set\narchitecture (ISA) is implemented on a processor. A given ISA may be implemented\nwith different microarchitectures. {{cite book|title=Computer Architecture\nand Organization, An Integrated Approach |author=Miles Murdocca and Vincent\nHeuring |year=2007|publisher=Wiley |pages=151}} Implementations might vary\ndue to different goals of a given design or due to shifts in technology.\n{{cite book|title=Computer Architecture Pipelined and parallel Processor Design\n|author=Michael J. Flynn |year=2007|publisher=Jones and Bartlett\n|pages=1–3 }} Computer architecture is the combination of\nmicroarchitecture and instruction set design.\n","linknr":378,"url":"Microarchitecture","recorded":1375073198,"links":["/w/index.php?title=Microarchitecture&action=edit","/w/index.php?title=Microarchitecture&action=edit","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","#mw-navigation","#p-search","/wiki/List_of_computer_system_manufacturers","/wiki/Flynn%27s_taxonomy","/wiki/Instruction_set#Number_of_operands","//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","//en.wikipedia.org/w/index.php?title=Microarchitecture&action=edit","/wiki/Help:Introduction_to_referencing/1","/wiki/Template:Citation_needed","/wiki/Wikipedia:Verifiability#Burden_of_evidence","/wiki/File:Intel_Core2_arch.svg","//upload.wikimedia.org/wikipedia/commons/thumb/6/60/Intel_Core2_arch.svg/200px-Intel_Core2_arch.svg.png","/wiki/File:Intel_Core2_arch.svg","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","/wiki/Core_(microarchitecture)","/wiki/Computer_engineering","/wiki/Instruction_set_architecture","#cite_note-1","#cite_note-2","/wiki/Computer_architecture","#Relation_to_instruction_set_architecture","#Aspects_of_microarchitecture","#Microarchitectural_concepts","#Instruction_cycle","#Increasing_execution_speed","#Instruction_set_choice","#Instruction_pipelining","#Cache","#Branch_prediction","#Superscalar","#Out-of-order_execution","#Register_renaming","#Multiprocessing_and_multithreading","#See_also","#References","#Further_reading","/w/index.php?title=Microarchitecture&action=edit&section=1","/wiki/Assembly_language","/wiki/Processor_register","/wiki/File:Single_bus_organization.jpg","//upload.wikimedia.org/wikipedia/commons/thumb/2/21/Single_bus_organization.jpg/220px-Single_bus_organization.jpg","/wiki/File:Single_bus_organization.jpg","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","/wiki/Arithmetic_logic_unit","/wiki/Datapath","/w/index.php?title=Control_path&action=edit&redlink=1","#cite_note-hennessy-3","/wiki/Data_flow_diagram","/wiki/Block_diagram","/wiki/Arithmetic_and_logic_unit","/wiki/Register_file","/wiki/Three_state_buffer","/wiki/Simplex_circuit","/wiki/Memory_address_register","/wiki/Datapath#Single_bus_organization_of_datapath","/wiki/Three-state_bus","/wiki/Schematic","/wiki/Logic_gate","/wiki/Circuit_diagram","/wiki/Logic_family","/wiki/Microcode#Writable_control_stores","/w/index.php?title=Microarchitecture&action=edit&section=2","/wiki/File:Intel_i80286_arch.svg","//upload.wikimedia.org/wikipedia/commons/thumb/2/27/Intel_i80286_arch.svg/250px-Intel_i80286_arch.svg.png","/wiki/File:Intel_i80286_arch.svg","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","/wiki/Intel_80286","/wiki/Instruction_pipeline","/wiki/Datapath","/wiki/Microcontroller","/wiki/Digital_signal_processor","#cite_note-hennessy-3","/wiki/Arithmetic_logic_unit","/wiki/Floating_point_unit","/wiki/SIMD","/wiki/Peripheral","/wiki/Memory_controller","/w/index.php?title=Microarchitecture&action=edit&section=3","/w/index.php?title=Microarchitecture&action=edit&section=4","/wiki/Instruction_cycle","/w/index.php?title=Microarchitecture&action=edit&section=5","/wiki/Cache_(computing)","/wiki/Main_memory","/wiki/Hard_disk","/wiki/Computer_bus","/wiki/Moore%27s_law","/w/index.php?title=Microarchitecture&action=edit&section=6","/wiki/Load-store_architecture","/wiki/Very_long_instruction_word","/wiki/Explicitly_Parallel_Instruction_Computing","/wiki/Data_parallelism","/wiki/SIMD","/wiki/Vector_processor","/wiki/Complex_instruction_set_computer","/wiki/Instruction_set_architecture","/wiki/Code_density","/w/index.php?title=Microarchitecture&action=edit&section=7","/wiki/Instruction_pipeline","/wiki/Instruction_pipeline","/wiki/Assembly_line","/wiki/Classic_RISC_pipeline","/wiki/SPARC","/wiki/MIPS_architecture","/wiki/Intel","/wiki/Motorola","/wiki/VAX_8000","/w/index.php?title=Microarchitecture&action=edit&section=8","/wiki/CPU_cache","/wiki/CPU_cache","/wiki/Memory_hierarchy","/w/index.php?title=Microarchitecture&action=edit&section=9","/wiki/Branch_predictor","/wiki/Branch_prediction","/wiki/Speculative_execution","/w/index.php?title=Microarchitecture&action=edit&section=10","/wiki/Superscalar","/wiki/Superscalar","/wiki/SIMD","/w/index.php?title=Microarchitecture&action=edit&section=11","/wiki/Out-of-order_execution","/wiki/Out-of-order_execution","/w/index.php?title=Microarchitecture&action=edit&section=12","/wiki/Register_renaming","/wiki/Processor_register","/w/index.php?title=Microarchitecture&action=edit&section=13","/wiki/Multiprocessing","/wiki/Multithreading_(computer_architecture)","/wiki/Dynamic_random_access_memory","/wiki/Thread_(computer_science)","/wiki/OLTP","/wiki/Multiprocessing","/wiki/Mainframe_computer","/wiki/Supercomputer","/wiki/Personal_computer","/wiki/Multi-core_(computing)","/wiki/Sun_Microsystems","/wiki/UltraSPARC_T1","/wiki/Multithreading_(computer_architecture)","/wiki/Context_switch","/wiki/Register_file","/wiki/Program_counter","/wiki/Simultaneous_multithreading","/w/index.php?title=Microarchitecture&action=edit&section=14","//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png","//commons.wikimedia.org/wiki/Category:Microarchitectures","/wiki/Microprocessor","/wiki/Microcontroller","/wiki/Digital_signal_processor","/wiki/CPU_design","/wiki/Hardware_description_language","/wiki/Hardware_architecture","/wiki/Harvard_architecture","/wiki/Von_Neumann_architecture","/wiki/Multi-core_(computing)","/wiki/Datapath","/wiki/Dataflow_architecture","/wiki/Very-large-scale_integration","/wiki/VHDL","/wiki/Verilog","/wiki/Stream_processing","/wiki/Instruction_level_parallelism","/w/index.php?title=Microarchitecture&action=edit&section=15","#cite_ref-1","#cite_ref-2","#cite_ref-hennessy_3-0","#cite_ref-hennessy_3-1","/wiki/International_Standard_Book_Number","/wiki/Special:BookSources/0-12-370490-1","/w/index.php?title=Microarchitecture&action=edit&section=16","/wiki/International_Standard_Book_Number","/wiki/Special:BookSources/1-55860-604-1","/wiki/International_Standard_Book_Number","/wiki/Special:BookSources/0-07-232086-9","/wiki/International_Standard_Book_Number","/wiki/Special:BookSources/0-13-035119-9","/wiki/International_Standard_Book_Number","/wiki/Special:BookSources/0-07-286198-3","/wiki/International_Standard_Book_Number","/wiki/Special:BookSources/0-471-88552-5","/wiki/International_Standard_Book_Number","/wiki/Special:BookSources/0-13-175563-3","/wiki/International_Standard_Book_Number","/wiki/Special:BookSources/0-471-46741-3","http://www.computer.org","http://www.extremetech.com/article2/0,1697,17414,00.asp","http://www.caamp.info","/wiki/Template:CPU_technologies","/wiki/Template_talk:CPU_technologies","//en.wikipedia.org/w/index.php?title=Template:CPU_technologies&action=edit","/wiki/Central_processing_unit","/wiki/Computer_architecture","/wiki/Harvard_architecture","/wiki/Modified_Harvard_architecture","/wiki/Von_Neumann_architecture","/wiki/Dataflow_architecture","/wiki/Comparison_of_CPU_architectures","/wiki/Instruction_set","/wiki/Application_Specific_Instruction_Set_Processor","/wiki/Complex_instruction_set_computing","/wiki/Explicit_Data_Graph_Execution","/wiki/Explicitly_parallel_instruction_computing","/wiki/Minimal_instruction_set_computer","/wiki/One_instruction_set_computer","/wiki/Reduced_instruction_set_computing","/wiki/Very_long_instruction_word","/wiki/No_instruction_set_computing","/wiki/Zero_instruction_set_computer","/wiki/Word_(computer_architecture)","/wiki/1-bit_architecture","/wiki/4-bit","/wiki/8-bit","/wiki/Word_(computer_architecture)#Table_of_word_sizes","/wiki/Ferranti_Mercury","/wiki/12-bit","/wiki/Apollo_Guidance_Computer","/wiki/16-bit","/wiki/18-bit","/wiki/Z3_(computer)","/wiki/24-bit","/wiki/UNIVAC_III","/wiki/Saturn_Launch_Vehicle_Digital_Computer","/wiki/D-17B","/wiki/31-bit","/wiki/32-bit","/wiki/ZEBRA_(computer)","/wiki/Fast_Universal_Digital_Computer_M-2","/wiki/36-bit","/wiki/Word_(computer_architecture)#Table_of_word_sizes","/wiki/IAS_machine","/wiki/48-bit","/wiki/Atanasoff%E2%80%93Berry_Computer","/wiki/60-bit","/wiki/64-bit_computing","/wiki/128-bit","/wiki/256-bit","/wiki/512-bit","/wiki/Word_(computer_architecture)","/wiki/Pipeline_(computing)","/wiki/Instruction_pipeline","/wiki/Out-of-order_execution","/wiki/Branch_predictor","/wiki/Register_renaming","/wiki/Speculative_execution","/wiki/Hazard_(computer_architecture)","/wiki/Bubble_(computing)","/wiki/Parallel_computing","/wiki/Bit-level_parallelism","/wiki/Instruction-level_parallelism","/wiki/Scalar_processor","/wiki/Superscalar","/wiki/Data_parallelism","/wiki/Vector_processor","/wiki/Task_parallelism","/wiki/Thread_(computing)","/wiki/Multithreading_(computer_architecture)","/wiki/Simultaneous_multithreading","/wiki/Hyper-threading","/wiki/Super-threading","/wiki/Flynn%27s_taxonomy","/wiki/SISD","/wiki/SIMD","/wiki/MISD","/wiki/MIMD","/wiki/SPMD","/wiki/Digital_signal_processor","/wiki/Microcontroller","/wiki/System_on_a_chip","/wiki/Cellular_architecture","/wiki/Arithmetic_logic_unit","/wiki/Barrel_shifter","/wiki/Floating-point_unit","/wiki/Back-side_bus","/wiki/Multiplexer","/wiki/Demultiplexer","/wiki/Processor_register","/wiki/Memory_management_unit","/wiki/Translation_lookaside_buffer","/wiki/CPU_cache","/wiki/Register_file","/wiki/Microcode","/wiki/Control_unit","/wiki/Clock_rate","/wiki/Power_management","/wiki/Advanced_power_management","/wiki/Advanced_Configuration_and_Power_Interface","/wiki/Dynamic_frequency_scaling","/wiki/Dynamic_voltage_scaling","/wiki/Clock_gating","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","http://en.wikipedia.org/w/index.php?title=Microarchitecture&oldid=560597405","/wiki/Help:Categories","/wiki/Category:Central_processing_unit","/wiki/Category:Instruction_processing","/wiki/Category:Microprocessors","/wiki/Category:Computer_architecture","/wiki/Category:Articles_needing_additional_references_from_January_2010","/wiki/Category:All_articles_needing_additional_references","/wiki/Category:Commons_category_with_local_link_same_as_on_Wikidata","/w/index.php?title=Special:UserLogin&returnto=Microarchitecture&type=signup","/w/index.php?title=Special:UserLogin&returnto=Microarchitecture","/wiki/Microarchitecture","/wiki/Talk:Microarchitecture","#","/wiki/Microarchitecture","/w/index.php?title=Microarchitecture&action=edit","/w/index.php?title=Microarchitecture&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","//en.wikipedia.org/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/Microarchitecture","/wiki/Special:RecentChangesLinked/Microarchitecture","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=Microarchitecture&oldid=560597405","/w/index.php?title=Microarchitecture&action=info","//www.wikidata.org/wiki/Q259864","/w/index.php?title=Special:Cite&page=Microarchitecture&id=560597405","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=Microarchitecture","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=Microarchitecture&oldid=560597405&writer=rl","/w/index.php?title=Microarchitecture&printable=yes","//ca.wikipedia.org/wiki/Microarquitectura","//cs.wikipedia.org/wiki/Mikroarchitektura","//de.wikipedia.org/wiki/Mikroarchitektur","//el.wikipedia.org/wiki/%CE%9C%CE%B9%CE%BA%CF%81%CE%BF%CE%B1%CF%81%CF%87%CE%B9%CF%84%CE%B5%CE%BA%CF%84%CE%BF%CE%BD%CE%B9%CE%BA%CE%AE","//es.wikipedia.org/wiki/Microarquitectura","//fr.wikipedia.org/wiki/Microarchitecture","//ko.wikipedia.org/wiki/%EB%A7%88%EC%9D%B4%ED%81%AC%EB%A1%9C%EC%95%84%ED%82%A4%ED%85%8D%EC%B2%98","//it.wikipedia.org/wiki/Microarchitettura","//lv.wikipedia.org/wiki/Mikroarhitekt%C5%ABra","//hu.wikipedia.org/wiki/Mikroarchitekt%C3%BAra","//ja.wikipedia.org/wiki/%E3%83%9E%E3%82%A4%E3%82%AF%E3%83%AD%E3%82%A2%E3%83%BC%E3%82%AD%E3%83%86%E3%82%AF%E3%83%81%E3%83%A3","//pl.wikipedia.org/wiki/Mikroarchitektura_procesora","//ru.wikipedia.org/wiki/%D0%9C%D0%B8%D0%BA%D1%80%D0%BE%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0","//simple.wikipedia.org/wiki/Microarchitecture","//th.wikipedia.org/wiki/%E0%B8%AA%E0%B8%96%E0%B8%B2%E0%B8%9B%E0%B8%B1%E0%B8%95%E0%B8%A2%E0%B8%81%E0%B8%A3%E0%B8%A3%E0%B8%A1%E0%B9%84%E0%B8%A1%E0%B9%82%E0%B8%84%E0%B8%A3","//tr.wikipedia.org/wiki/Bilgisayar_organizasyonu","//uk.wikipedia.org/wiki/%D0%9C%D1%96%D0%BA%D1%80%D0%BE%D0%B0%D1%80%D1%85%D1%96%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0","//zh.wikipedia.org/wiki/%E5%BE%AE%E6%9E%B6%E6%A7%8B","#","//www.wikidata.org/wiki/Q259864#sitelinks-wikipedia","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//wikimediafoundation.org/wiki/Privacy_policy","//www.wikimediafoundation.org/","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//en.m.wikipedia.org/wiki/Microarchitecture","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["computer_architecture","computer_science","computing","computing"],"pdf":[],"categories":["Central processing unit","Instruction processing","Microprocessors","Computer architecture"],"headings":["Relation to instruction set architecture","Aspects of microarchitecture","Microarchitectural concepts","See also","Footnotes","References","Further reading"],"image":["//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/6/60/Intel_Core2_arch.svg/200px-Intel_Core2_arch.svg.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/2/21/Single_bus_organization.jpg/220px-Single_bus_organization.jpg","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/2/27/Intel_i80286_arch.svg/250px-Intel_i80286_arch.svg.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["cache","computing"],["thread","computer_science"],["multi-core","computing"],["multithreading","computer_architecture"],["multi-core","computing"]],"members":["multithreading","thread","cache"],"related":["Computer_engineering","Instruction_set_architecture","Computer_architecture","Assembly_language","Processor_register","Arithmetic_logic_unit","Datapath","Control_path","Data_flow_diagram","Block_diagram","Arithmetic_and_logic_unit","Register_file","Three_state_buffer","Simplex_circuit","Memory_address_register","Three-state_bus","Schematic","Logic_gate","Circuit_diagram","Logic_family","Instruction_pipeline","Datapath","Microcontroller","Digital_signal_processor","Arithmetic_logic_unit","Floating_point_unit","SIMD","Peripheral","Memory_controller","Cache_(computing)","Main_memory","Hard_disk","Computer_bus","Moore's_law","Load-store_architecture","Very_long_instruction_word","Explicitly_Parallel_Instruction_Computing","Data_parallelism","SIMD","Vector_processor","Complex_instruction_set_computer","Instruction_set_architecture","Code_density","Instruction_pipeline","Assembly_line","Classic_RISC_pipeline","SPARC","MIPS_architecture","Intel","Motorola","VAX_8000","CPU_cache","Memory_hierarchy","Branch_prediction","Speculative_execution","Superscalar","SIMD","Out-of-order_execution","Processor_register","Dynamic_random_access_memory","Thread_(computer_science)","OLTP","Multiprocessing","Mainframe_computer","Supercomputer","Personal_computer","Multi-core_(computing)","Sun_Microsystems","UltraSPARC_T1","Multithreading_(computer_architecture)","Context_switch","Register_file","Program_counter","Simultaneous_multithreading","Microprocessor","Microcontroller","Digital_signal_processor","CPU_design","Hardware_description_language","Hardware_architecture","Harvard_architecture","Von_Neumann_architecture","Multi-core_(computing)","Datapath","Dataflow_architecture","Very-large-scale_integration","VHDL","Verilog","Stream_processing","Instruction_level_parallelism","Central_processing_unit","Logic_gate","Barrel_shifter","Final_adder"]}