// Seed: 201081023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6 = ~id_6;
  assign id_1 = id_6;
  parameter id_7 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    input  wand  id_2,
    output logic id_3,
    output logic id_4
);
  bit id_6;
  always_comb id_6 = 'b0;
  always id_0 <= id_2;
  always id_0.id_6 <= id_2 ? id_1 : id_6;
  initial begin : LABEL_0
    begin : LABEL_1
      id_6 <= -1;
      id_3 <= id_1;
    end
    id_4 <= id_6;
    begin : LABEL_2
      id_6 <= -1;
    end
    id_3 <= 1'd0;
    $clog2(76);
    ;
  end
  wire [1 : 1] id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_7,
      id_11
  );
endmodule
