// Seed: 2579920170
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(negedge 1);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    output wire id_3,
    output tri id_4,
    input wand id_5,
    input tri0 id_6
    , id_14,
    output wand id_7,
    input tri0 id_8,
    output tri id_9,
    input wor id_10,
    output supply1 id_11,
    input uwire id_12
);
  wire id_15;
  module_0(
      id_14, id_15, id_15
  );
endmodule
