Info: Generated by version: 23.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\ZJYJY\Product\PUSCH\project\prj\intel_32a_23_2_12ch_0717\src\pusch_dr\ip\rom_codeword.ip --block-symbol-file --output-directory=E:\ZJYJY\Product\PUSCH\project\prj\intel_32a_23_2_12ch_0717\src\pusch_dr\ip\rom_codeword --family="Agilex 7" --part=AGFB027R25A2I2V
: rom_codeword.rom_1port_0: Targeting device family: Agilex 7.
: rom_codeword.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: rom_codeword.rom_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\ZJYJY\Product\PUSCH\project\prj\intel_32a_23_2_12ch_0717\src\pusch_dr\ip\rom_codeword.ip --synthesis=VERILOG --output-directory=E:\ZJYJY\Product\PUSCH\project\prj\intel_32a_23_2_12ch_0717\src\pusch_dr\ip\rom_codeword --family="Agilex 7" --part=AGFB027R25A2I2V
: rom_codeword.rom_1port_0: Targeting device family: Agilex 7.
: rom_codeword.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: rom_codeword.rom_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: rom_codeword: "Transforming system: rom_codeword"
Info: rom_codeword: "Naming system components in system: rom_codeword"
Info: rom_codeword: "Processing generation queue"
Info: rom_codeword: "Generating: rom_codeword"
Info: rom_codeword: "Generating: rom_codeword_rom_1port_2020_4gomgsy"
Info: rom_codeword: Done "rom_codeword" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in rom_codeword. No files generated.
Info: Finished: Generate IP Core Documentation
