#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 29 14:43:11 2023
# Process ID: 10864
# Current directory: C:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/tp3_p1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/tp3_p1.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/tp3_p1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/hls/c_grav'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xillinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/hls/c_grav'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/hls/c_grav'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/hls/c_grav'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/hls/c_grav'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/tp3_p1/hls/c_grav'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 482.922 ; gain = 8.914
ERROR: [Common 17-275] File does not exist [C:/Users/achil/OneDrive/Documents/5A/brost/TP_brost/video_vga_7511_zed/zed_board.xdc]
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 14:43:28 2023...
