# do Exercicio1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:36 on Sep 26,2024
# vlog -work work Exercicio1.vo 
# -- Compiling module mulSomador
# 
# Top level modules:
# 	mulSomador
# End time: 14:58:36 on Sep 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:36 on Sep 26,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module mulSomador_vlg_vec_tst
# 
# Top level modules:
# 	mulSomador_vlg_vec_tst
# End time: 14:58:36 on Sep 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mulSomador_vlg_vec_tst 
# Start time: 14:58:37 on Sep 26,2024
# Loading work.mulSomador_vlg_vec_tst
# Loading work.mulSomador
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_mac
# Loading cyclonev_ver.cyclonev_lcell_comb
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac  File: Exercicio1.vo Line: 829
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac  File: Exercicio1.vo Line: 829
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac  File: Exercicio1.vo Line: 829
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac  File: Exercicio1.vo Line: 829
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac  File: Exercicio1.vo Line: 829
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac  File: Exercicio1.vo Line: 829
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /mulSomador_vlg_vec_tst/i1/\ins_MultA|Mult0~mac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac  File: Exercicio1.vo Line: 926
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac  File: Exercicio1.vo Line: 926
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac  File: Exercicio1.vo Line: 926
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac  File: Exercicio1.vo Line: 926
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac  File: Exercicio1.vo Line: 926
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac  File: Exercicio1.vo Line: 926
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /mulSomador_vlg_vec_tst/i1/\ins_MultB|Mult0~mac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac  File: Exercicio1.vo Line: 1123
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac  File: Exercicio1.vo Line: 1123
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac  File: Exercicio1.vo Line: 1123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac  File: Exercicio1.vo Line: 1123
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac  File: Exercicio1.vo Line: 1123
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac  File: Exercicio1.vo Line: 1123
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /mulSomador_vlg_vec_tst/i1/\ins_MultAB|Mult0~mac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# after#25
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /mulSomador_vlg_vec_tst
# End time: 14:58:37 on Sep 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 24
