// Seed: 4257125695
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd93
) (
    input uwire id_0,
    input wire id_1,
    input uwire _id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output supply0 id_7,
    input supply0 id_8,
    output wand id_9
);
  logic id_11;
  logic [id_2 : id_2] id_12[(  1  ) : id_2];
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11,
      id_11,
      id_11,
      id_12
  );
  logic id_13;
  assign id_12 = id_11 == id_12;
endmodule
