// Seed: 464950723
module module_0 (
    output wor id_0,
    output uwire id_1,
    output supply0 id_2
);
  wire id_4;
  final $signed(34);
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_2 = 32'd47,
    parameter id_3 = 32'd70
) (
    input  tri0 _id_0,
    output tri  id_1,
    input  wand _id_2,
    input  tri  _id_3,
    output tri1 id_4
);
  wor [id_0  -  id_2 : id_3] id_6;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_4
  );
  assign id_6 = id_0 - id_2;
endmodule
module module_2 (
    input  tri0  id_0,
    input  wor   id_1,
    output wand  id_2,
    input  tri   id_3,
    input  tri0  id_4,
    output tri0  id_5,
    input  uwire id_6,
    output tri   id_7,
    input  tri0  id_8,
    output tri   id_9
);
  wire id_11;
  parameter id_12 = ~-1;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_9
  );
endmodule
