INFO: [v++ 60-1548] Creating build summary session with primary output /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/simple_pipeline_ip.hlscompile_summary, at Sun Sep  8 15:53:49 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip -config /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg -cmdlineconfig /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Sep  8 15:53:50 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'goossens' on host 'goossens-Precision-5530' (Linux_x86_64 version 6.8.0-40-generic) on Sun Sep 08 15:53:52 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component'
INFO: [HLS 200-2005] Using work_dir /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/type.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/simple_pipeline_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/simple_pipeline_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/print.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/immediate.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/fetch_decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/fetch_decode.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/fetch.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/execute_wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/execute_wb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/execute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/emulate.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/disassemble.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/decode.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/testbench_simple_pipeline_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(22)
INFO: [HLS 200-10] Adding test bench file '/home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/testbench_simple_pipeline_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=simple_pipeline_ip' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(18)
INFO: [HLS 200-1465] Applying ini 'vivado.clock=10' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(19)
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/hls_config.cfg(20)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.31 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.45 seconds; current allocated memory: 340.047 MB.
INFO: [HLS 200-10] Analyzing design file '../../decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../execute_wb.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../fetch_decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../simple_pipeline_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.01 seconds. CPU system time: 5.57 seconds. Elapsed time: 29.64 seconds; current allocated memory: 342.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,786 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 429 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 429 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 620 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 614 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 614 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 614 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 522 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 522 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/simple_pipeline_ip/workspace/hls_component/simple_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'simple_pipeline_ip' (../../simple_pipeline_ip.cpp:33:9)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>) (.143)' into 'type(ap_uint<5>) (.139)' (../../type.cpp:62:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>) (.144)' into 'type(ap_uint<5>) (.139)' (../../type.cpp:61:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>) (.145)' into 'type(ap_uint<5>) (.139)' (../../type.cpp:60:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>) (.146)' into 'type(ap_uint<5>) (.139)' (../../type.cpp:59:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>) (.139)' into 'decode_instruction(unsigned int, decoded_instruction_s*) (.136)' (../../decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s) (.96)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.92)' (../../decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s) (.108)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.92)' (../../decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s) (.111)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.92)' (../../decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s) (.123)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.92)' (../../decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s) (.124)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.92)' (../../decode.cpp:38:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*) (.136)' into 'decode(unsigned int, decoded_instruction_s*) (.91)' (../../decode.cpp:48:3)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*) (.92)' into 'decode(unsigned int, decoded_instruction_s*) (.91)' (../../decode.cpp:49:3)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*) (.91)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*) (.90)' (../../fetch_decode.cpp:16:3)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<15>, unsigned int*, ap_uint<15>*, unsigned int*) (.161)' into 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*) (.90)' (../../fetch_decode.cpp:15:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, decoded_instruction_s, ap_uint<1>, int) (.15)' into 'execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)' (../../execute_wb.cpp:39:7)
INFO: [HLS 214-131] Inlining function 'write_reg(decoded_instruction_s, int*, int) (.39)' into 'execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)' (../../execute_wb.cpp:37:5)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<17>, ap_uint<3>) (.43)' into 'execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)' (../../execute_wb.cpp:36:16)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<17>, int, ap_uint<2>) (.63)' into 'execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)' (../../execute_wb.cpp:34:7)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<15>, decoded_instruction_s, int, int) (.72)' into 'execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)' (../../execute_wb.cpp:32:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int) (.76)' into 'execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)' (../../execute_wb.cpp:31:17)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>) (.86)' into 'execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)' (../../execute_wb.cpp:27:13)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*) (.89)' into 'execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)' (../../execute_wb.cpp:26:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<1>*) (.2)' into 'simple_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*)' (../../simple_pipeline_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(ap_uint<1>, unsigned int) (.13)' into 'simple_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*)' (../../simple_pipeline_ip.cpp:53:11)
INFO: [HLS 214-131] Inlining function 'execute_wb(from_f_to_e_s, from_e_to_e_s, int*, int*, from_e_to_f_s*, from_e_to_e_s*) (.14)' into 'simple_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*)' (../../simple_pipeline_ip.cpp:52:5)
INFO: [HLS 214-131] Inlining function 'fetch_decode(from_f_to_f_s, from_e_to_f_s, unsigned int*, from_f_to_f_s*, from_f_to_e_s*) (.90)' into 'simple_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*)' (../../simple_pipeline_ip.cpp:51:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (../../simple_pipeline_ip.cpp:34:6)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:9:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:10:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:19:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_1> at ../../simple_pipeline_ip.cpp:42:20 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.89 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.46 seconds; current allocated memory: 343.840 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 343.840 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 345.656 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 346.863 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../simple_pipeline_ip.cpp:42:29) to (../../simple_pipeline_ip.cpp:42:20) in function 'simple_pipeline_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../execute.cpp:6:13) to (../../execute_wb.cpp:33:9) in function 'simple_pipeline_ip'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../execute_wb.cpp:36:35) to (../../execute.cpp:195:3) in function 'simple_pipeline_ip'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 373.824 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 373.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'simple_pipeline_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simple_pipeline_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5, loop 'VITIS_LOOP_47_2'
WARNING: [HLS 200-871] Estimated clock period (7.303 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'simple_pipeline_ip' consists of the following:
	'ashr' operation 32 bit ('result', ../../execute.cpp:64->../../execute_wb.cpp:31->../../simple_pipeline_ip.cpp:52) [223]  (4.420 ns)
	'select' operation 32 bit ('result', ../../execute.cpp:63->../../execute_wb.cpp:31->../../simple_pipeline_ip.cpp:52) [225]  (0.698 ns)
	'sparsemux' operation 32 bit ('result', ../../execute.cpp:68->../../execute_wb.cpp:31->../../simple_pipeline_ip.cpp:52) [228]  (2.184 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 426.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 426.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simple_pipeline_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'simple_pipeline_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simple_pipeline_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simple_pipeline_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simple_pipeline_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'simple_pipeline_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_6_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_7_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simple_pipeline_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 426.402 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 426.402 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 426.402 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for simple_pipeline_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for simple_pipeline_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.94 MHz
INFO: [HLS 200-112] Total CPU user time: 33.02 seconds. Total CPU system time: 6.42 seconds. Total elapsed time: 43.46 seconds; peak allocated memory: 426.402 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 47s
