VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml decade.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/jithendra/qorc-sdk/fpga-examples/traffic/build/decade_dummy.sdc --route

Using up to 1 parallel worker(s)

Architecture file: /home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: decade

# Loading Architecture Description
# Loading Architecture Description took 0.49 seconds (max_rss 31.0 MiB, delta_rss +24.5 MiB)
# Building complex block graph
# Building complex block graph took 0.10 seconds (max_rss 39.9 MiB, delta_rss +8.9 MiB)
# Load circuit
# Load circuit took 0.02 seconds (max_rss 42.0 MiB, delta_rss +2.2 MiB)
# Clean circuit
Absorbed 1273 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   37 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 143
# Clean circuit took 0.01 seconds (max_rss 44.6 MiB, delta_rss +2.6 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 44.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 44.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 182
    .input    :       1
    .output   :      11
    ASSP      :       1
    BIDIR_CELL:      12
    C_FRAG    :      20
    GND       :       1
    Q_FRAG    :      39
    T_FRAG    :      96
    VCC       :       1
  Nets  : 171
    Avg Fanout:     8.3
    Max Fanout:   599.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1584
  Timing Graph Edges: 2564
  Timing Graph Levels: 22
# Build Timing Graph took 0.00 seconds (max_rss 44.6 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 39 pins (2.5%), 39 blocks (21.4%)
# Load Timing Constraints

SDC file '/home/jithendra/qorc-sdk/fpga-examples/traffic/build/decade_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 44.6 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: decade.net
Circuit placement file: decade.place
Circuit routing file: decade.route
Circuit SDC file: /home/jithendra/qorc-sdk/fpga-examples/traffic/build/decade_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'decade.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.048673 seconds).
# Load Packing took 0.05 seconds (max_rss 46.8 MiB, delta_rss +2.2 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #81 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #82 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 124
Netlist num_blocks: 83
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 12.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 68.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 35


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 12
   BIDIR            : 12
    INPUT           : 1
     bidir          : 1
     inpad          : 1
    OUTPUT          : 11
     bidir          : 11
     outpad         : 11
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 68
   LOGIC            : 68
    FRAGS           : 68
     c_frag_modes   : 68
      SINGLE        : 20
       c_frag       : 20
      SPLIT         : 48
       b_frag       : 48
       t_frag       : 48
     q_frag_modes   : 39
      INT           : 35
       q_frag       : 35
      EXT           : 4
       q_frag       : 4
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		12	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		68	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.06 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.08 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.38 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 47.1 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.73 seconds (max_rss 353.8 MiB, delta_rss +306.7 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.43 seconds (max_rss 356.5 MiB, delta_rss +309.4 MiB)

# Load Placement
Reading decade.place.

Successfully read decade.place.

# Load Placement took 0.00 seconds (max_rss 356.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 25.11 seconds (max_rss 356.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 356.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 25.11 seconds (max_rss 356.5 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 811 ( 61.5%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)  21 (  1.6%) |*
[      0.3:      0.4)  75 (  5.7%) |****
[      0.4:      0.5)  34 (  2.6%) |**
[      0.5:      0.6)  46 (  3.5%) |***
[      0.6:      0.7)  88 (  6.7%) |*****
[      0.7:      0.8)  61 (  4.6%) |****
[      0.8:      0.9)  50 (  3.8%) |***
[      0.9:        1) 132 ( 10.0%) |********
## Initializing router criticalities took 0.00 seconds (max_rss 405.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1   13.3     0.0    0 4.2e+07     124    1318    1981 ( 0.142%)   33128 ( 2.3%)   55.976     -2398.    -55.976      0.000      0.000      N/A
   2   11.5     4.0    0 3.3e+07     108     856     823 ( 0.059%)   34037 ( 2.4%)   56.055     -2404.    -56.055      0.000      0.000      N/A
   3    9.3     5.2    0 2.6e+07      65     545     565 ( 0.040%)   34192 ( 2.4%)   56.084     -2407.    -56.084      0.000      0.000      N/A
   4    7.0     6.8    0 2.0e+07      47     402     331 ( 0.024%)   34427 ( 2.4%)   56.084     -2409.    -56.084      0.000      0.000      N/A
   5    4.9     8.8    0 1.4e+07      39     302     241 ( 0.017%)   34575 ( 2.4%)   55.958     -2411.    -55.958      0.000      0.000      N/A
   6    4.9    11.4    0 1.3e+07      35     233     168 ( 0.012%)   34867 ( 2.5%)   56.007     -2414.    -56.007      0.000      0.000      N/A
   7    3.5    14.9    0 9870552      30     164     107 ( 0.008%)   35267 ( 2.5%)   56.006     -2418.    -56.006      0.000      0.000      N/A
   8    2.4    19.3    0 6828448      18     120      68 ( 0.005%)   35434 ( 2.5%)   56.006     -2418.    -56.006      0.000      0.000      N/A
   9    1.8    25.1    0 5241667      14      87      30 ( 0.002%)   35612 ( 2.5%)   56.137     -2421.    -56.137      0.000      0.000      N/A
  10    1.1    32.6    0 3118373       7      30       9 ( 0.001%)   35709 ( 2.5%)   56.137     -2421.    -56.137      0.000      0.000       16
  11    0.7    42.4    0 1824860       4       8       9 ( 0.001%)   35706 ( 2.5%)   56.137     -2421.    -56.137      0.000      0.000       14
  12    0.7    55.1    0 1839576       6      11       9 ( 0.001%)   35711 ( 2.5%)   56.137     -2421.    -56.137      0.000      0.000       14
  13    0.1    71.7    0  292952       4       6       0 ( 0.000%)   35809 ( 2.5%)   56.137     -2422.    -56.137      0.000      0.000       15
Restoring best routing
Critical path: 56.1367 ns
Successfully routed after 13 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 811 ( 61.5%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)  73 (  5.5%) |****
[      0.4:      0.5)  59 (  4.5%) |***
[      0.5:      0.6)  38 (  2.9%) |**
[      0.6:      0.7)  91 (  6.9%) |*****
[      0.7:      0.8)  76 (  5.8%) |****
[      0.8:      0.9)  38 (  2.9%) |**
[      0.9:        1) 132 ( 10.0%) |********
Router Stats: total_nets_routed: 501 total_connections_routed: 4082 total_heap_pushes: 176855161 total_heap_pops: 155759894
# Routing took 62.02 seconds (max_rss 405.0 MiB, delta_rss +48.4 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -795982501
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 14 in 0.000455326 sec
Full Max Req/Worst Slack updates 3 in 1.8288e-05 sec
Incr Max Req/Worst Slack updates 11 in 0.000107791 sec
Incr Criticality updates 6 in 0.000238747 sec
Full Criticality updates 8 in 0.000487577 sec

Average number of bends per net: 242.774  Maximum # of bends: 7178

Number of global nets: 0
Number of routed nets (nonglobal): 124
Wire length results (in units of 1 clb segments)...
	Total wirelength: 34091, average net length: 274.927
	Maximum net length: 9229

Wire length results in terms of physical segments...
	Total wiring segments used: 30879, average wire segments per net: 249.024
	Maximum segments used by a net: 7512
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   70 (  2.7%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.2%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)   10 (  0.4%) |
[      0.2:      0.3)   98 (  3.8%) |**
[      0.1:      0.2)   58 (  2.2%) |*
[        0:      0.1) 2342 ( 90.6%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.641        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3      83  24.949      635
                         4      71   3.128      623
                         5      70   2.821      658
                         6      78   2.000      623
                         7      77   5.462      623
                         8     129   5.718      623
                         9      19   1.410      623
                        10      13   1.462      665
                        11     148  10.487      623
                        12     189  24.974      647
                        13     206  24.667      623
                        14     208  27.462      623
                        15     216  39.487      623
                        16     236  49.923      623
                        17     222  51.077      623
                        18     235  39.923      725
                        19     238  34.410      623
                        20     247  38.692      623
                        21     200  25.205      623
                        22      27   2.000      623
                        23       0   0.000      623
                        24      18   0.462      623
                        25       0   0.000      657
                        26       0   0.000      634
                        27       0   0.000      623
                        28      18   0.462      623
                        29      12   1.385      624
                        30       0   0.000      625
                        31       0   0.000      626
                        32      30   2.308      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     179  55.400      848
                         4      36   2.800      874
                         5      46   2.486      819
                         6      23   4.229      760
                         7      46   4.029      761
                         8       6   1.114      761
                         9      46   5.971      761
                        10      23   3.857      757
                        11      11   1.686      775
                        12      53   4.000      757
                        13      41   3.286      761
                        14     165  12.114      761
                        15     199  22.514      761
                        16     155  24.714      761
                        17     202  33.600      761
                        18     229  56.514      761
                        19     237  54.029      816
                        20     202  50.829      761
                        21     231  52.143      883
                        22     194  37.771      761
                        23     200  29.171      761
                        24     110   6.657      761
                        25      23   1.914      761
                        26      30   2.914      757
                        27      21   2.314      775
                        28      30   2.257      757
                        29       0   0.000      761
                        30      29   1.686      761
                        31      12   1.057      761
                        32      30   3.800      761
                        33       5   0.143      763
                        34      30   4.086      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 1.065e+06

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0198
                                   vcc    3       0.133
                                   gnd    4       0.143
                                  hop1    5      0.0255
                                  hop2    6      0.0374
                                  hop3    7      0.0128
                                  hop4    8      0.0291
                                 clock    9           0
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0205
                              2      0.0374
                              3      0.0128
                              4      0.0291


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    4e-09:  7.2e-09) 10 ( 17.9%) |***********************
[  7.2e-09:    1e-08) 21 ( 37.5%) |************************************************
[    1e-08:  1.4e-08)  8 ( 14.3%) |******************
[  1.4e-08:  1.7e-08)  4 (  7.1%) |*********
[  1.7e-08:    2e-08)  2 (  3.6%) |*****
[    2e-08:  2.3e-08)  0 (  0.0%) |
[  2.3e-08:  2.6e-08)  0 (  0.0%) |
[  2.6e-08:    3e-08)  0 (  0.0%) |
[    3e-08:  3.3e-08)  3 (  5.4%) |*******
[  3.3e-08:  3.6e-08)  8 ( 14.3%) |******************

Final critical path delay (least slack): 56.0972 ns, Fmax: 17.8262 MHz
Final setup Worst Negative Slack (sWNS): -56.0972 ns
Final setup Total Negative Slack (sTNS): -2420.47 ns

Final setup slack histogram:
[ -5.6e-08: -5.1e-08) 16 ( 28.6%) |*************************************
[ -5.1e-08: -4.6e-08) 21 ( 37.5%) |************************************************
[ -4.6e-08: -4.1e-08)  0 (  0.0%) |
[ -4.1e-08: -3.6e-08)  2 (  3.6%) |*****
[ -3.6e-08: -3.1e-08)  8 ( 14.3%) |******************
[ -3.1e-08: -2.7e-08)  3 (  5.4%) |*******
[ -2.7e-08: -2.2e-08)  2 (  3.6%) |*****
[ -2.2e-08: -1.7e-08)  0 (  0.0%) |
[ -1.7e-08: -1.2e-08)  1 (  1.8%) |**
[ -1.2e-08: -6.9e-09)  3 (  5.4%) |*******

Final geomean non-virtual intra-domain period: 56.0972 ns (17.8262 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 56.0972 ns (17.8262 MHz)

Incr Slack updates 1 in 5.042e-05 sec
Full Max Req/Worst Slack updates 1 in 5.856e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.5701e-05 sec
Flow timing analysis took 0.0176731 seconds (0.0153116 STA, 0.00236152 slack) (15 full updates: 0 setup, 0 hold, 15 combined).
VPR succeeded
The entire flow of VPR took 89.40 seconds (max_rss 405.0 MiB)
