// Seed: 2490613592
module module_0;
  wire id_2;
  module_0(
      .id_0(id_2), .id_1(1), .id_2(), .id_3(1), .id_4(id_1)
  );
  `define pp_3 0
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  logic id_3,
    input  wire  id_4,
    inout  wor   id_5,
    output tri0  id_6
);
  module_0 modCall_1 ();
  always @('b0) begin : LABEL_0
    id_0 <= id_3;
  end
endmodule
