TimeQuest Timing Analyzer report for processor
Sun Jul 30 13:28:45 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clk'
 27. Slow 1200mV 0C Model Hold: 'clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clk'
 40. Fast 1200mV 0C Model Hold: 'clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; processor                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 3.42 MHz ; 3.42 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+----------+------------------+
; Clock ; Slack    ; End Point TNS    ;
+-------+----------+------------------+
; clk   ; -145.806 ; -17815.397       ;
+-------+----------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.338 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -4723.644                        ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                               ;
+----------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                             ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -145.806 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.333      ; 147.137    ;
; -145.803 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.333      ; 147.134    ;
; -145.655 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.137      ; 146.290    ;
; -145.652 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.137      ; 146.287    ;
; -145.615 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.137      ; 146.250    ;
; -145.612 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.137      ; 146.247    ;
; -145.591 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.308      ; 146.897    ;
; -145.588 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.308      ; 146.894    ;
; -145.551 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.168      ; 146.217    ;
; -145.548 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.168      ; 146.214    ;
; -145.441 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.333      ; 146.772    ;
; -145.290 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.137      ; 145.925    ;
; -145.250 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.137      ; 145.885    ;
; -145.226 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.308      ; 146.532    ;
; -145.186 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.168      ; 145.852    ;
; -145.085 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.333      ; 146.416    ;
; -145.082 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.333      ; 146.413    ;
; -144.824 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.330      ; 146.152    ;
; -144.816 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.330      ; 146.144    ;
; -144.755 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.137      ; 145.390    ;
; -144.752 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.137      ; 145.387    ;
; -144.751 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.168      ; 145.417    ;
; -144.748 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.168      ; 145.414    ;
; -144.720 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.333      ; 146.051    ;
; -144.691 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.137      ; 145.326    ;
; -144.688 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.137      ; 145.323    ;
; -144.673 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.134      ; 145.305    ;
; -144.665 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.134      ; 145.297    ;
; -144.663 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.460      ; 145.621    ;
; -144.635 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.168      ; 145.301    ;
; -144.633 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.134      ; 145.265    ;
; -144.632 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.168      ; 145.298    ;
; -144.625 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.134      ; 145.257    ;
; -144.618 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.505      ; 145.621    ;
; -144.609 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.305      ; 145.912    ;
; -144.601 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.305      ; 145.904    ;
; -144.569 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.165      ; 145.232    ;
; -144.562 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.138      ; 145.198    ;
; -144.561 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.165      ; 145.224    ;
; -144.559 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.138      ; 145.195    ;
; -144.448 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.435      ; 145.381    ;
; -144.403 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.480      ; 145.381    ;
; -144.390 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.137      ; 145.025    ;
; -144.386 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.168      ; 145.052    ;
; -144.326 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.137      ; 144.961    ;
; -144.270 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.168      ; 144.936    ;
; -144.197 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.138      ; 144.833    ;
; -144.161 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.137      ; 144.796    ;
; -144.158 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.137      ; 144.793    ;
; -144.103 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.330      ; 145.431    ;
; -144.095 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.330      ; 145.423    ;
; -144.084 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.137      ; 144.719    ;
; -144.081 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.137      ; 144.716    ;
; -143.942 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.460      ; 144.900    ;
; -143.897 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.505      ; 144.900    ;
; -143.796 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.137      ; 144.431    ;
; -143.773 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.134      ; 144.405    ;
; -143.769 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.165      ; 144.432    ;
; -143.765 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.134      ; 144.397    ;
; -143.761 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.165      ; 144.424    ;
; -143.719 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.137      ; 144.354    ;
; -143.709 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.134      ; 144.341    ;
; -143.701 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.134      ; 144.333    ;
; -143.653 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.165      ; 144.316    ;
; -143.645 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.165      ; 144.308    ;
; -143.580 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.135      ; 144.213    ;
; -143.572 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.135      ; 144.205    ;
; -143.512 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.264      ; 144.774    ;
; -143.472 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.264      ; 144.734    ;
; -143.467 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.309      ; 144.774    ;
; -143.434 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.082      ; 144.014    ;
; -143.427 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.309      ; 144.734    ;
; -143.407 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.296      ; 144.701    ;
; -143.362 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.341      ; 144.701    ;
; -143.219 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.057      ; 143.774    ;
; -143.179 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.134      ; 143.811    ;
; -143.171 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.134      ; 143.803    ;
; -143.102 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.134      ; 143.734    ;
; -143.094 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.134      ; 143.726    ;
; -142.965 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.308      ; 144.271    ;
; -142.962 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.308      ; 144.268    ;
; -142.713 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.082      ; 143.293    ;
; -142.651 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; -0.101     ; 143.548    ;
; -142.648 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; -0.101     ; 143.545    ;
; -142.612 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.264      ; 143.874    ;
; -142.607 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.296      ; 143.901    ;
; -142.600 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.308      ; 143.906    ;
; -142.567 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.309      ; 143.874    ;
; -142.562 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.341      ; 143.901    ;
; -142.548 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.264      ; 143.810    ;
; -142.503 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.309      ; 143.810    ;
; -142.491 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.296      ; 143.785    ;
; -142.446 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.341      ; 143.785    ;
; -142.419 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.265      ; 143.682    ;
; -142.374 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.310      ; 143.682    ;
; -142.286 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; -0.101     ; 143.183    ;
; -142.283 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; -0.114     ; 143.167    ;
; -142.243 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; -0.114     ; 143.127    ;
; -142.178 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; -0.082     ; 143.094    ;
; -142.018 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.264      ; 143.280    ;
+----------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; UART_FSM:uart_fsm1|ram_ins_in[4]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.442      ; 1.002      ;
; 0.339 ; UART_FSM:uart_fsm1|ram_ins_in[5]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.442      ; 1.003      ;
; 0.341 ; UART_FSM:uart_fsm1|ram_ins_in[0]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.442      ; 1.005      ;
; 0.342 ; UART_FSM:uart_fsm1|ram_ins_in[7]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.442      ; 1.006      ;
; 0.348 ; UART_FSM:uart_fsm1|ram_ins_in[3]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.442      ; 1.012      ;
; 0.352 ; UART_FSM:uart_fsm1|ram_ins_in[1]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.442      ; 1.016      ;
; 0.367 ; UART_FSM:uart_fsm1|ram_ins_in[6]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.442      ; 1.031      ;
; 0.371 ; UART_FSM:uart_fsm1|ram_ins_addr[4]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.435      ; 1.028      ;
; 0.373 ; UART_FSM:uart_fsm1|ram_ins_addr[1]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.435      ; 1.030      ;
; 0.381 ; UART_FSM:uart_fsm1|ram_addr_img_in[2]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a184~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.040      ;
; 0.384 ; processor:cpu1|control_unit:CU1|INC_PC                              ; processor:cpu1|control_unit:CU1|INC_PC                                                                                  ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.386 ; UART_FSM:uart_fsm1|ram_addr_img_in[0]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a184~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.045      ;
; 0.388 ; UART_FSM:uart_fsm1|ram_ins_in[2]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.442      ; 1.052      ;
; 0.396 ; UART_FSM:uart_fsm1|ram_addr_img_in[9]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a256~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.436      ; 1.054      ;
; 0.399 ; UART_FSM:uart_fsm1|ram_ins_addr[5]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.435      ; 1.056      ;
; 0.401 ; processor:cpu1|control_unit:CU1|LD_IR_PC                            ; processor:cpu1|control_unit:CU1|LD_IR_PC                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; processor:cpu1|control_unit:CU1|CLR_PC                              ; processor:cpu1|control_unit:CU1|CLR_PC                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; UART_FSM:uart_fsm1|ram_ins_addr[6]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.435      ; 1.058      ;
; 0.401 ; UART_FSM:uart_fsm1|imgo_cnt_sel                                     ; UART_FSM:uart_fsm1|imgo_cnt_sel                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                  ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_RX1                             ; UART_FSM:uart_fsm1|next_state.STATE_RX1                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_RX2                             ; UART_FSM:uart_fsm1|next_state.STATE_RX2                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_RX3                             ; UART_FSM:uart_fsm1|next_state.STATE_RX3                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                         ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|ser_wr_en                                        ; UART_FSM:uart_fsm1|ser_wr_en                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|curr_state.STATE_END1                            ; UART_FSM:uart_fsm1|curr_state.STATE_END1                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|rx_rdy_clr                                       ; UART_FSM:uart_fsm1|rx_rdy_clr                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                  ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|ram_we_img_in                                    ; UART_FSM:uart_fsm1|ram_we_img_in                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|output_read_img_len[0]                           ; UART_FSM:uart_fsm1|output_read_img_len[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                        ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|start_flag                                       ; UART_FSM:uart_fsm1|start_flag                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|ram_ins_we                                       ; UART_FSM:uart_fsm1|ram_ins_we                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|led_rx                                           ; UART_FSM:uart_fsm1|led_rx                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|led_tx                                           ; UART_FSM:uart_fsm1|led_tx                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; UART_FSM:uart_fsm1|ram_ins_addr[2]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.435      ; 1.062      ;
; 0.407 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[0]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[0]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.428 ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA1                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|data[4]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|data[6]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; UART_FSM:uart_fsm1|ser_data_in[2]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[2]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; UART_FSM:uart_fsm1|ser_data_in[1]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[1]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.431 ; UART_FSM:uart_fsm1|curr_state.STATE_END2                            ; UART_FSM:uart_fsm1|curr_state.STATE_END3                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.698      ;
; 0.449 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_START                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.716      ;
; 0.452 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_DATA  ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_STOP                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.718      ;
; 0.457 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.724      ;
; 0.457 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|tx                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.724      ;
; 0.458 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_START ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.724      ;
; 0.460 ; UART_FSM:uart_fsm1|len_cnt[10]                                      ; UART_FSM:uart_fsm1|ram_addr_img_in[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.727      ;
; 0.460 ; UART_FSM:uart_fsm1|len_cnt[8]                                       ; UART_FSM:uart_fsm1|ram_addr_img_in[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.727      ;
; 0.470 ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|start_flag                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.737      ;
; 0.471 ; UART_FSM:uart_fsm1|mode.CMD_DEC                                     ; UART_FSM:uart_fsm1|curr_state.STATE_TX1                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.738      ;
; 0.483 ; UART_FSM:uart_fsm1|mode.CMD_DEC                                     ; UART_FSM:uart_fsm1|curr_state.STATE_RX2                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.750      ;
; 0.489 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_DATA  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.756      ;
; 0.553 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                         ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA2                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.562 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.829      ;
; 0.584 ; UART_FSM:uart_fsm1|len_cnt[9]                                       ; UART_FSM:uart_fsm1|ram_addr_img_in[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.851      ;
; 0.589 ; UART_FSM:uart_fsm1|ram_addr_img_in[3]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a184~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.248      ;
; 0.598 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a184~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.257      ;
; 0.599 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|data[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA2                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA3                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA4                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA5                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; UART_FSM:uart_fsm1|curr_state.STATE_START1                          ; UART_FSM:uart_fsm1|curr_state.STATE_START2                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; UART_FSM:uart_fsm1|ser_data_in[5]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[5]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; UART_FSM:uart_fsm1|ser_data_in[0]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[0]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[4]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; UART_FSM:uart_fsm1|ser_data_in[4]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[4]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.867      ;
; 0.602 ; UART_FSM:uart_fsm1|ser_data_in[6]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[6]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; UART_FSM:uart_fsm1|ser_data_in[7]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[7]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; UART_FSM:uart_fsm1|ser_data_in[3]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[3]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.869      ;
; 0.606 ; UART_FSM:uart_fsm1|len_cnt[11]                                      ; UART_FSM:uart_fsm1|ram_addr_img_in[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.873      ;
; 0.606 ; UART_FSM:uart_fsm1|ram_ins_addr[7]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.435      ; 1.263      ;
; 0.607 ; UART_FSM:uart_fsm1|ram_ins_addr[3]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.435      ; 1.264      ;
; 0.610 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[5]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.877      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_we_reg       ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 3.442 ; 4.013 ; Rise       ; clk             ;
; rx        ; clk        ; 4.806 ; 5.439 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -1.760 ; -2.283 ; Rise       ; clk             ;
; rx        ; clk        ; -1.923 ; -2.521 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 12.184 ; 12.294 ; Rise       ; clk             ;
; led_tx    ; clk        ; 11.310 ; 11.247 ; Rise       ; clk             ;
; tx        ; clk        ; 10.313 ; 10.589 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 11.742 ; 11.845 ; Rise       ; clk             ;
; led_tx    ; clk        ; 10.902 ; 10.840 ; Rise       ; clk             ;
; tx        ; clk        ; 10.009 ; 10.290 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary              ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 3.73 MHz ; 3.73 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+----------+-----------------+
; Clock ; Slack    ; End Point TNS   ;
+-------+----------+-----------------+
; clk   ; -133.753 ; -16254.025      ;
+-------+----------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.338 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -4655.312                       ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                ;
+----------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                             ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -133.753 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.307      ; 135.059    ;
; -133.750 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.307      ; 135.056    ;
; -133.699 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.130      ; 134.328    ;
; -133.696 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.130      ; 134.325    ;
; -133.669 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.130      ; 134.298    ;
; -133.666 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.130      ; 134.295    ;
; -133.563 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.284      ; 134.846    ;
; -133.560 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.284      ; 134.843    ;
; -133.556 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.155      ; 134.210    ;
; -133.553 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.155      ; 134.207    ;
; -133.426 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.307      ; 134.732    ;
; -133.372 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.130      ; 134.001    ;
; -133.342 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.130      ; 133.971    ;
; -133.236 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.284      ; 134.519    ;
; -133.229 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.155      ; 133.883    ;
; -133.083 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.307      ; 134.389    ;
; -133.080 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.307      ; 134.386    ;
; -132.868 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.303      ; 134.170    ;
; -132.860 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.156      ; 133.515    ;
; -132.857 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.156      ; 133.512    ;
; -132.855 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.130      ; 133.484    ;
; -132.854 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.303      ; 134.156    ;
; -132.852 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.130      ; 133.481    ;
; -132.825 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.130      ; 133.454    ;
; -132.822 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.130      ; 133.451    ;
; -132.814 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.126      ; 133.439    ;
; -132.800 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.126      ; 133.425    ;
; -132.791 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.410      ; 133.700    ;
; -132.784 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.126      ; 133.409    ;
; -132.770 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.126      ; 133.395    ;
; -132.756 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.307      ; 134.062    ;
; -132.753 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.449      ; 133.701    ;
; -132.741 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.156      ; 133.396    ;
; -132.738 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.156      ; 133.393    ;
; -132.708 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.132      ; 133.339    ;
; -132.705 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.132      ; 133.336    ;
; -132.678 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.280      ; 133.957    ;
; -132.671 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.151      ; 133.321    ;
; -132.664 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.280      ; 133.943    ;
; -132.657 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.151      ; 133.307    ;
; -132.601 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.387      ; 133.487    ;
; -132.563 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.426      ; 133.488    ;
; -132.533 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.156      ; 133.188    ;
; -132.528 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.130      ; 133.157    ;
; -132.498 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.130      ; 133.127    ;
; -132.414 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.156      ; 133.069    ;
; -132.381 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.132      ; 133.012    ;
; -132.322 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.131      ; 132.952    ;
; -132.319 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.131      ; 132.949    ;
; -132.259 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.131      ; 132.889    ;
; -132.256 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.131      ; 132.886    ;
; -132.198 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.303      ; 133.500    ;
; -132.184 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.303      ; 133.486    ;
; -132.121 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.410      ; 133.030    ;
; -132.083 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.449      ; 133.031    ;
; -131.995 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.131      ; 132.625    ;
; -131.975 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.152      ; 132.626    ;
; -131.970 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.126      ; 132.595    ;
; -131.961 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.152      ; 132.612    ;
; -131.956 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.126      ; 132.581    ;
; -131.940 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.126      ; 132.565    ;
; -131.932 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.131      ; 132.562    ;
; -131.926 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.126      ; 132.551    ;
; -131.856 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.152      ; 132.507    ;
; -131.842 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.152      ; 132.493    ;
; -131.823 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.128      ; 132.450    ;
; -131.809 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.128      ; 132.436    ;
; -131.737 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.233      ; 132.969    ;
; -131.707 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.233      ; 132.939    ;
; -131.699 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.272      ; 132.970    ;
; -131.669 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.272      ; 132.940    ;
; -131.630 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.076      ; 132.205    ;
; -131.593 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.259      ; 132.851    ;
; -131.555 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.298      ; 132.852    ;
; -131.440 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.053      ; 131.992    ;
; -131.437 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.127      ; 132.063    ;
; -131.423 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.127      ; 132.049    ;
; -131.374 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.127      ; 132.000    ;
; -131.360 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.127      ; 131.986    ;
; -131.149 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.284      ; 132.432    ;
; -131.146 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.284      ; 132.429    ;
; -130.960 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.076      ; 131.535    ;
; -130.897 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.260      ; 132.156    ;
; -130.893 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.233      ; 132.125    ;
; -130.882 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; -0.091     ; 131.790    ;
; -130.879 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; -0.091     ; 131.787    ;
; -130.863 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.233      ; 132.095    ;
; -130.859 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.299      ; 132.157    ;
; -130.855 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.272      ; 132.126    ;
; -130.825 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.272      ; 132.096    ;
; -130.822 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.284      ; 132.105    ;
; -130.778 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.260      ; 132.037    ;
; -130.746 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.235      ; 131.980    ;
; -130.740 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.299      ; 132.038    ;
; -130.708 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.274      ; 131.981    ;
; -130.576 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; -0.101     ; 131.474    ;
; -130.555 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; -0.091     ; 131.463    ;
; -130.546 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; -0.101     ; 131.444    ;
; -130.432 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; -0.075     ; 131.356    ;
; -130.360 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.234      ; 131.593    ;
+----------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; processor:cpu1|control_unit:CU1|INC_PC                              ; processor:cpu1|control_unit:CU1|INC_PC                                                                                  ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.344 ; UART_FSM:uart_fsm1|ram_ins_in[3]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.395      ; 0.940      ;
; 0.347 ; UART_FSM:uart_fsm1|ram_ins_in[4]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.395      ; 0.943      ;
; 0.348 ; UART_FSM:uart_fsm1|ram_ins_in[1]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.395      ; 0.944      ;
; 0.348 ; UART_FSM:uart_fsm1|ram_ins_in[5]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.395      ; 0.944      ;
; 0.349 ; UART_FSM:uart_fsm1|ram_ins_in[0]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.395      ; 0.945      ;
; 0.351 ; UART_FSM:uart_fsm1|ram_ins_in[7]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.395      ; 0.947      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|next_state.STATE_RX2                             ; UART_FSM:uart_fsm1|next_state.STATE_RX2                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|next_state.STATE_RX3                             ; UART_FSM:uart_fsm1|next_state.STATE_RX3                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|output_read_img_len[0]                           ; UART_FSM:uart_fsm1|output_read_img_len[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                        ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|led_tx                                           ; UART_FSM:uart_fsm1|led_tx                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|imgo_cnt_sel                                     ; UART_FSM:uart_fsm1|imgo_cnt_sel                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                  ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|next_state.STATE_RX1                             ; UART_FSM:uart_fsm1|next_state.STATE_RX1                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                         ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|ser_wr_en                                        ; UART_FSM:uart_fsm1|ser_wr_en                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|curr_state.STATE_END1                            ; UART_FSM:uart_fsm1|curr_state.STATE_END1                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|rx_rdy_clr                                       ; UART_FSM:uart_fsm1|rx_rdy_clr                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                  ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|ram_we_img_in                                    ; UART_FSM:uart_fsm1|ram_we_img_in                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; processor:cpu1|control_unit:CU1|LD_IR_PC                            ; processor:cpu1|control_unit:CU1|LD_IR_PC                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|start_flag                                       ; UART_FSM:uart_fsm1|start_flag                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; processor:cpu1|control_unit:CU1|CLR_PC                              ; processor:cpu1|control_unit:CU1|CLR_PC                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|ram_ins_we                                       ; UART_FSM:uart_fsm1|ram_ins_we                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|led_rx                                           ; UART_FSM:uart_fsm1|led_rx                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[0]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[0]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.608      ;
; 0.369 ; UART_FSM:uart_fsm1|ram_ins_addr[4]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.388      ; 0.958      ;
; 0.372 ; UART_FSM:uart_fsm1|ram_ins_addr[1]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.388      ; 0.961      ;
; 0.374 ; UART_FSM:uart_fsm1|ram_ins_in[6]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.395      ; 0.970      ;
; 0.386 ; UART_FSM:uart_fsm1|ram_addr_img_in[2]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a184~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.389      ; 0.976      ;
; 0.389 ; UART_FSM:uart_fsm1|ram_ins_in[2]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.395      ; 0.985      ;
; 0.389 ; UART_FSM:uart_fsm1|ram_addr_img_in[0]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a184~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.389      ; 0.979      ;
; 0.394 ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA1                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|data[4]                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|data[6]                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; UART_FSM:uart_fsm1|ram_ins_addr[5]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.388      ; 0.984      ;
; 0.395 ; UART_FSM:uart_fsm1|ser_data_in[2]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[2]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; UART_FSM:uart_fsm1|ser_data_in[1]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[1]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.398 ; UART_FSM:uart_fsm1|curr_state.STATE_END2                            ; UART_FSM:uart_fsm1|curr_state.STATE_END3                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.641      ;
; 0.400 ; UART_FSM:uart_fsm1|ram_addr_img_in[9]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a256~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.388      ; 0.989      ;
; 0.400 ; UART_FSM:uart_fsm1|ram_ins_addr[6]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.388      ; 0.989      ;
; 0.404 ; UART_FSM:uart_fsm1|ram_ins_addr[2]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.388      ; 0.993      ;
; 0.406 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_START                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.649      ;
; 0.407 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.650      ;
; 0.414 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_START ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.657      ;
; 0.415 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|tx                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.658      ;
; 0.417 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_DATA  ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_STOP                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.660      ;
; 0.425 ; UART_FSM:uart_fsm1|len_cnt[10]                                      ; UART_FSM:uart_fsm1|ram_addr_img_in[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.668      ;
; 0.425 ; UART_FSM:uart_fsm1|len_cnt[8]                                       ; UART_FSM:uart_fsm1|ram_addr_img_in[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.668      ;
; 0.425 ; UART_FSM:uart_fsm1|mode.CMD_DEC                                     ; UART_FSM:uart_fsm1|curr_state.STATE_TX1                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.425 ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|start_flag                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.668      ;
; 0.444 ; UART_FSM:uart_fsm1|mode.CMD_DEC                                     ; UART_FSM:uart_fsm1|curr_state.STATE_RX2                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.688      ;
; 0.450 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_DATA  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.693      ;
; 0.507 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                         ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA2                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.750      ;
; 0.516 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.537 ; UART_FSM:uart_fsm1|len_cnt[9]                                       ; UART_FSM:uart_fsm1|ram_addr_img_in[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.780      ;
; 0.543 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[4]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.787      ;
; 0.547 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|data[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA2                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA3                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.790      ;
; 0.547 ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA4                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA5                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; UART_FSM:uart_fsm1|ser_data_in[5]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[5]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; UART_FSM:uart_fsm1|ser_data_in[0]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[0]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; UART_FSM:uart_fsm1|curr_state.STATE_START1                          ; UART_FSM:uart_fsm1|curr_state.STATE_START2                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; UART_FSM:uart_fsm1|ser_data_in[4]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[4]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.792      ;
; 0.549 ; UART_FSM:uart_fsm1|ser_data_in[6]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[6]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; UART_FSM:uart_fsm1|ser_data_in[7]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[7]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.793      ;
; 0.550 ; UART_FSM:uart_fsm1|ser_data_in[3]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[3]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.794      ;
; 0.551 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[7]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.795      ;
; 0.552 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[5]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.796      ;
; 0.554 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[0]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.798      ;
; 0.555 ; UART_FSM:uart_fsm1|len_cnt[11]                                      ; UART_FSM:uart_fsm1|ram_addr_img_in[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.798      ;
; 0.567 ; UART_FSM:uart_fsm1|ram_ins_addr[7]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.388      ; 1.156      ;
; 0.568 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|data[5]              ; UART_FSM:uart_fsm1|ram_data_in_img_in[5]                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.811      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                    ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_we_reg       ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 3.077 ; 3.502 ; Rise       ; clk             ;
; rx        ; clk        ; 4.280 ; 4.839 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -1.544 ; -1.939 ; Rise       ; clk             ;
; rx        ; clk        ; -1.688 ; -2.137 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 11.148 ; 11.046 ; Rise       ; clk             ;
; led_tx    ; clk        ; 10.323 ; 10.115 ; Rise       ; clk             ;
; tx        ; clk        ; 9.159  ; 9.590  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 10.726 ; 10.627 ; Rise       ; clk             ;
; led_tx    ; clk        ; 9.933  ; 9.733  ; Rise       ; clk             ;
; tx        ; clk        ; 8.870  ; 9.302  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -74.472 ; -9120.673        ;
+-------+---------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.137 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -2579.502                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                               ;
+---------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -74.472 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.433     ; 74.526     ;
; -74.468 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.433     ; 74.522     ;
; -74.439 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.433     ; 74.493     ;
; -74.435 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.433     ; 74.489     ;
; -74.429 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.416     ; 74.500     ;
; -74.425 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.416     ; 74.496     ;
; -74.306 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.433     ; 74.360     ;
; -74.273 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.433     ; 74.327     ;
; -74.263 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.416     ; 74.334     ;
; -74.018 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.435     ; 74.070     ;
; -74.008 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.415     ; 74.080     ;
; -74.006 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.435     ; 74.058     ;
; -74.004 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.415     ; 74.076     ;
; -73.994 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.433     ; 74.048     ;
; -73.990 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.433     ; 74.044     ;
; -73.985 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.435     ; 74.037     ;
; -73.975 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.418     ; 74.044     ;
; -73.973 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.435     ; 74.025     ;
; -73.963 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.418     ; 74.032     ;
; -73.961 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.433     ; 74.015     ;
; -73.957 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.433     ; 74.011     ;
; -73.954 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.433     ; 74.008     ;
; -73.950 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.433     ; 74.004     ;
; -73.943 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.415     ; 74.015     ;
; -73.939 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.415     ; 74.011     ;
; -73.842 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.415     ; 73.914     ;
; -73.835 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.154      ; 74.976     ;
; -73.831 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.154      ; 74.972     ;
; -73.828 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.433     ; 73.882     ;
; -73.795 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.433     ; 73.849     ;
; -73.788 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.433     ; 73.842     ;
; -73.777 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.415     ; 73.849     ;
; -73.714 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.138      ; 74.839     ;
; -73.712 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.433     ; 73.766     ;
; -73.710 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.138      ; 74.835     ;
; -73.708 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.433     ; 73.762     ;
; -73.706 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.433     ; 73.760     ;
; -73.702 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.433     ; 73.756     ;
; -73.669 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.154      ; 74.810     ;
; -73.554 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.417     ; 73.624     ;
; -73.548 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.138      ; 74.673     ;
; -73.546 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.433     ; 73.600     ;
; -73.542 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.417     ; 73.612     ;
; -73.540 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.435     ; 73.592     ;
; -73.540 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.433     ; 73.594     ;
; -73.528 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.435     ; 73.580     ;
; -73.507 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.435     ; 73.559     ;
; -73.500 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.435     ; 73.552     ;
; -73.495 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.435     ; 73.547     ;
; -73.489 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.417     ; 73.559     ;
; -73.488 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.435     ; 73.540     ;
; -73.477 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.417     ; 73.547     ;
; -73.438 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.154      ; 74.579     ;
; -73.434 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.154      ; 74.575     ;
; -73.381 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.152      ; 74.520     ;
; -73.369 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.152      ; 74.508     ;
; -73.272 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.154      ; 74.413     ;
; -73.260 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.136      ; 74.383     ;
; -73.258 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.435     ; 73.310     ;
; -73.252 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.435     ; 73.304     ;
; -73.248 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.136      ; 74.371     ;
; -73.246 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.435     ; 73.298     ;
; -73.240 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.435     ; 73.292     ;
; -73.062 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.721      ; 74.270     ;
; -73.039 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.745      ; 74.271     ;
; -72.984 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.152      ; 74.123     ;
; -72.972 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.152      ; 74.111     ;
; -72.941 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.705      ; 74.133     ;
; -72.918 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.729      ; 74.134     ;
; -72.698 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.135      ; 73.820     ;
; -72.675 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.159      ; 73.821     ;
; -72.665 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.721      ; 73.873     ;
; -72.665 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.135      ; 73.787     ;
; -72.655 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.152      ; 73.794     ;
; -72.642 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.745      ; 73.874     ;
; -72.642 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.159      ; 73.788     ;
; -72.632 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.176      ; 73.795     ;
; -72.435 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.522      ; 73.444     ;
; -72.384 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.138      ; 73.509     ;
; -72.380 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.138      ; 73.505     ;
; -72.314 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.506      ; 73.307     ;
; -72.234 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.153      ; 73.374     ;
; -72.221 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; -0.051     ; 73.157     ;
; -72.220 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.135      ; 73.342     ;
; -72.218 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.138      ; 73.343     ;
; -72.217 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; -0.051     ; 73.153     ;
; -72.211 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.177      ; 73.375     ;
; -72.197 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.159      ; 73.343     ;
; -72.187 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.135      ; 73.309     ;
; -72.180 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.135      ; 73.302     ;
; -72.169 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.153      ; 73.309     ;
; -72.164 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.159      ; 73.310     ;
; -72.157 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.159      ; 73.303     ;
; -72.146 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.177      ; 73.310     ;
; -72.071 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; -0.064     ; 72.994     ;
; -72.055 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; -0.051     ; 72.991     ;
; -72.038 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.522      ; 73.047     ;
; -72.038 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; -0.064     ; 72.961     ;
; -72.028 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; -0.047     ; 72.968     ;
; -71.938 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; 0.135      ; 73.060     ;
+---------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.137 ; UART_FSM:uart_fsm1|ram_ins_in[4]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.467      ;
; 0.137 ; UART_FSM:uart_fsm1|ram_ins_in[5]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.467      ;
; 0.139 ; UART_FSM:uart_fsm1|ram_ins_in[0]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.469      ;
; 0.140 ; UART_FSM:uart_fsm1|ram_ins_in[3]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; UART_FSM:uart_fsm1|ram_ins_in[7]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.470      ;
; 0.143 ; UART_FSM:uart_fsm1|ram_ins_in[1]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.473      ;
; 0.149 ; UART_FSM:uart_fsm1|ram_ins_in[6]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.479      ;
; 0.155 ; UART_FSM:uart_fsm1|ram_ins_addr[1]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; UART_FSM:uart_fsm1|ram_ins_addr[4]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; UART_FSM:uart_fsm1|ram_ins_in[2]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.486      ;
; 0.162 ; UART_FSM:uart_fsm1|ram_addr_img_in[2]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a184~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.493      ;
; 0.165 ; UART_FSM:uart_fsm1|ram_ins_addr[6]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; UART_FSM:uart_fsm1|ram_addr_img_in[0]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a184~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.497      ;
; 0.167 ; UART_FSM:uart_fsm1|ram_addr_img_in[9]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a256~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.226      ; 0.497      ;
; 0.167 ; UART_FSM:uart_fsm1|ram_ins_addr[5]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.223      ; 0.494      ;
; 0.169 ; UART_FSM:uart_fsm1|ram_ins_addr[2]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.223      ; 0.496      ;
; 0.173 ; processor:cpu1|control_unit:CU1|INC_PC                              ; processor:cpu1|control_unit:CU1|INC_PC                                                                                  ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|next_state.STATE_RX1                             ; UART_FSM:uart_fsm1|next_state.STATE_RX1                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|next_state.STATE_RX2                             ; UART_FSM:uart_fsm1|next_state.STATE_RX2                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|next_state.STATE_RX3                             ; UART_FSM:uart_fsm1|next_state.STATE_RX3                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                         ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                                                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|ser_wr_en                                        ; UART_FSM:uart_fsm1|ser_wr_en                                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|curr_state.STATE_END1                            ; UART_FSM:uart_fsm1|curr_state.STATE_END1                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|rx_rdy_clr                                       ; UART_FSM:uart_fsm1|rx_rdy_clr                                                                                           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                  ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|ram_we_img_in                                    ; UART_FSM:uart_fsm1|ram_we_img_in                                                                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|output_read_img_len[0]                           ; UART_FSM:uart_fsm1|output_read_img_len[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                        ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:cpu1|control_unit:CU1|LD_IR_PC                            ; processor:cpu1|control_unit:CU1|LD_IR_PC                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|start_flag                                       ; UART_FSM:uart_fsm1|start_flag                                                                                           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:cpu1|control_unit:CU1|CLR_PC                              ; processor:cpu1|control_unit:CU1|CLR_PC                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|ram_ins_we                                       ; UART_FSM:uart_fsm1|ram_ins_we                                                                                           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|led_rx                                           ; UART_FSM:uart_fsm1|led_rx                                                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|led_tx                                           ; UART_FSM:uart_fsm1|led_tx                                                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|imgo_cnt_sel                                     ; UART_FSM:uart_fsm1|imgo_cnt_sel                                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                  ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[0]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[0]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|data[4]                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|data[6]                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA1                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; UART_FSM:uart_fsm1|ser_data_in[2]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[2]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; UART_FSM:uart_fsm1|ser_data_in[1]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[1]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; UART_FSM:uart_fsm1|curr_state.STATE_END2                            ; UART_FSM:uart_fsm1|curr_state.STATE_END3                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.316      ;
; 0.200 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_DATA  ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_STOP                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.326      ;
; 0.206 ; UART_FSM:uart_fsm1|len_cnt[10]                                      ; UART_FSM:uart_fsm1|ram_addr_img_in[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.332      ;
; 0.206 ; UART_FSM:uart_fsm1|len_cnt[8]                                       ; UART_FSM:uart_fsm1|ram_addr_img_in[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.332      ;
; 0.206 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.331      ;
; 0.207 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_START                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.333      ;
; 0.213 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_START ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.339      ;
; 0.213 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.338      ;
; 0.213 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|tx                                                                    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.338      ;
; 0.218 ; UART_FSM:uart_fsm1|mode.CMD_DEC                                     ; UART_FSM:uart_fsm1|curr_state.STATE_RX2                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.344      ;
; 0.219 ; UART_FSM:uart_fsm1|mode.CMD_DEC                                     ; UART_FSM:uart_fsm1|curr_state.STATE_TX1                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.345      ;
; 0.220 ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|start_flag                                                                                           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.346      ;
; 0.223 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_DATA  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.348      ;
; 0.227 ; processor:cpu1|control_unit:CU1|PASS_AC                             ; processor:cpu1|datapath:DP1|register19:RK|data_out[3]                                                                   ; clk          ; clk         ; -0.500       ; 0.613      ; 0.444      ;
; 0.228 ; processor:cpu1|control_unit:CU1|PASS_AC                             ; processor:cpu1|datapath:DP1|register19:RK|data_out[0]                                                                   ; clk          ; clk         ; -0.500       ; 0.613      ; 0.445      ;
; 0.247 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                         ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA2                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.373      ;
; 0.253 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; UART_FSM:uart_fsm1|ram_ins_addr[7]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.223      ; 0.580      ;
; 0.255 ; UART_FSM:uart_fsm1|ram_addr_img_in[3]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a184~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.586      ;
; 0.256 ; UART_FSM:uart_fsm1|ram_ins_addr[3]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.223      ; 0.583      ;
; 0.259 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ram:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a184~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.590      ;
; 0.260 ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA2                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA3                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|data[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; UART_FSM:uart_fsm1|curr_state.STATE_START1                          ; UART_FSM:uart_fsm1|curr_state.STATE_START2                                                                              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; UART_FSM:uart_fsm1|ser_data_in[5]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[5]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; UART_FSM:uart_fsm1|ser_data_in[4]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[4]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; UART_FSM:uart_fsm1|ser_data_in[0]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[0]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA4                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA5                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; UART_FSM:uart_fsm1|ser_data_in[6]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[6]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; UART_FSM:uart_fsm1|ser_data_in[7]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[7]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; UART_FSM:uart_fsm1|ser_data_in[3]                                   ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|data[3]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.390      ;
; 0.266 ; UART_FSM:uart_fsm1|len_cnt[9]                                       ; UART_FSM:uart_fsm1|ram_addr_img_in[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|data[5]              ; UART_FSM:uart_fsm1|ram_data_in_img_in[5]                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.393      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                         ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_END1     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_END2     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_END3     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX2      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX3      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_START1   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_START2   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|imgo_cnt_sel              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[12]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[13]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[14]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[15]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[16]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[17]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[18]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[19]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[20]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[21]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[22]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[23]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[16]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[17]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[18]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[19]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[20]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[21]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[22]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[23]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|led_rx                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|led_tx                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[16]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[17]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[18]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[19]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[20]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[21]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[22]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[23]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|mode.CMD_DEC              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|next_state.STATE_RX1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|next_state.STATE_RX2      ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.671 ; 2.534 ; Rise       ; clk             ;
; rx        ; clk        ; 2.364 ; 3.172 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.840 ; -1.692 ; Rise       ; clk             ;
; rx        ; clk        ; -0.918 ; -1.812 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led_rx    ; clk        ; 6.294 ; 6.744 ; Rise       ; clk             ;
; led_tx    ; clk        ; 5.817 ; 6.169 ; Rise       ; clk             ;
; tx        ; clk        ; 5.930 ; 6.024 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led_rx    ; clk        ; 6.066 ; 6.498 ; Rise       ; clk             ;
; led_tx    ; clk        ; 5.608 ; 5.946 ; Rise       ; clk             ;
; tx        ; clk        ; 5.768 ; 5.870 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -145.806   ; 0.137 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -145.806   ; 0.137 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -17815.397 ; 0.0   ; 0.0      ; 0.0     ; -4723.644           ;
;  clk             ; -17815.397 ; 0.000 ; N/A      ; N/A     ; -4723.644           ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 3.442 ; 4.013 ; Rise       ; clk             ;
; rx        ; clk        ; 4.806 ; 5.439 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.840 ; -1.692 ; Rise       ; clk             ;
; rx        ; clk        ; -0.918 ; -1.812 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 12.184 ; 12.294 ; Rise       ; clk             ;
; led_tx    ; clk        ; 11.310 ; 11.247 ; Rise       ; clk             ;
; tx        ; clk        ; 10.313 ; 10.589 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led_rx    ; clk        ; 6.066 ; 6.498 ; Rise       ; clk             ;
; led_tx    ; clk        ; 5.608 ; 5.946 ; Rise       ; clk             ;
; tx        ; clk        ; 5.768 ; 5.870 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_rx        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_tx        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rx                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; led_rx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_tx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; led_rx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_tx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; led_rx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_tx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------+
; Setup Transfers                                                                   ;
+------------+----------+--------------+--------------+--------------+--------------+
; From Clock ; To Clock ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths     ;
+------------+----------+--------------+--------------+--------------+--------------+
; clk        ; clk      ; > 2147483647 ; > 2147483647 ; > 2147483647 ; > 2147483647 ;
+------------+----------+--------------+--------------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Hold Transfers                                                                    ;
+------------+----------+--------------+--------------+--------------+--------------+
; From Clock ; To Clock ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths     ;
+------------+----------+--------------+--------------+--------------+--------------+
; clk        ; clk      ; > 2147483647 ; > 2147483647 ; > 2147483647 ; > 2147483647 ;
+------------+----------+--------------+--------------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Jul 30 13:28:40 2017
Info: Command: quartus_sta processor -c processor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Warning (332125): Found combinational loop of 16 nodes
    Warning (332126): Node "cpu1|DP1|AC|data_out[18]~29|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux0~3|datac"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux0~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~36|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~36|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[18]~29|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~36|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~36|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~2|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~36|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~36|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~1|datac"
Warning (332125): Found combinational loop of 20 nodes
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux1~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~34|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~34|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[17]~13|datac"
    Warning (332126): Node "cpu1|DP1|AC|data_out[17]~13|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[17]~14|datac"
    Warning (332126): Node "cpu1|DP1|AC|data_out[17]~14|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux1~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~34|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~34|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~34|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~34|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~3|datad"
Warning (332125): Found combinational loop of 18 nodes
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux2~5|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~32|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~32|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~5|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~5|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[16]~16|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out[16]~16|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux2~4|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux2~4|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux2~5|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~32|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~32|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~5|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~32|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~32|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~5|datac"
Warning (332125): Found combinational loop of 16 nodes
    Warning (332126): Node "cpu1|DP1|AC|data_out[15]~12|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux3~1|datad"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux3~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~30|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[15]~12|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~30|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~1|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~30|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~1|datad"
Warning (332125): Found combinational loop of 16 nodes
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux4~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~28|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~28|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[14]~11|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out[14]~11|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux4~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~28|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~28|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~1|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~28|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~28|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~1|datad"
Warning (332125): Found combinational loop of 16 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~26|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~26|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~1|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[13]~8|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out[13]~8|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[15]~9|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[15]~9|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~26|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~26|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~26|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~26|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~1|datad"
Warning (332125): Found combinational loop of 16 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~3|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux6~1|datac"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux6~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~24|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~24|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~16|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~16|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~24|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~24|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~2|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~16|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~24|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~24|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~2|dataa"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux7~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~6|datab"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~1|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~2|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[11]~28|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out[11]~28|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux7~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~22|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~22|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~2|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~22|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~22|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~22|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~22|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~3|datac"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~20|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~20|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[10]~23|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[10]~23|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux8~3|datad"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux8~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~20|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~20|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~7|datac"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~7|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~20|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~20|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~3|datac"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~18|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~18|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[9]~26|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[9]~26|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux9~3|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux9~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~9|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~9|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~2|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~3|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~18|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~18|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~18|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~18|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~3|datab"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~16|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~16|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[8]~25|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[8]~25|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux10~3|datad"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux10~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~16|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~16|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~3|datac"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~8|datad"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~8|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~2|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~16|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~16|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~3|dataa"
Warning (332125): Found combinational loop of 25 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~14|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~14|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~3|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~5|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~5|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[7]~22|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[7]~22|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux11~3|datac"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux11~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~5|datab"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~5|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~5|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~14|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~14|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~14|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~14|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~2|datad"
Warning (332125): Found combinational loop of 25 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~12|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~12|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~4|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~4|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[6]~21|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[6]~21|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux12~3|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux12~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~4|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~12|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~12|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~12|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~12|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~2|datab"
Warning (332125): Found combinational loop of 25 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~10|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~10|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~2|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~3|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~3|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[5]~20|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[5]~20|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux13~3|datac"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux13~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~10|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~10|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~10|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~10|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~3|datad"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~3|datab"
Warning (332125): Found combinational loop of 25 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~8|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~8|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~2|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[4]~19|datac"
    Warning (332126): Node "cpu1|DP1|AC|data_out[4]~19|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux14~3|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux14~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~2|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~8|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~8|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~8|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~8|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~2|dataa"
Warning (332125): Found combinational loop of 25 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~6|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~2|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~1|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[3]~18|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[3]~18|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux15~3|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux15~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~6|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~3|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~6|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~2|datab"
Warning (332125): Found combinational loop of 25 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~0|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~0|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[2]~17|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[2]~17|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux16~3|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux16~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~0|datad"
    Warning (332126): Node "cpu1|DP1|ALU|C_bus~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out2~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~2|dataa"
Warning (332125): Found combinational loop of 25 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~13|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~13|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[1]~24|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[1]~24|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux17~3|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux17~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~10|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~10|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~1|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~11|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~11|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~12|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~12|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~0|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~13|dataa"
Warning (332125): Found combinational loop of 21 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[0]~27|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[0]~27|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux18~3|dataa"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux18~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add2~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~0|datac"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -145.806
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -145.806    -17815.397 clk 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.338         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -4723.644 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -133.753
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -133.753    -16254.025 clk 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.338         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -4655.312 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -74.472
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -74.472     -9120.673 clk 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.137         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -2579.502 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 430 warnings
    Info: Peak virtual memory: 585 megabytes
    Info: Processing ended: Sun Jul 30 13:28:45 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


