                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.6.0 #9615 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim2
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _TIM2_DeInit
                                     12 	.globl _TIM2_TimeBaseInit
                                     13 	.globl _TIM2_OC1Init
                                     14 	.globl _TIM2_OC2Init
                                     15 	.globl _TIM2_OC3Init
                                     16 	.globl _TIM2_ICInit
                                     17 	.globl _TIM2_PWMIConfig
                                     18 	.globl _TIM2_Cmd
                                     19 	.globl _TIM2_ITConfig
                                     20 	.globl _TIM2_UpdateDisableConfig
                                     21 	.globl _TIM2_UpdateRequestConfig
                                     22 	.globl _TIM2_SelectOnePulseMode
                                     23 	.globl _TIM2_PrescalerConfig
                                     24 	.globl _TIM2_ForcedOC1Config
                                     25 	.globl _TIM2_ForcedOC2Config
                                     26 	.globl _TIM2_ForcedOC3Config
                                     27 	.globl _TIM2_ARRPreloadConfig
                                     28 	.globl _TIM2_OC1PreloadConfig
                                     29 	.globl _TIM2_OC2PreloadConfig
                                     30 	.globl _TIM2_OC3PreloadConfig
                                     31 	.globl _TIM2_GenerateEvent
                                     32 	.globl _TIM2_OC1PolarityConfig
                                     33 	.globl _TIM2_OC2PolarityConfig
                                     34 	.globl _TIM2_OC3PolarityConfig
                                     35 	.globl _TIM2_CCxCmd
                                     36 	.globl _TIM2_SelectOCxM
                                     37 	.globl _TIM2_SetCounter
                                     38 	.globl _TIM2_SetAutoreload
                                     39 	.globl _TIM2_SetCompare1
                                     40 	.globl _TIM2_SetCompare2
                                     41 	.globl _TIM2_SetCompare3
                                     42 	.globl _TIM2_SetIC1Prescaler
                                     43 	.globl _TIM2_SetIC2Prescaler
                                     44 	.globl _TIM2_SetIC3Prescaler
                                     45 	.globl _TIM2_GetCapture1
                                     46 	.globl _TIM2_GetCapture2
                                     47 	.globl _TIM2_GetCapture3
                                     48 	.globl _TIM2_GetCounter
                                     49 	.globl _TIM2_GetPrescaler
                                     50 	.globl _TIM2_GetFlagStatus
                                     51 	.globl _TIM2_ClearFlag
                                     52 	.globl _TIM2_GetITStatus
                                     53 	.globl _TIM2_ClearITPendingBit
                                     54 ;--------------------------------------------------------
                                     55 ; ram data
                                     56 ;--------------------------------------------------------
                                     57 	.area DATA
                                     58 ;--------------------------------------------------------
                                     59 ; ram data
                                     60 ;--------------------------------------------------------
                                     61 	.area INITIALIZED
                                     62 ;--------------------------------------------------------
                                     63 ; absolute external ram data
                                     64 ;--------------------------------------------------------
                                     65 	.area DABS (ABS)
                                     66 ;--------------------------------------------------------
                                     67 ; global & static initialisations
                                     68 ;--------------------------------------------------------
                                     69 	.area HOME
                                     70 	.area GSINIT
                                     71 	.area GSFINAL
                                     72 	.area GSINIT
                                     73 ;--------------------------------------------------------
                                     74 ; Home
                                     75 ;--------------------------------------------------------
                                     76 	.area HOME
                                     77 	.area HOME
                                     78 ;--------------------------------------------------------
                                     79 ; code
                                     80 ;--------------------------------------------------------
                                     81 	.area CODE
                           000000    82 	Sstm8s_tim2$TIM2_DeInit$0 ==.
                                     83 ;	StdPeriphLib/src/stm8s_tim2.c: 52: void TIM2_DeInit(void)
                                     84 ;	-----------------------------------------
                                     85 ;	 function TIM2_DeInit
                                     86 ;	-----------------------------------------
      000000                         87 _TIM2_DeInit:
      000000 3Bu00u01         [ 1]   88 	push	_fp_+1
      000003 3Bu00u00         [ 1]   89 	push	_fp_
      000006 90 96            [ 1]   90 	ldw	y, sp
      000008 90 CFu00u00      [ 2]   91 	ldw	_fp_, y
                           00000C    92 	Sstm8s_tim2$TIM2_DeInit$1 ==.
                           00000C    93 	Sstm8s_tim2$TIM2_DeInit$2 ==.
                                     94 ;	StdPeriphLib/src/stm8s_tim2.c: 54: TIM2->CR1 = (uint8_t)TIM2_CR1_RESET_VALUE;
      00000C 35 00 53 00      [ 1]   95 	mov	0x5300+0, #0x00
                           000010    96 	Sstm8s_tim2$TIM2_DeInit$3 ==.
                                     97 ;	StdPeriphLib/src/stm8s_tim2.c: 55: TIM2->IER = (uint8_t)TIM2_IER_RESET_VALUE;
      000010 35 00 53 01      [ 1]   98 	mov	0x5301+0, #0x00
                           000014    99 	Sstm8s_tim2$TIM2_DeInit$4 ==.
                                    100 ;	StdPeriphLib/src/stm8s_tim2.c: 56: TIM2->SR2 = (uint8_t)TIM2_SR2_RESET_VALUE;
      000014 35 00 53 03      [ 1]  101 	mov	0x5303+0, #0x00
                           000018   102 	Sstm8s_tim2$TIM2_DeInit$5 ==.
                                    103 ;	StdPeriphLib/src/stm8s_tim2.c: 59: TIM2->CCER1 = (uint8_t)TIM2_CCER1_RESET_VALUE;
      000018 35 00 53 08      [ 1]  104 	mov	0x5308+0, #0x00
                           00001C   105 	Sstm8s_tim2$TIM2_DeInit$6 ==.
                                    106 ;	StdPeriphLib/src/stm8s_tim2.c: 60: TIM2->CCER2 = (uint8_t)TIM2_CCER2_RESET_VALUE;
      00001C 35 00 53 09      [ 1]  107 	mov	0x5309+0, #0x00
                           000020   108 	Sstm8s_tim2$TIM2_DeInit$7 ==.
                                    109 ;	StdPeriphLib/src/stm8s_tim2.c: 64: TIM2->CCER1 = (uint8_t)TIM2_CCER1_RESET_VALUE;
      000020 35 00 53 08      [ 1]  110 	mov	0x5308+0, #0x00
                           000024   111 	Sstm8s_tim2$TIM2_DeInit$8 ==.
                                    112 ;	StdPeriphLib/src/stm8s_tim2.c: 65: TIM2->CCER2 = (uint8_t)TIM2_CCER2_RESET_VALUE;
      000024 35 00 53 09      [ 1]  113 	mov	0x5309+0, #0x00
                           000028   114 	Sstm8s_tim2$TIM2_DeInit$9 ==.
                                    115 ;	StdPeriphLib/src/stm8s_tim2.c: 66: TIM2->CCMR1 = (uint8_t)TIM2_CCMR1_RESET_VALUE;
      000028 35 00 53 05      [ 1]  116 	mov	0x5305+0, #0x00
                           00002C   117 	Sstm8s_tim2$TIM2_DeInit$10 ==.
                                    118 ;	StdPeriphLib/src/stm8s_tim2.c: 67: TIM2->CCMR2 = (uint8_t)TIM2_CCMR2_RESET_VALUE;
      00002C 35 00 53 06      [ 1]  119 	mov	0x5306+0, #0x00
                           000030   120 	Sstm8s_tim2$TIM2_DeInit$11 ==.
                                    121 ;	StdPeriphLib/src/stm8s_tim2.c: 68: TIM2->CCMR3 = (uint8_t)TIM2_CCMR3_RESET_VALUE;
      000030 35 00 53 07      [ 1]  122 	mov	0x5307+0, #0x00
                           000034   123 	Sstm8s_tim2$TIM2_DeInit$12 ==.
                                    124 ;	StdPeriphLib/src/stm8s_tim2.c: 69: TIM2->CNTRH = (uint8_t)TIM2_CNTRH_RESET_VALUE;
      000034 35 00 53 0A      [ 1]  125 	mov	0x530a+0, #0x00
                           000038   126 	Sstm8s_tim2$TIM2_DeInit$13 ==.
                                    127 ;	StdPeriphLib/src/stm8s_tim2.c: 70: TIM2->CNTRL = (uint8_t)TIM2_CNTRL_RESET_VALUE;
      000038 35 00 53 0B      [ 1]  128 	mov	0x530b+0, #0x00
                           00003C   129 	Sstm8s_tim2$TIM2_DeInit$14 ==.
                                    130 ;	StdPeriphLib/src/stm8s_tim2.c: 71: TIM2->PSCR = (uint8_t)TIM2_PSCR_RESET_VALUE;
      00003C 35 00 53 0C      [ 1]  131 	mov	0x530c+0, #0x00
                           000040   132 	Sstm8s_tim2$TIM2_DeInit$15 ==.
                                    133 ;	StdPeriphLib/src/stm8s_tim2.c: 72: TIM2->ARRH  = (uint8_t)TIM2_ARRH_RESET_VALUE;
      000040 35 FF 53 0D      [ 1]  134 	mov	0x530d+0, #0xff
                           000044   135 	Sstm8s_tim2$TIM2_DeInit$16 ==.
                                    136 ;	StdPeriphLib/src/stm8s_tim2.c: 73: TIM2->ARRL  = (uint8_t)TIM2_ARRL_RESET_VALUE;
      000044 35 FF 53 0E      [ 1]  137 	mov	0x530e+0, #0xff
                           000048   138 	Sstm8s_tim2$TIM2_DeInit$17 ==.
                                    139 ;	StdPeriphLib/src/stm8s_tim2.c: 74: TIM2->CCR1H = (uint8_t)TIM2_CCR1H_RESET_VALUE;
      000048 35 00 53 0F      [ 1]  140 	mov	0x530f+0, #0x00
                           00004C   141 	Sstm8s_tim2$TIM2_DeInit$18 ==.
                                    142 ;	StdPeriphLib/src/stm8s_tim2.c: 75: TIM2->CCR1L = (uint8_t)TIM2_CCR1L_RESET_VALUE;
      00004C 35 00 53 10      [ 1]  143 	mov	0x5310+0, #0x00
                           000050   144 	Sstm8s_tim2$TIM2_DeInit$19 ==.
                                    145 ;	StdPeriphLib/src/stm8s_tim2.c: 76: TIM2->CCR2H = (uint8_t)TIM2_CCR2H_RESET_VALUE;
      000050 35 00 53 11      [ 1]  146 	mov	0x5311+0, #0x00
                           000054   147 	Sstm8s_tim2$TIM2_DeInit$20 ==.
                                    148 ;	StdPeriphLib/src/stm8s_tim2.c: 77: TIM2->CCR2L = (uint8_t)TIM2_CCR2L_RESET_VALUE;
      000054 35 00 53 12      [ 1]  149 	mov	0x5312+0, #0x00
                           000058   150 	Sstm8s_tim2$TIM2_DeInit$21 ==.
                                    151 ;	StdPeriphLib/src/stm8s_tim2.c: 78: TIM2->CCR3H = (uint8_t)TIM2_CCR3H_RESET_VALUE;
      000058 35 00 53 13      [ 1]  152 	mov	0x5313+0, #0x00
                           00005C   153 	Sstm8s_tim2$TIM2_DeInit$22 ==.
                                    154 ;	StdPeriphLib/src/stm8s_tim2.c: 79: TIM2->CCR3L = (uint8_t)TIM2_CCR3L_RESET_VALUE;
      00005C 35 00 53 14      [ 1]  155 	mov	0x5314+0, #0x00
                           000060   156 	Sstm8s_tim2$TIM2_DeInit$23 ==.
                                    157 ;	StdPeriphLib/src/stm8s_tim2.c: 80: TIM2->SR1 = (uint8_t)TIM2_SR1_RESET_VALUE;
      000060 35 00 53 02      [ 1]  158 	mov	0x5302+0, #0x00
                           000064   159 	Sstm8s_tim2$TIM2_DeInit$24 ==.
                                    160 ;	StdPeriphLib/src/stm8s_tim2.c: 81: }
                           000064   161 	Sstm8s_tim2$TIM2_DeInit$25 ==.
                           000064   162 	XG$TIM2_DeInit$0$0 ==.
      000064 32u00u00         [ 1]  163 	pop	_fp_
      000067 32u00u01         [ 1]  164 	pop	_fp_+1
      00006A 81               [ 4]  165 	ret
                           00006B   166 	Sstm8s_tim2$TIM2_DeInit$26 ==.
                           00006B   167 	Sstm8s_tim2$TIM2_TimeBaseInit$27 ==.
                                    168 ;	StdPeriphLib/src/stm8s_tim2.c: 89: void TIM2_TimeBaseInit( TIM2_Prescaler_TypeDef TIM2_Prescaler,
                                    169 ;	-----------------------------------------
                                    170 ;	 function TIM2_TimeBaseInit
                                    171 ;	-----------------------------------------
      00006B                        172 _TIM2_TimeBaseInit:
      00006B 3Bu00u01         [ 1]  173 	push	_fp_+1
      00006E 3Bu00u00         [ 1]  174 	push	_fp_
      000071 90 96            [ 1]  175 	ldw	y, sp
      000073 90 CFu00u00      [ 2]  176 	ldw	_fp_, y
                           000077   177 	Sstm8s_tim2$TIM2_TimeBaseInit$28 ==.
      000077 52 02            [ 2]  178 	sub	sp, #2
                           000079   179 	Sstm8s_tim2$TIM2_TimeBaseInit$29 ==.
                                    180 ;	StdPeriphLib/src/stm8s_tim2.c: 93: TIM2->PSCR = (uint8_t)(TIM2_Prescaler);
      000079 AE 53 0C         [ 2]  181 	ldw	x, #0x530c
      00007C 7B 07            [ 1]  182 	ld	a, (0x07, sp)
      00007E F7               [ 1]  183 	ld	(x), a
                           00007F   184 	Sstm8s_tim2$TIM2_TimeBaseInit$30 ==.
                                    185 ;	StdPeriphLib/src/stm8s_tim2.c: 95: TIM2->ARRH = (uint8_t)(TIM2_Period >> 8);
      00007F 7B 08            [ 1]  186 	ld	a, (0x08, sp)
      000081 0F 01            [ 1]  187 	clr	(0x01, sp)
      000083 AE 53 0D         [ 2]  188 	ldw	x, #0x530d
      000086 F7               [ 1]  189 	ld	(x), a
                           000087   190 	Sstm8s_tim2$TIM2_TimeBaseInit$31 ==.
                                    191 ;	StdPeriphLib/src/stm8s_tim2.c: 96: TIM2->ARRL = (uint8_t)(TIM2_Period);
      000087 7B 09            [ 1]  192 	ld	a, (0x09, sp)
      000089 AE 53 0E         [ 2]  193 	ldw	x, #0x530e
      00008C F7               [ 1]  194 	ld	(x), a
                           00008D   195 	Sstm8s_tim2$TIM2_TimeBaseInit$32 ==.
                                    196 ;	StdPeriphLib/src/stm8s_tim2.c: 97: }
      00008D 5B 02            [ 2]  197 	addw	sp, #2
                           00008F   198 	Sstm8s_tim2$TIM2_TimeBaseInit$33 ==.
                           00008F   199 	XG$TIM2_TimeBaseInit$0$0 ==.
      00008F 32u00u00         [ 1]  200 	pop	_fp_
      000092 32u00u01         [ 1]  201 	pop	_fp_+1
      000095 81               [ 4]  202 	ret
                           000096   203 	Sstm8s_tim2$TIM2_TimeBaseInit$34 ==.
                           000096   204 	Sstm8s_tim2$TIM2_OC1Init$35 ==.
                                    205 ;	StdPeriphLib/src/stm8s_tim2.c: 108: void TIM2_OC1Init(TIM2_OCMode_TypeDef TIM2_OCMode,
                                    206 ;	-----------------------------------------
                                    207 ;	 function TIM2_OC1Init
                                    208 ;	-----------------------------------------
      000096                        209 _TIM2_OC1Init:
      000096 3Bu00u01         [ 1]  210 	push	_fp_+1
      000099 3Bu00u00         [ 1]  211 	push	_fp_
      00009C 90 96            [ 1]  212 	ldw	y, sp
      00009E 90 CFu00u00      [ 2]  213 	ldw	_fp_, y
                           0000A2   214 	Sstm8s_tim2$TIM2_OC1Init$36 ==.
      0000A2 52 04            [ 2]  215 	sub	sp, #4
                           0000A4   216 	Sstm8s_tim2$TIM2_OC1Init$37 ==.
                                    217 ;	StdPeriphLib/src/stm8s_tim2.c: 119: TIM2->CCER1 &= (uint8_t)(~( TIM2_CCER1_CC1E | TIM2_CCER1_CC1P));
      0000A4 AE 53 08         [ 2]  218 	ldw	x, #0x5308
      0000A7 F6               [ 1]  219 	ld	a, (x)
      0000A8 A4 FC            [ 1]  220 	and	a, #0xfc
      0000AA F7               [ 1]  221 	ld	(x), a
                           0000AB   222 	Sstm8s_tim2$TIM2_OC1Init$38 ==.
                                    223 ;	StdPeriphLib/src/stm8s_tim2.c: 121: TIM2->CCER1 |= (uint8_t)((uint8_t)(TIM2_OutputState & TIM2_CCER1_CC1E ) |
      0000AB AE 53 08         [ 2]  224 	ldw	x, #0x5308
      0000AE F6               [ 1]  225 	ld	a, (x)
      0000AF 6B 04            [ 1]  226 	ld	(0x04, sp), a
      0000B1 7B 0A            [ 1]  227 	ld	a, (0x0a, sp)
      0000B3 A4 01            [ 1]  228 	and	a, #0x01
      0000B5 6B 03            [ 1]  229 	ld	(0x03, sp), a
                           0000B7   230 	Sstm8s_tim2$TIM2_OC1Init$39 ==.
                                    231 ;	StdPeriphLib/src/stm8s_tim2.c: 122: (uint8_t)(TIM2_OCPolarity & TIM2_CCER1_CC1P));
      0000B7 7B 0D            [ 1]  232 	ld	a, (0x0d, sp)
      0000B9 A4 02            [ 1]  233 	and	a, #0x02
      0000BB 1A 03            [ 1]  234 	or	a, (0x03, sp)
      0000BD 1A 04            [ 1]  235 	or	a, (0x04, sp)
      0000BF AE 53 08         [ 2]  236 	ldw	x, #0x5308
      0000C2 F7               [ 1]  237 	ld	(x), a
                           0000C3   238 	Sstm8s_tim2$TIM2_OC1Init$40 ==.
                                    239 ;	StdPeriphLib/src/stm8s_tim2.c: 125: TIM2->CCMR1 = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~TIM2_CCMR_OCM)) |
      0000C3 AE 53 05         [ 2]  240 	ldw	x, #0x5305
      0000C6 F6               [ 1]  241 	ld	a, (x)
      0000C7 A4 8F            [ 1]  242 	and	a, #0x8f
                           0000C9   243 	Sstm8s_tim2$TIM2_OC1Init$41 ==.
                                    244 ;	StdPeriphLib/src/stm8s_tim2.c: 126: (uint8_t)TIM2_OCMode);
      0000C9 1A 09            [ 1]  245 	or	a, (0x09, sp)
      0000CB AE 53 05         [ 2]  246 	ldw	x, #0x5305
      0000CE F7               [ 1]  247 	ld	(x), a
                           0000CF   248 	Sstm8s_tim2$TIM2_OC1Init$42 ==.
                                    249 ;	StdPeriphLib/src/stm8s_tim2.c: 129: TIM2->CCR1H = (uint8_t)(TIM2_Pulse >> 8);
      0000CF 7B 0B            [ 1]  250 	ld	a, (0x0b, sp)
      0000D1 0F 01            [ 1]  251 	clr	(0x01, sp)
      0000D3 AE 53 0F         [ 2]  252 	ldw	x, #0x530f
      0000D6 F7               [ 1]  253 	ld	(x), a
                           0000D7   254 	Sstm8s_tim2$TIM2_OC1Init$43 ==.
                                    255 ;	StdPeriphLib/src/stm8s_tim2.c: 130: TIM2->CCR1L = (uint8_t)(TIM2_Pulse);
      0000D7 7B 0C            [ 1]  256 	ld	a, (0x0c, sp)
      0000D9 AE 53 10         [ 2]  257 	ldw	x, #0x5310
      0000DC F7               [ 1]  258 	ld	(x), a
                           0000DD   259 	Sstm8s_tim2$TIM2_OC1Init$44 ==.
                                    260 ;	StdPeriphLib/src/stm8s_tim2.c: 131: }
      0000DD 5B 04            [ 2]  261 	addw	sp, #4
                           0000DF   262 	Sstm8s_tim2$TIM2_OC1Init$45 ==.
                           0000DF   263 	XG$TIM2_OC1Init$0$0 ==.
      0000DF 32u00u00         [ 1]  264 	pop	_fp_
      0000E2 32u00u01         [ 1]  265 	pop	_fp_+1
      0000E5 81               [ 4]  266 	ret
                           0000E6   267 	Sstm8s_tim2$TIM2_OC1Init$46 ==.
                           0000E6   268 	Sstm8s_tim2$TIM2_OC2Init$47 ==.
                                    269 ;	StdPeriphLib/src/stm8s_tim2.c: 142: void TIM2_OC2Init(TIM2_OCMode_TypeDef TIM2_OCMode,
                                    270 ;	-----------------------------------------
                                    271 ;	 function TIM2_OC2Init
                                    272 ;	-----------------------------------------
      0000E6                        273 _TIM2_OC2Init:
      0000E6 3Bu00u01         [ 1]  274 	push	_fp_+1
      0000E9 3Bu00u00         [ 1]  275 	push	_fp_
      0000EC 90 96            [ 1]  276 	ldw	y, sp
      0000EE 90 CFu00u00      [ 2]  277 	ldw	_fp_, y
                           0000F2   278 	Sstm8s_tim2$TIM2_OC2Init$48 ==.
      0000F2 52 04            [ 2]  279 	sub	sp, #4
                           0000F4   280 	Sstm8s_tim2$TIM2_OC2Init$49 ==.
                                    281 ;	StdPeriphLib/src/stm8s_tim2.c: 154: TIM2->CCER1 &= (uint8_t)(~( TIM2_CCER1_CC2E |  TIM2_CCER1_CC2P ));
      0000F4 AE 53 08         [ 2]  282 	ldw	x, #0x5308
      0000F7 F6               [ 1]  283 	ld	a, (x)
      0000F8 A4 CF            [ 1]  284 	and	a, #0xcf
      0000FA F7               [ 1]  285 	ld	(x), a
                           0000FB   286 	Sstm8s_tim2$TIM2_OC2Init$50 ==.
                                    287 ;	StdPeriphLib/src/stm8s_tim2.c: 156: TIM2->CCER1 |= (uint8_t)((uint8_t)(TIM2_OutputState  & TIM2_CCER1_CC2E ) |
      0000FB AE 53 08         [ 2]  288 	ldw	x, #0x5308
      0000FE F6               [ 1]  289 	ld	a, (x)
      0000FF 6B 04            [ 1]  290 	ld	(0x04, sp), a
      000101 7B 0A            [ 1]  291 	ld	a, (0x0a, sp)
      000103 A4 10            [ 1]  292 	and	a, #0x10
      000105 6B 01            [ 1]  293 	ld	(0x01, sp), a
                           000107   294 	Sstm8s_tim2$TIM2_OC2Init$51 ==.
                                    295 ;	StdPeriphLib/src/stm8s_tim2.c: 157: (uint8_t)(TIM2_OCPolarity & TIM2_CCER1_CC2P));
      000107 7B 0D            [ 1]  296 	ld	a, (0x0d, sp)
      000109 A4 20            [ 1]  297 	and	a, #0x20
      00010B 1A 01            [ 1]  298 	or	a, (0x01, sp)
      00010D 1A 04            [ 1]  299 	or	a, (0x04, sp)
      00010F AE 53 08         [ 2]  300 	ldw	x, #0x5308
      000112 F7               [ 1]  301 	ld	(x), a
                           000113   302 	Sstm8s_tim2$TIM2_OC2Init$52 ==.
                                    303 ;	StdPeriphLib/src/stm8s_tim2.c: 161: TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~TIM2_CCMR_OCM)) |
      000113 AE 53 06         [ 2]  304 	ldw	x, #0x5306
      000116 F6               [ 1]  305 	ld	a, (x)
      000117 A4 8F            [ 1]  306 	and	a, #0x8f
                           000119   307 	Sstm8s_tim2$TIM2_OC2Init$53 ==.
                                    308 ;	StdPeriphLib/src/stm8s_tim2.c: 162: (uint8_t)TIM2_OCMode);
      000119 1A 09            [ 1]  309 	or	a, (0x09, sp)
      00011B AE 53 06         [ 2]  310 	ldw	x, #0x5306
      00011E F7               [ 1]  311 	ld	(x), a
                           00011F   312 	Sstm8s_tim2$TIM2_OC2Init$54 ==.
                                    313 ;	StdPeriphLib/src/stm8s_tim2.c: 166: TIM2->CCR2H = (uint8_t)(TIM2_Pulse >> 8);
      00011F 7B 0B            [ 1]  314 	ld	a, (0x0b, sp)
      000121 0F 02            [ 1]  315 	clr	(0x02, sp)
      000123 AE 53 11         [ 2]  316 	ldw	x, #0x5311
      000126 F7               [ 1]  317 	ld	(x), a
                           000127   318 	Sstm8s_tim2$TIM2_OC2Init$55 ==.
                                    319 ;	StdPeriphLib/src/stm8s_tim2.c: 167: TIM2->CCR2L = (uint8_t)(TIM2_Pulse);
      000127 7B 0C            [ 1]  320 	ld	a, (0x0c, sp)
      000129 AE 53 12         [ 2]  321 	ldw	x, #0x5312
      00012C F7               [ 1]  322 	ld	(x), a
                           00012D   323 	Sstm8s_tim2$TIM2_OC2Init$56 ==.
                                    324 ;	StdPeriphLib/src/stm8s_tim2.c: 168: }
      00012D 5B 04            [ 2]  325 	addw	sp, #4
                           00012F   326 	Sstm8s_tim2$TIM2_OC2Init$57 ==.
                           00012F   327 	XG$TIM2_OC2Init$0$0 ==.
      00012F 32u00u00         [ 1]  328 	pop	_fp_
      000132 32u00u01         [ 1]  329 	pop	_fp_+1
      000135 81               [ 4]  330 	ret
                           000136   331 	Sstm8s_tim2$TIM2_OC2Init$58 ==.
                           000136   332 	Sstm8s_tim2$TIM2_OC3Init$59 ==.
                                    333 ;	StdPeriphLib/src/stm8s_tim2.c: 179: void TIM2_OC3Init(TIM2_OCMode_TypeDef TIM2_OCMode,
                                    334 ;	-----------------------------------------
                                    335 ;	 function TIM2_OC3Init
                                    336 ;	-----------------------------------------
      000136                        337 _TIM2_OC3Init:
      000136 3Bu00u01         [ 1]  338 	push	_fp_+1
      000139 3Bu00u00         [ 1]  339 	push	_fp_
      00013C 90 96            [ 1]  340 	ldw	y, sp
      00013E 90 CFu00u00      [ 2]  341 	ldw	_fp_, y
                           000142   342 	Sstm8s_tim2$TIM2_OC3Init$60 ==.
      000142 52 04            [ 2]  343 	sub	sp, #4
                           000144   344 	Sstm8s_tim2$TIM2_OC3Init$61 ==.
                                    345 ;	StdPeriphLib/src/stm8s_tim2.c: 189: TIM2->CCER2 &= (uint8_t)(~( TIM2_CCER2_CC3E  | TIM2_CCER2_CC3P));
      000144 AE 53 09         [ 2]  346 	ldw	x, #0x5309
      000147 F6               [ 1]  347 	ld	a, (x)
      000148 A4 FC            [ 1]  348 	and	a, #0xfc
      00014A F7               [ 1]  349 	ld	(x), a
                           00014B   350 	Sstm8s_tim2$TIM2_OC3Init$62 ==.
                                    351 ;	StdPeriphLib/src/stm8s_tim2.c: 191: TIM2->CCER2 |= (uint8_t)((uint8_t)(TIM2_OutputState & TIM2_CCER2_CC3E) |
      00014B AE 53 09         [ 2]  352 	ldw	x, #0x5309
      00014E F6               [ 1]  353 	ld	a, (x)
      00014F 6B 03            [ 1]  354 	ld	(0x03, sp), a
      000151 7B 0A            [ 1]  355 	ld	a, (0x0a, sp)
      000153 A4 01            [ 1]  356 	and	a, #0x01
      000155 6B 04            [ 1]  357 	ld	(0x04, sp), a
                           000157   358 	Sstm8s_tim2$TIM2_OC3Init$63 ==.
                                    359 ;	StdPeriphLib/src/stm8s_tim2.c: 192: (uint8_t)(TIM2_OCPolarity & TIM2_CCER2_CC3P));
      000157 7B 0D            [ 1]  360 	ld	a, (0x0d, sp)
      000159 A4 02            [ 1]  361 	and	a, #0x02
      00015B 1A 04            [ 1]  362 	or	a, (0x04, sp)
      00015D 1A 03            [ 1]  363 	or	a, (0x03, sp)
      00015F AE 53 09         [ 2]  364 	ldw	x, #0x5309
      000162 F7               [ 1]  365 	ld	(x), a
                           000163   366 	Sstm8s_tim2$TIM2_OC3Init$64 ==.
                                    367 ;	StdPeriphLib/src/stm8s_tim2.c: 195: TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~TIM2_CCMR_OCM)) |
      000163 AE 53 07         [ 2]  368 	ldw	x, #0x5307
      000166 F6               [ 1]  369 	ld	a, (x)
      000167 A4 8F            [ 1]  370 	and	a, #0x8f
                           000169   371 	Sstm8s_tim2$TIM2_OC3Init$65 ==.
                                    372 ;	StdPeriphLib/src/stm8s_tim2.c: 196: (uint8_t)TIM2_OCMode);
      000169 1A 09            [ 1]  373 	or	a, (0x09, sp)
      00016B AE 53 07         [ 2]  374 	ldw	x, #0x5307
      00016E F7               [ 1]  375 	ld	(x), a
                           00016F   376 	Sstm8s_tim2$TIM2_OC3Init$66 ==.
                                    377 ;	StdPeriphLib/src/stm8s_tim2.c: 199: TIM2->CCR3H = (uint8_t)(TIM2_Pulse >> 8);
      00016F 7B 0B            [ 1]  378 	ld	a, (0x0b, sp)
      000171 0F 01            [ 1]  379 	clr	(0x01, sp)
      000173 AE 53 13         [ 2]  380 	ldw	x, #0x5313
      000176 F7               [ 1]  381 	ld	(x), a
                           000177   382 	Sstm8s_tim2$TIM2_OC3Init$67 ==.
                                    383 ;	StdPeriphLib/src/stm8s_tim2.c: 200: TIM2->CCR3L = (uint8_t)(TIM2_Pulse);
      000177 7B 0C            [ 1]  384 	ld	a, (0x0c, sp)
      000179 AE 53 14         [ 2]  385 	ldw	x, #0x5314
      00017C F7               [ 1]  386 	ld	(x), a
                           00017D   387 	Sstm8s_tim2$TIM2_OC3Init$68 ==.
                                    388 ;	StdPeriphLib/src/stm8s_tim2.c: 201: }
      00017D 5B 04            [ 2]  389 	addw	sp, #4
                           00017F   390 	Sstm8s_tim2$TIM2_OC3Init$69 ==.
                           00017F   391 	XG$TIM2_OC3Init$0$0 ==.
      00017F 32u00u00         [ 1]  392 	pop	_fp_
      000182 32u00u01         [ 1]  393 	pop	_fp_+1
      000185 81               [ 4]  394 	ret
                           000186   395 	Sstm8s_tim2$TIM2_OC3Init$70 ==.
                           000186   396 	Sstm8s_tim2$TIM2_ICInit$71 ==.
                                    397 ;	StdPeriphLib/src/stm8s_tim2.c: 212: void TIM2_ICInit(TIM2_Channel_TypeDef TIM2_Channel,
                                    398 ;	-----------------------------------------
                                    399 ;	 function TIM2_ICInit
                                    400 ;	-----------------------------------------
      000186                        401 _TIM2_ICInit:
      000186 3Bu00u01         [ 1]  402 	push	_fp_+1
      000189 3Bu00u00         [ 1]  403 	push	_fp_
      00018C 90 96            [ 1]  404 	ldw	y, sp
      00018E 90 CFu00u00      [ 2]  405 	ldw	_fp_, y
                           000192   406 	Sstm8s_tim2$TIM2_ICInit$72 ==.
                           000192   407 	Sstm8s_tim2$TIM2_ICInit$73 ==.
                                    408 ;	StdPeriphLib/src/stm8s_tim2.c: 225: if (TIM2_Channel == TIM2_CHANNEL_1)
      000192 0D 05            [ 1]  409 	tnz	(0x05, sp)
      000194 26 17            [ 1]  410 	jrne	00105$
                           000196   411 	Sstm8s_tim2$TIM2_ICInit$74 ==.
                                    412 ;	StdPeriphLib/src/stm8s_tim2.c: 228: TI1_Config((uint8_t)TIM2_ICPolarity,
      000196 7B 09            [ 1]  413 	ld	a, (0x09, sp)
      000198 88               [ 1]  414 	push	a
      000199 7B 08            [ 1]  415 	ld	a, (0x08, sp)
      00019B 88               [ 1]  416 	push	a
      00019C 7B 08            [ 1]  417 	ld	a, (0x08, sp)
      00019E 88               [ 1]  418 	push	a
      00019F CDr08r19         [ 4]  419 	call	_TI1_Config
      0001A2 5B 03            [ 2]  420 	addw	sp, #3
                           0001A4   421 	Sstm8s_tim2$TIM2_ICInit$75 ==.
                                    422 ;	StdPeriphLib/src/stm8s_tim2.c: 233: TIM2_SetIC1Prescaler(TIM2_ICPrescaler);
      0001A4 7B 08            [ 1]  423 	ld	a, (0x08, sp)
      0001A6 88               [ 1]  424 	push	a
      0001A7 CDr06r3D         [ 4]  425 	call	_TIM2_SetIC1Prescaler
      0001AA 84               [ 1]  426 	pop	a
      0001AB 20 32            [ 2]  427 	jra	00107$
      0001AD                        428 00105$:
                           0001AD   429 	Sstm8s_tim2$TIM2_ICInit$76 ==.
                                    430 ;	StdPeriphLib/src/stm8s_tim2.c: 235: else if (TIM2_Channel == TIM2_CHANNEL_2)
      0001AD 7B 05            [ 1]  431 	ld	a, (0x05, sp)
      0001AF A1 01            [ 1]  432 	cp	a, #0x01
      0001B1 26 17            [ 1]  433 	jrne	00102$
                           0001B3   434 	Sstm8s_tim2$TIM2_ICInit$77 ==.
                                    435 ;	StdPeriphLib/src/stm8s_tim2.c: 238: TI2_Config((uint8_t)TIM2_ICPolarity,
      0001B3 7B 09            [ 1]  436 	ld	a, (0x09, sp)
      0001B5 88               [ 1]  437 	push	a
      0001B6 7B 08            [ 1]  438 	ld	a, (0x08, sp)
      0001B8 88               [ 1]  439 	push	a
      0001B9 7B 08            [ 1]  440 	ld	a, (0x08, sp)
      0001BB 88               [ 1]  441 	push	a
      0001BC CDr08r5F         [ 4]  442 	call	_TI2_Config
      0001BF 5B 03            [ 2]  443 	addw	sp, #3
                           0001C1   444 	Sstm8s_tim2$TIM2_ICInit$78 ==.
                                    445 ;	StdPeriphLib/src/stm8s_tim2.c: 243: TIM2_SetIC2Prescaler(TIM2_ICPrescaler);
      0001C1 7B 08            [ 1]  446 	ld	a, (0x08, sp)
      0001C3 88               [ 1]  447 	push	a
      0001C4 CDr06r5C         [ 4]  448 	call	_TIM2_SetIC2Prescaler
      0001C7 84               [ 1]  449 	pop	a
      0001C8 20 15            [ 2]  450 	jra	00107$
      0001CA                        451 00102$:
                           0001CA   452 	Sstm8s_tim2$TIM2_ICInit$79 ==.
                                    453 ;	StdPeriphLib/src/stm8s_tim2.c: 248: TI3_Config((uint8_t)TIM2_ICPolarity,
      0001CA 7B 09            [ 1]  454 	ld	a, (0x09, sp)
      0001CC 88               [ 1]  455 	push	a
      0001CD 7B 08            [ 1]  456 	ld	a, (0x08, sp)
      0001CF 88               [ 1]  457 	push	a
      0001D0 7B 08            [ 1]  458 	ld	a, (0x08, sp)
      0001D2 88               [ 1]  459 	push	a
      0001D3 CDr08rAB         [ 4]  460 	call	_TI3_Config
      0001D6 5B 03            [ 2]  461 	addw	sp, #3
                           0001D8   462 	Sstm8s_tim2$TIM2_ICInit$80 ==.
                                    463 ;	StdPeriphLib/src/stm8s_tim2.c: 253: TIM2_SetIC3Prescaler(TIM2_ICPrescaler);
      0001D8 7B 08            [ 1]  464 	ld	a, (0x08, sp)
      0001DA 88               [ 1]  465 	push	a
      0001DB CDr06r7B         [ 4]  466 	call	_TIM2_SetIC3Prescaler
      0001DE 84               [ 1]  467 	pop	a
      0001DF                        468 00107$:
                           0001DF   469 	Sstm8s_tim2$TIM2_ICInit$81 ==.
                                    470 ;	StdPeriphLib/src/stm8s_tim2.c: 255: }
                           0001DF   471 	Sstm8s_tim2$TIM2_ICInit$82 ==.
                           0001DF   472 	XG$TIM2_ICInit$0$0 ==.
      0001DF 32u00u00         [ 1]  473 	pop	_fp_
      0001E2 32u00u01         [ 1]  474 	pop	_fp_+1
      0001E5 81               [ 4]  475 	ret
                           0001E6   476 	Sstm8s_tim2$TIM2_ICInit$83 ==.
                           0001E6   477 	Sstm8s_tim2$TIM2_PWMIConfig$84 ==.
                                    478 ;	StdPeriphLib/src/stm8s_tim2.c: 266: void TIM2_PWMIConfig(TIM2_Channel_TypeDef TIM2_Channel,
                                    479 ;	-----------------------------------------
                                    480 ;	 function TIM2_PWMIConfig
                                    481 ;	-----------------------------------------
      0001E6                        482 _TIM2_PWMIConfig:
      0001E6 3Bu00u01         [ 1]  483 	push	_fp_+1
      0001E9 3Bu00u00         [ 1]  484 	push	_fp_
      0001EC 90 96            [ 1]  485 	ldw	y, sp
      0001EE 90 CFu00u00      [ 2]  486 	ldw	_fp_, y
                           0001F2   487 	Sstm8s_tim2$TIM2_PWMIConfig$85 ==.
      0001F2 52 02            [ 2]  488 	sub	sp, #2
                           0001F4   489 	Sstm8s_tim2$TIM2_PWMIConfig$86 ==.
                                    490 ;	StdPeriphLib/src/stm8s_tim2.c: 282: if (TIM2_ICPolarity != TIM2_ICPOLARITY_FALLING)
      0001F4 7B 08            [ 1]  491 	ld	a, (0x08, sp)
      0001F6 A1 44            [ 1]  492 	cp	a, #0x44
      0001F8 27 06            [ 1]  493 	jreq	00102$
                           0001FA   494 	Sstm8s_tim2$TIM2_PWMIConfig$87 ==.
                                    495 ;	StdPeriphLib/src/stm8s_tim2.c: 284: icpolarity = (uint8_t)TIM2_ICPOLARITY_FALLING;
      0001FA A6 44            [ 1]  496 	ld	a, #0x44
      0001FC 6B 02            [ 1]  497 	ld	(0x02, sp), a
      0001FE 20 02            [ 2]  498 	jra	00103$
      000200                        499 00102$:
                           000200   500 	Sstm8s_tim2$TIM2_PWMIConfig$88 ==.
                                    501 ;	StdPeriphLib/src/stm8s_tim2.c: 288: icpolarity = (uint8_t)TIM2_ICPOLARITY_RISING;
      000200 0F 02            [ 1]  502 	clr	(0x02, sp)
      000202                        503 00103$:
                           000202   504 	Sstm8s_tim2$TIM2_PWMIConfig$89 ==.
                                    505 ;	StdPeriphLib/src/stm8s_tim2.c: 292: if (TIM2_ICSelection == TIM2_ICSELECTION_DIRECTTI)
      000202 7B 09            [ 1]  506 	ld	a, (0x09, sp)
      000204 A1 01            [ 1]  507 	cp	a, #0x01
      000206 26 06            [ 1]  508 	jrne	00105$
                           000208   509 	Sstm8s_tim2$TIM2_PWMIConfig$90 ==.
                                    510 ;	StdPeriphLib/src/stm8s_tim2.c: 294: icselection = (uint8_t)TIM2_ICSELECTION_INDIRECTTI;
      000208 A6 02            [ 1]  511 	ld	a, #0x02
      00020A 6B 01            [ 1]  512 	ld	(0x01, sp), a
      00020C 20 04            [ 2]  513 	jra	00106$
      00020E                        514 00105$:
                           00020E   515 	Sstm8s_tim2$TIM2_PWMIConfig$91 ==.
                                    516 ;	StdPeriphLib/src/stm8s_tim2.c: 298: icselection = (uint8_t)TIM2_ICSELECTION_DIRECTTI;
      00020E A6 01            [ 1]  517 	ld	a, #0x01
      000210 6B 01            [ 1]  518 	ld	(0x01, sp), a
      000212                        519 00106$:
                           000212   520 	Sstm8s_tim2$TIM2_PWMIConfig$92 ==.
                                    521 ;	StdPeriphLib/src/stm8s_tim2.c: 301: if (TIM2_Channel == TIM2_CHANNEL_1)
      000212 0D 07            [ 1]  522 	tnz	(0x07, sp)
      000214 26 2C            [ 1]  523 	jrne	00108$
                           000216   524 	Sstm8s_tim2$TIM2_PWMIConfig$93 ==.
                                    525 ;	StdPeriphLib/src/stm8s_tim2.c: 304: TI1_Config((uint8_t)TIM2_ICPolarity, (uint8_t)TIM2_ICSelection,
      000216 7B 0B            [ 1]  526 	ld	a, (0x0b, sp)
      000218 88               [ 1]  527 	push	a
      000219 7B 0A            [ 1]  528 	ld	a, (0x0a, sp)
      00021B 88               [ 1]  529 	push	a
      00021C 7B 0A            [ 1]  530 	ld	a, (0x0a, sp)
      00021E 88               [ 1]  531 	push	a
      00021F CDr08r19         [ 4]  532 	call	_TI1_Config
      000222 5B 03            [ 2]  533 	addw	sp, #3
                           000224   534 	Sstm8s_tim2$TIM2_PWMIConfig$94 ==.
                                    535 ;	StdPeriphLib/src/stm8s_tim2.c: 308: TIM2_SetIC1Prescaler(TIM2_ICPrescaler);
      000224 7B 0A            [ 1]  536 	ld	a, (0x0a, sp)
      000226 88               [ 1]  537 	push	a
      000227 CDr06r3D         [ 4]  538 	call	_TIM2_SetIC1Prescaler
      00022A 84               [ 1]  539 	pop	a
                           00022B   540 	Sstm8s_tim2$TIM2_PWMIConfig$95 ==.
                                    541 ;	StdPeriphLib/src/stm8s_tim2.c: 311: TI2_Config(icpolarity, icselection, TIM2_ICFilter);
      00022B 7B 0B            [ 1]  542 	ld	a, (0x0b, sp)
      00022D 88               [ 1]  543 	push	a
      00022E 7B 02            [ 1]  544 	ld	a, (0x02, sp)
      000230 88               [ 1]  545 	push	a
      000231 7B 04            [ 1]  546 	ld	a, (0x04, sp)
      000233 88               [ 1]  547 	push	a
      000234 CDr08r5F         [ 4]  548 	call	_TI2_Config
      000237 5B 03            [ 2]  549 	addw	sp, #3
                           000239   550 	Sstm8s_tim2$TIM2_PWMIConfig$96 ==.
                                    551 ;	StdPeriphLib/src/stm8s_tim2.c: 314: TIM2_SetIC2Prescaler(TIM2_ICPrescaler);
      000239 7B 0A            [ 1]  552 	ld	a, (0x0a, sp)
      00023B 88               [ 1]  553 	push	a
      00023C CDr06r5C         [ 4]  554 	call	_TIM2_SetIC2Prescaler
      00023F 84               [ 1]  555 	pop	a
      000240 20 2A            [ 2]  556 	jra	00110$
      000242                        557 00108$:
                           000242   558 	Sstm8s_tim2$TIM2_PWMIConfig$97 ==.
                                    559 ;	StdPeriphLib/src/stm8s_tim2.c: 319: TI2_Config((uint8_t)TIM2_ICPolarity, (uint8_t)TIM2_ICSelection,
      000242 7B 0B            [ 1]  560 	ld	a, (0x0b, sp)
      000244 88               [ 1]  561 	push	a
      000245 7B 0A            [ 1]  562 	ld	a, (0x0a, sp)
      000247 88               [ 1]  563 	push	a
      000248 7B 0A            [ 1]  564 	ld	a, (0x0a, sp)
      00024A 88               [ 1]  565 	push	a
      00024B CDr08r5F         [ 4]  566 	call	_TI2_Config
      00024E 5B 03            [ 2]  567 	addw	sp, #3
                           000250   568 	Sstm8s_tim2$TIM2_PWMIConfig$98 ==.
                                    569 ;	StdPeriphLib/src/stm8s_tim2.c: 323: TIM2_SetIC2Prescaler(TIM2_ICPrescaler);
      000250 7B 0A            [ 1]  570 	ld	a, (0x0a, sp)
      000252 88               [ 1]  571 	push	a
      000253 CDr06r5C         [ 4]  572 	call	_TIM2_SetIC2Prescaler
      000256 84               [ 1]  573 	pop	a
                           000257   574 	Sstm8s_tim2$TIM2_PWMIConfig$99 ==.
                                    575 ;	StdPeriphLib/src/stm8s_tim2.c: 326: TI1_Config((uint8_t)icpolarity, icselection, (uint8_t)TIM2_ICFilter);
      000257 7B 0B            [ 1]  576 	ld	a, (0x0b, sp)
      000259 88               [ 1]  577 	push	a
      00025A 7B 02            [ 1]  578 	ld	a, (0x02, sp)
      00025C 88               [ 1]  579 	push	a
      00025D 7B 04            [ 1]  580 	ld	a, (0x04, sp)
      00025F 88               [ 1]  581 	push	a
      000260 CDr08r19         [ 4]  582 	call	_TI1_Config
      000263 5B 03            [ 2]  583 	addw	sp, #3
                           000265   584 	Sstm8s_tim2$TIM2_PWMIConfig$100 ==.
                                    585 ;	StdPeriphLib/src/stm8s_tim2.c: 329: TIM2_SetIC1Prescaler(TIM2_ICPrescaler);
      000265 7B 0A            [ 1]  586 	ld	a, (0x0a, sp)
      000267 88               [ 1]  587 	push	a
      000268 CDr06r3D         [ 4]  588 	call	_TIM2_SetIC1Prescaler
      00026B 84               [ 1]  589 	pop	a
      00026C                        590 00110$:
                           00026C   591 	Sstm8s_tim2$TIM2_PWMIConfig$101 ==.
                                    592 ;	StdPeriphLib/src/stm8s_tim2.c: 331: }
      00026C 5B 02            [ 2]  593 	addw	sp, #2
                           00026E   594 	Sstm8s_tim2$TIM2_PWMIConfig$102 ==.
                           00026E   595 	XG$TIM2_PWMIConfig$0$0 ==.
      00026E 32u00u00         [ 1]  596 	pop	_fp_
      000271 32u00u01         [ 1]  597 	pop	_fp_+1
      000274 81               [ 4]  598 	ret
                           000275   599 	Sstm8s_tim2$TIM2_PWMIConfig$103 ==.
                           000275   600 	Sstm8s_tim2$TIM2_Cmd$104 ==.
                                    601 ;	StdPeriphLib/src/stm8s_tim2.c: 339: void TIM2_Cmd(FunctionalState NewState)
                                    602 ;	-----------------------------------------
                                    603 ;	 function TIM2_Cmd
                                    604 ;	-----------------------------------------
      000275                        605 _TIM2_Cmd:
      000275 3Bu00u01         [ 1]  606 	push	_fp_+1
      000278 3Bu00u00         [ 1]  607 	push	_fp_
      00027B 90 96            [ 1]  608 	ldw	y, sp
      00027D 90 CFu00u00      [ 2]  609 	ldw	_fp_, y
                           000281   610 	Sstm8s_tim2$TIM2_Cmd$105 ==.
                           000281   611 	Sstm8s_tim2$TIM2_Cmd$106 ==.
                                    612 ;	StdPeriphLib/src/stm8s_tim2.c: 345: if (NewState != DISABLE)
      000281 0D 05            [ 1]  613 	tnz	(0x05, sp)
      000283 27 06            [ 1]  614 	jreq	00102$
                           000285   615 	Sstm8s_tim2$TIM2_Cmd$107 ==.
                                    616 ;	StdPeriphLib/src/stm8s_tim2.c: 347: TIM2->CR1 |= (uint8_t)TIM2_CR1_CEN;
      000285 72 10 53 00      [ 1]  617 	bset	0x5300, #0
      000289 20 04            [ 2]  618 	jra	00104$
      00028B                        619 00102$:
                           00028B   620 	Sstm8s_tim2$TIM2_Cmd$108 ==.
                                    621 ;	StdPeriphLib/src/stm8s_tim2.c: 351: TIM2->CR1 &= (uint8_t)(~TIM2_CR1_CEN);
      00028B 72 11 53 00      [ 1]  622 	bres	0x5300, #0
      00028F                        623 00104$:
                           00028F   624 	Sstm8s_tim2$TIM2_Cmd$109 ==.
                                    625 ;	StdPeriphLib/src/stm8s_tim2.c: 353: }
                           00028F   626 	Sstm8s_tim2$TIM2_Cmd$110 ==.
                           00028F   627 	XG$TIM2_Cmd$0$0 ==.
      00028F 32u00u00         [ 1]  628 	pop	_fp_
      000292 32u00u01         [ 1]  629 	pop	_fp_+1
      000295 81               [ 4]  630 	ret
                           000296   631 	Sstm8s_tim2$TIM2_Cmd$111 ==.
                           000296   632 	Sstm8s_tim2$TIM2_ITConfig$112 ==.
                                    633 ;	StdPeriphLib/src/stm8s_tim2.c: 368: void TIM2_ITConfig(TIM2_IT_TypeDef TIM2_IT, FunctionalState NewState)
                                    634 ;	-----------------------------------------
                                    635 ;	 function TIM2_ITConfig
                                    636 ;	-----------------------------------------
      000296                        637 _TIM2_ITConfig:
      000296 3Bu00u01         [ 1]  638 	push	_fp_+1
      000299 3Bu00u00         [ 1]  639 	push	_fp_
      00029C 90 96            [ 1]  640 	ldw	y, sp
      00029E 90 CFu00u00      [ 2]  641 	ldw	_fp_, y
                           0002A2   642 	Sstm8s_tim2$TIM2_ITConfig$113 ==.
      0002A2 88               [ 1]  643 	push	a
                           0002A3   644 	Sstm8s_tim2$TIM2_ITConfig$114 ==.
                                    645 ;	StdPeriphLib/src/stm8s_tim2.c: 374: if (NewState != DISABLE)
      0002A3 0D 07            [ 1]  646 	tnz	(0x07, sp)
      0002A5 27 0C            [ 1]  647 	jreq	00102$
                           0002A7   648 	Sstm8s_tim2$TIM2_ITConfig$115 ==.
                                    649 ;	StdPeriphLib/src/stm8s_tim2.c: 377: TIM2->IER |= (uint8_t)TIM2_IT;
      0002A7 AE 53 01         [ 2]  650 	ldw	x, #0x5301
      0002AA F6               [ 1]  651 	ld	a, (x)
      0002AB 1A 06            [ 1]  652 	or	a, (0x06, sp)
      0002AD AE 53 01         [ 2]  653 	ldw	x, #0x5301
      0002B0 F7               [ 1]  654 	ld	(x), a
      0002B1 20 0F            [ 2]  655 	jra	00104$
      0002B3                        656 00102$:
                           0002B3   657 	Sstm8s_tim2$TIM2_ITConfig$116 ==.
                                    658 ;	StdPeriphLib/src/stm8s_tim2.c: 382: TIM2->IER &= (uint8_t)(~TIM2_IT);
      0002B3 AE 53 01         [ 2]  659 	ldw	x, #0x5301
      0002B6 F6               [ 1]  660 	ld	a, (x)
      0002B7 6B 01            [ 1]  661 	ld	(0x01, sp), a
      0002B9 7B 06            [ 1]  662 	ld	a, (0x06, sp)
      0002BB 43               [ 1]  663 	cpl	a
      0002BC 14 01            [ 1]  664 	and	a, (0x01, sp)
      0002BE AE 53 01         [ 2]  665 	ldw	x, #0x5301
      0002C1 F7               [ 1]  666 	ld	(x), a
      0002C2                        667 00104$:
                           0002C2   668 	Sstm8s_tim2$TIM2_ITConfig$117 ==.
                                    669 ;	StdPeriphLib/src/stm8s_tim2.c: 384: }
      0002C2 84               [ 1]  670 	pop	a
                           0002C3   671 	Sstm8s_tim2$TIM2_ITConfig$118 ==.
                           0002C3   672 	XG$TIM2_ITConfig$0$0 ==.
      0002C3 32u00u00         [ 1]  673 	pop	_fp_
      0002C6 32u00u01         [ 1]  674 	pop	_fp_+1
      0002C9 81               [ 4]  675 	ret
                           0002CA   676 	Sstm8s_tim2$TIM2_ITConfig$119 ==.
                           0002CA   677 	Sstm8s_tim2$TIM2_UpdateDisableConfig$120 ==.
                                    678 ;	StdPeriphLib/src/stm8s_tim2.c: 392: void TIM2_UpdateDisableConfig(FunctionalState NewState)
                                    679 ;	-----------------------------------------
                                    680 ;	 function TIM2_UpdateDisableConfig
                                    681 ;	-----------------------------------------
      0002CA                        682 _TIM2_UpdateDisableConfig:
      0002CA 3Bu00u01         [ 1]  683 	push	_fp_+1
      0002CD 3Bu00u00         [ 1]  684 	push	_fp_
      0002D0 90 96            [ 1]  685 	ldw	y, sp
      0002D2 90 CFu00u00      [ 2]  686 	ldw	_fp_, y
                           0002D6   687 	Sstm8s_tim2$TIM2_UpdateDisableConfig$121 ==.
                           0002D6   688 	Sstm8s_tim2$TIM2_UpdateDisableConfig$122 ==.
                                    689 ;	StdPeriphLib/src/stm8s_tim2.c: 398: if (NewState != DISABLE)
      0002D6 0D 05            [ 1]  690 	tnz	(0x05, sp)
      0002D8 27 09            [ 1]  691 	jreq	00102$
                           0002DA   692 	Sstm8s_tim2$TIM2_UpdateDisableConfig$123 ==.
                                    693 ;	StdPeriphLib/src/stm8s_tim2.c: 400: TIM2->CR1 |= (uint8_t)TIM2_CR1_UDIS;
      0002DA AE 53 00         [ 2]  694 	ldw	x, #0x5300
      0002DD F6               [ 1]  695 	ld	a, (x)
      0002DE AA 02            [ 1]  696 	or	a, #0x02
      0002E0 F7               [ 1]  697 	ld	(x), a
      0002E1 20 07            [ 2]  698 	jra	00104$
      0002E3                        699 00102$:
                           0002E3   700 	Sstm8s_tim2$TIM2_UpdateDisableConfig$124 ==.
                                    701 ;	StdPeriphLib/src/stm8s_tim2.c: 404: TIM2->CR1 &= (uint8_t)(~TIM2_CR1_UDIS);
      0002E3 AE 53 00         [ 2]  702 	ldw	x, #0x5300
      0002E6 F6               [ 1]  703 	ld	a, (x)
      0002E7 A4 FD            [ 1]  704 	and	a, #0xfd
      0002E9 F7               [ 1]  705 	ld	(x), a
      0002EA                        706 00104$:
                           0002EA   707 	Sstm8s_tim2$TIM2_UpdateDisableConfig$125 ==.
                                    708 ;	StdPeriphLib/src/stm8s_tim2.c: 406: }
                           0002EA   709 	Sstm8s_tim2$TIM2_UpdateDisableConfig$126 ==.
                           0002EA   710 	XG$TIM2_UpdateDisableConfig$0$0 ==.
      0002EA 32u00u00         [ 1]  711 	pop	_fp_
      0002ED 32u00u01         [ 1]  712 	pop	_fp_+1
      0002F0 81               [ 4]  713 	ret
                           0002F1   714 	Sstm8s_tim2$TIM2_UpdateDisableConfig$127 ==.
                           0002F1   715 	Sstm8s_tim2$TIM2_UpdateRequestConfig$128 ==.
                                    716 ;	StdPeriphLib/src/stm8s_tim2.c: 416: void TIM2_UpdateRequestConfig(TIM2_UpdateSource_TypeDef TIM2_UpdateSource)
                                    717 ;	-----------------------------------------
                                    718 ;	 function TIM2_UpdateRequestConfig
                                    719 ;	-----------------------------------------
      0002F1                        720 _TIM2_UpdateRequestConfig:
      0002F1 3Bu00u01         [ 1]  721 	push	_fp_+1
      0002F4 3Bu00u00         [ 1]  722 	push	_fp_
      0002F7 90 96            [ 1]  723 	ldw	y, sp
      0002F9 90 CFu00u00      [ 2]  724 	ldw	_fp_, y
                           0002FD   725 	Sstm8s_tim2$TIM2_UpdateRequestConfig$129 ==.
                           0002FD   726 	Sstm8s_tim2$TIM2_UpdateRequestConfig$130 ==.
                                    727 ;	StdPeriphLib/src/stm8s_tim2.c: 422: if (TIM2_UpdateSource != TIM2_UPDATESOURCE_GLOBAL)
      0002FD 0D 05            [ 1]  728 	tnz	(0x05, sp)
      0002FF 27 09            [ 1]  729 	jreq	00102$
                           000301   730 	Sstm8s_tim2$TIM2_UpdateRequestConfig$131 ==.
                                    731 ;	StdPeriphLib/src/stm8s_tim2.c: 424: TIM2->CR1 |= (uint8_t)TIM2_CR1_URS;
      000301 AE 53 00         [ 2]  732 	ldw	x, #0x5300
      000304 F6               [ 1]  733 	ld	a, (x)
      000305 AA 04            [ 1]  734 	or	a, #0x04
      000307 F7               [ 1]  735 	ld	(x), a
      000308 20 07            [ 2]  736 	jra	00104$
      00030A                        737 00102$:
                           00030A   738 	Sstm8s_tim2$TIM2_UpdateRequestConfig$132 ==.
                                    739 ;	StdPeriphLib/src/stm8s_tim2.c: 428: TIM2->CR1 &= (uint8_t)(~TIM2_CR1_URS);
      00030A AE 53 00         [ 2]  740 	ldw	x, #0x5300
      00030D F6               [ 1]  741 	ld	a, (x)
      00030E A4 FB            [ 1]  742 	and	a, #0xfb
      000310 F7               [ 1]  743 	ld	(x), a
      000311                        744 00104$:
                           000311   745 	Sstm8s_tim2$TIM2_UpdateRequestConfig$133 ==.
                                    746 ;	StdPeriphLib/src/stm8s_tim2.c: 430: }
                           000311   747 	Sstm8s_tim2$TIM2_UpdateRequestConfig$134 ==.
                           000311   748 	XG$TIM2_UpdateRequestConfig$0$0 ==.
      000311 32u00u00         [ 1]  749 	pop	_fp_
      000314 32u00u01         [ 1]  750 	pop	_fp_+1
      000317 81               [ 4]  751 	ret
                           000318   752 	Sstm8s_tim2$TIM2_UpdateRequestConfig$135 ==.
                           000318   753 	Sstm8s_tim2$TIM2_SelectOnePulseMode$136 ==.
                                    754 ;	StdPeriphLib/src/stm8s_tim2.c: 440: void TIM2_SelectOnePulseMode(TIM2_OPMode_TypeDef TIM2_OPMode)
                                    755 ;	-----------------------------------------
                                    756 ;	 function TIM2_SelectOnePulseMode
                                    757 ;	-----------------------------------------
      000318                        758 _TIM2_SelectOnePulseMode:
      000318 3Bu00u01         [ 1]  759 	push	_fp_+1
      00031B 3Bu00u00         [ 1]  760 	push	_fp_
      00031E 90 96            [ 1]  761 	ldw	y, sp
      000320 90 CFu00u00      [ 2]  762 	ldw	_fp_, y
                           000324   763 	Sstm8s_tim2$TIM2_SelectOnePulseMode$137 ==.
                           000324   764 	Sstm8s_tim2$TIM2_SelectOnePulseMode$138 ==.
                                    765 ;	StdPeriphLib/src/stm8s_tim2.c: 446: if (TIM2_OPMode != TIM2_OPMODE_REPETITIVE)
      000324 0D 05            [ 1]  766 	tnz	(0x05, sp)
      000326 27 09            [ 1]  767 	jreq	00102$
                           000328   768 	Sstm8s_tim2$TIM2_SelectOnePulseMode$139 ==.
                                    769 ;	StdPeriphLib/src/stm8s_tim2.c: 448: TIM2->CR1 |= (uint8_t)TIM2_CR1_OPM;
      000328 AE 53 00         [ 2]  770 	ldw	x, #0x5300
      00032B F6               [ 1]  771 	ld	a, (x)
      00032C AA 08            [ 1]  772 	or	a, #0x08
      00032E F7               [ 1]  773 	ld	(x), a
      00032F 20 07            [ 2]  774 	jra	00104$
      000331                        775 00102$:
                           000331   776 	Sstm8s_tim2$TIM2_SelectOnePulseMode$140 ==.
                                    777 ;	StdPeriphLib/src/stm8s_tim2.c: 452: TIM2->CR1 &= (uint8_t)(~TIM2_CR1_OPM);
      000331 AE 53 00         [ 2]  778 	ldw	x, #0x5300
      000334 F6               [ 1]  779 	ld	a, (x)
      000335 A4 F7            [ 1]  780 	and	a, #0xf7
      000337 F7               [ 1]  781 	ld	(x), a
      000338                        782 00104$:
                           000338   783 	Sstm8s_tim2$TIM2_SelectOnePulseMode$141 ==.
                                    784 ;	StdPeriphLib/src/stm8s_tim2.c: 454: }
                           000338   785 	Sstm8s_tim2$TIM2_SelectOnePulseMode$142 ==.
                           000338   786 	XG$TIM2_SelectOnePulseMode$0$0 ==.
      000338 32u00u00         [ 1]  787 	pop	_fp_
      00033B 32u00u01         [ 1]  788 	pop	_fp_+1
      00033E 81               [ 4]  789 	ret
                           00033F   790 	Sstm8s_tim2$TIM2_SelectOnePulseMode$143 ==.
                           00033F   791 	Sstm8s_tim2$TIM2_PrescalerConfig$144 ==.
                                    792 ;	StdPeriphLib/src/stm8s_tim2.c: 484: void TIM2_PrescalerConfig(TIM2_Prescaler_TypeDef Prescaler,
                                    793 ;	-----------------------------------------
                                    794 ;	 function TIM2_PrescalerConfig
                                    795 ;	-----------------------------------------
      00033F                        796 _TIM2_PrescalerConfig:
      00033F 3Bu00u01         [ 1]  797 	push	_fp_+1
      000342 3Bu00u00         [ 1]  798 	push	_fp_
      000345 90 96            [ 1]  799 	ldw	y, sp
      000347 90 CFu00u00      [ 2]  800 	ldw	_fp_, y
                           00034B   801 	Sstm8s_tim2$TIM2_PrescalerConfig$145 ==.
                           00034B   802 	Sstm8s_tim2$TIM2_PrescalerConfig$146 ==.
                                    803 ;	StdPeriphLib/src/stm8s_tim2.c: 492: TIM2->PSCR = (uint8_t)Prescaler;
      00034B AE 53 0C         [ 2]  804 	ldw	x, #0x530c
      00034E 7B 05            [ 1]  805 	ld	a, (0x05, sp)
      000350 F7               [ 1]  806 	ld	(x), a
                           000351   807 	Sstm8s_tim2$TIM2_PrescalerConfig$147 ==.
                                    808 ;	StdPeriphLib/src/stm8s_tim2.c: 495: TIM2->EGR = (uint8_t)TIM2_PSCReloadMode;
      000351 AE 53 04         [ 2]  809 	ldw	x, #0x5304
      000354 7B 06            [ 1]  810 	ld	a, (0x06, sp)
      000356 F7               [ 1]  811 	ld	(x), a
                           000357   812 	Sstm8s_tim2$TIM2_PrescalerConfig$148 ==.
                                    813 ;	StdPeriphLib/src/stm8s_tim2.c: 496: }
                           000357   814 	Sstm8s_tim2$TIM2_PrescalerConfig$149 ==.
                           000357   815 	XG$TIM2_PrescalerConfig$0$0 ==.
      000357 32u00u00         [ 1]  816 	pop	_fp_
      00035A 32u00u01         [ 1]  817 	pop	_fp_+1
      00035D 81               [ 4]  818 	ret
                           00035E   819 	Sstm8s_tim2$TIM2_PrescalerConfig$150 ==.
                           00035E   820 	Sstm8s_tim2$TIM2_ForcedOC1Config$151 ==.
                                    821 ;	StdPeriphLib/src/stm8s_tim2.c: 507: void TIM2_ForcedOC1Config(TIM2_ForcedAction_TypeDef TIM2_ForcedAction)
                                    822 ;	-----------------------------------------
                                    823 ;	 function TIM2_ForcedOC1Config
                                    824 ;	-----------------------------------------
      00035E                        825 _TIM2_ForcedOC1Config:
      00035E 3Bu00u01         [ 1]  826 	push	_fp_+1
      000361 3Bu00u00         [ 1]  827 	push	_fp_
      000364 90 96            [ 1]  828 	ldw	y, sp
      000366 90 CFu00u00      [ 2]  829 	ldw	_fp_, y
                           00036A   830 	Sstm8s_tim2$TIM2_ForcedOC1Config$152 ==.
                           00036A   831 	Sstm8s_tim2$TIM2_ForcedOC1Config$153 ==.
                                    832 ;	StdPeriphLib/src/stm8s_tim2.c: 513: TIM2->CCMR1  =  (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~TIM2_CCMR_OCM))
      00036A AE 53 05         [ 2]  833 	ldw	x, #0x5305
      00036D F6               [ 1]  834 	ld	a, (x)
      00036E A4 8F            [ 1]  835 	and	a, #0x8f
                           000370   836 	Sstm8s_tim2$TIM2_ForcedOC1Config$154 ==.
                                    837 ;	StdPeriphLib/src/stm8s_tim2.c: 514: | (uint8_t)TIM2_ForcedAction);
      000370 1A 05            [ 1]  838 	or	a, (0x05, sp)
      000372 AE 53 05         [ 2]  839 	ldw	x, #0x5305
      000375 F7               [ 1]  840 	ld	(x), a
                           000376   841 	Sstm8s_tim2$TIM2_ForcedOC1Config$155 ==.
                                    842 ;	StdPeriphLib/src/stm8s_tim2.c: 515: }
                           000376   843 	Sstm8s_tim2$TIM2_ForcedOC1Config$156 ==.
                           000376   844 	XG$TIM2_ForcedOC1Config$0$0 ==.
      000376 32u00u00         [ 1]  845 	pop	_fp_
      000379 32u00u01         [ 1]  846 	pop	_fp_+1
      00037C 81               [ 4]  847 	ret
                           00037D   848 	Sstm8s_tim2$TIM2_ForcedOC1Config$157 ==.
                           00037D   849 	Sstm8s_tim2$TIM2_ForcedOC2Config$158 ==.
                                    850 ;	StdPeriphLib/src/stm8s_tim2.c: 526: void TIM2_ForcedOC2Config(TIM2_ForcedAction_TypeDef TIM2_ForcedAction)
                                    851 ;	-----------------------------------------
                                    852 ;	 function TIM2_ForcedOC2Config
                                    853 ;	-----------------------------------------
      00037D                        854 _TIM2_ForcedOC2Config:
      00037D 3Bu00u01         [ 1]  855 	push	_fp_+1
      000380 3Bu00u00         [ 1]  856 	push	_fp_
      000383 90 96            [ 1]  857 	ldw	y, sp
      000385 90 CFu00u00      [ 2]  858 	ldw	_fp_, y
                           000389   859 	Sstm8s_tim2$TIM2_ForcedOC2Config$159 ==.
                           000389   860 	Sstm8s_tim2$TIM2_ForcedOC2Config$160 ==.
                                    861 ;	StdPeriphLib/src/stm8s_tim2.c: 532: TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~TIM2_CCMR_OCM))
      000389 AE 53 06         [ 2]  862 	ldw	x, #0x5306
      00038C F6               [ 1]  863 	ld	a, (x)
      00038D A4 8F            [ 1]  864 	and	a, #0x8f
                           00038F   865 	Sstm8s_tim2$TIM2_ForcedOC2Config$161 ==.
                                    866 ;	StdPeriphLib/src/stm8s_tim2.c: 533: | (uint8_t)TIM2_ForcedAction);
      00038F 1A 05            [ 1]  867 	or	a, (0x05, sp)
      000391 AE 53 06         [ 2]  868 	ldw	x, #0x5306
      000394 F7               [ 1]  869 	ld	(x), a
                           000395   870 	Sstm8s_tim2$TIM2_ForcedOC2Config$162 ==.
                                    871 ;	StdPeriphLib/src/stm8s_tim2.c: 534: }
                           000395   872 	Sstm8s_tim2$TIM2_ForcedOC2Config$163 ==.
                           000395   873 	XG$TIM2_ForcedOC2Config$0$0 ==.
      000395 32u00u00         [ 1]  874 	pop	_fp_
      000398 32u00u01         [ 1]  875 	pop	_fp_+1
      00039B 81               [ 4]  876 	ret
                           00039C   877 	Sstm8s_tim2$TIM2_ForcedOC2Config$164 ==.
                           00039C   878 	Sstm8s_tim2$TIM2_ForcedOC3Config$165 ==.
                                    879 ;	StdPeriphLib/src/stm8s_tim2.c: 545: void TIM2_ForcedOC3Config(TIM2_ForcedAction_TypeDef TIM2_ForcedAction)
                                    880 ;	-----------------------------------------
                                    881 ;	 function TIM2_ForcedOC3Config
                                    882 ;	-----------------------------------------
      00039C                        883 _TIM2_ForcedOC3Config:
      00039C 3Bu00u01         [ 1]  884 	push	_fp_+1
      00039F 3Bu00u00         [ 1]  885 	push	_fp_
      0003A2 90 96            [ 1]  886 	ldw	y, sp
      0003A4 90 CFu00u00      [ 2]  887 	ldw	_fp_, y
                           0003A8   888 	Sstm8s_tim2$TIM2_ForcedOC3Config$166 ==.
                           0003A8   889 	Sstm8s_tim2$TIM2_ForcedOC3Config$167 ==.
                                    890 ;	StdPeriphLib/src/stm8s_tim2.c: 551: TIM2->CCMR3  =  (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~TIM2_CCMR_OCM))
      0003A8 AE 53 07         [ 2]  891 	ldw	x, #0x5307
      0003AB F6               [ 1]  892 	ld	a, (x)
      0003AC A4 8F            [ 1]  893 	and	a, #0x8f
                           0003AE   894 	Sstm8s_tim2$TIM2_ForcedOC3Config$168 ==.
                                    895 ;	StdPeriphLib/src/stm8s_tim2.c: 552: | (uint8_t)TIM2_ForcedAction);
      0003AE 1A 05            [ 1]  896 	or	a, (0x05, sp)
      0003B0 AE 53 07         [ 2]  897 	ldw	x, #0x5307
      0003B3 F7               [ 1]  898 	ld	(x), a
                           0003B4   899 	Sstm8s_tim2$TIM2_ForcedOC3Config$169 ==.
                                    900 ;	StdPeriphLib/src/stm8s_tim2.c: 553: }
                           0003B4   901 	Sstm8s_tim2$TIM2_ForcedOC3Config$170 ==.
                           0003B4   902 	XG$TIM2_ForcedOC3Config$0$0 ==.
      0003B4 32u00u00         [ 1]  903 	pop	_fp_
      0003B7 32u00u01         [ 1]  904 	pop	_fp_+1
      0003BA 81               [ 4]  905 	ret
                           0003BB   906 	Sstm8s_tim2$TIM2_ForcedOC3Config$171 ==.
                           0003BB   907 	Sstm8s_tim2$TIM2_ARRPreloadConfig$172 ==.
                                    908 ;	StdPeriphLib/src/stm8s_tim2.c: 561: void TIM2_ARRPreloadConfig(FunctionalState NewState)
                                    909 ;	-----------------------------------------
                                    910 ;	 function TIM2_ARRPreloadConfig
                                    911 ;	-----------------------------------------
      0003BB                        912 _TIM2_ARRPreloadConfig:
      0003BB 3Bu00u01         [ 1]  913 	push	_fp_+1
      0003BE 3Bu00u00         [ 1]  914 	push	_fp_
      0003C1 90 96            [ 1]  915 	ldw	y, sp
      0003C3 90 CFu00u00      [ 2]  916 	ldw	_fp_, y
                           0003C7   917 	Sstm8s_tim2$TIM2_ARRPreloadConfig$173 ==.
                           0003C7   918 	Sstm8s_tim2$TIM2_ARRPreloadConfig$174 ==.
                                    919 ;	StdPeriphLib/src/stm8s_tim2.c: 567: if (NewState != DISABLE)
      0003C7 0D 05            [ 1]  920 	tnz	(0x05, sp)
      0003C9 27 06            [ 1]  921 	jreq	00102$
                           0003CB   922 	Sstm8s_tim2$TIM2_ARRPreloadConfig$175 ==.
                                    923 ;	StdPeriphLib/src/stm8s_tim2.c: 569: TIM2->CR1 |= (uint8_t)TIM2_CR1_ARPE;
      0003CB 72 1E 53 00      [ 1]  924 	bset	0x5300, #7
      0003CF 20 04            [ 2]  925 	jra	00104$
      0003D1                        926 00102$:
                           0003D1   927 	Sstm8s_tim2$TIM2_ARRPreloadConfig$176 ==.
                                    928 ;	StdPeriphLib/src/stm8s_tim2.c: 573: TIM2->CR1 &= (uint8_t)(~TIM2_CR1_ARPE);
      0003D1 72 1F 53 00      [ 1]  929 	bres	0x5300, #7
      0003D5                        930 00104$:
                           0003D5   931 	Sstm8s_tim2$TIM2_ARRPreloadConfig$177 ==.
                                    932 ;	StdPeriphLib/src/stm8s_tim2.c: 575: }
                           0003D5   933 	Sstm8s_tim2$TIM2_ARRPreloadConfig$178 ==.
                           0003D5   934 	XG$TIM2_ARRPreloadConfig$0$0 ==.
      0003D5 32u00u00         [ 1]  935 	pop	_fp_
      0003D8 32u00u01         [ 1]  936 	pop	_fp_+1
      0003DB 81               [ 4]  937 	ret
                           0003DC   938 	Sstm8s_tim2$TIM2_ARRPreloadConfig$179 ==.
                           0003DC   939 	Sstm8s_tim2$TIM2_OC1PreloadConfig$180 ==.
                                    940 ;	StdPeriphLib/src/stm8s_tim2.c: 583: void TIM2_OC1PreloadConfig(FunctionalState NewState)
                                    941 ;	-----------------------------------------
                                    942 ;	 function TIM2_OC1PreloadConfig
                                    943 ;	-----------------------------------------
      0003DC                        944 _TIM2_OC1PreloadConfig:
      0003DC 3Bu00u01         [ 1]  945 	push	_fp_+1
      0003DF 3Bu00u00         [ 1]  946 	push	_fp_
      0003E2 90 96            [ 1]  947 	ldw	y, sp
      0003E4 90 CFu00u00      [ 2]  948 	ldw	_fp_, y
                           0003E8   949 	Sstm8s_tim2$TIM2_OC1PreloadConfig$181 ==.
                           0003E8   950 	Sstm8s_tim2$TIM2_OC1PreloadConfig$182 ==.
                                    951 ;	StdPeriphLib/src/stm8s_tim2.c: 589: if (NewState != DISABLE)
      0003E8 0D 05            [ 1]  952 	tnz	(0x05, sp)
      0003EA 27 09            [ 1]  953 	jreq	00102$
                           0003EC   954 	Sstm8s_tim2$TIM2_OC1PreloadConfig$183 ==.
                                    955 ;	StdPeriphLib/src/stm8s_tim2.c: 591: TIM2->CCMR1 |= (uint8_t)TIM2_CCMR_OCxPE;
      0003EC AE 53 05         [ 2]  956 	ldw	x, #0x5305
      0003EF F6               [ 1]  957 	ld	a, (x)
      0003F0 AA 08            [ 1]  958 	or	a, #0x08
      0003F2 F7               [ 1]  959 	ld	(x), a
      0003F3 20 07            [ 2]  960 	jra	00104$
      0003F5                        961 00102$:
                           0003F5   962 	Sstm8s_tim2$TIM2_OC1PreloadConfig$184 ==.
                                    963 ;	StdPeriphLib/src/stm8s_tim2.c: 595: TIM2->CCMR1 &= (uint8_t)(~TIM2_CCMR_OCxPE);
      0003F5 AE 53 05         [ 2]  964 	ldw	x, #0x5305
      0003F8 F6               [ 1]  965 	ld	a, (x)
      0003F9 A4 F7            [ 1]  966 	and	a, #0xf7
      0003FB F7               [ 1]  967 	ld	(x), a
      0003FC                        968 00104$:
                           0003FC   969 	Sstm8s_tim2$TIM2_OC1PreloadConfig$185 ==.
                                    970 ;	StdPeriphLib/src/stm8s_tim2.c: 597: }
                           0003FC   971 	Sstm8s_tim2$TIM2_OC1PreloadConfig$186 ==.
                           0003FC   972 	XG$TIM2_OC1PreloadConfig$0$0 ==.
      0003FC 32u00u00         [ 1]  973 	pop	_fp_
      0003FF 32u00u01         [ 1]  974 	pop	_fp_+1
      000402 81               [ 4]  975 	ret
                           000403   976 	Sstm8s_tim2$TIM2_OC1PreloadConfig$187 ==.
                           000403   977 	Sstm8s_tim2$TIM2_OC2PreloadConfig$188 ==.
                                    978 ;	StdPeriphLib/src/stm8s_tim2.c: 605: void TIM2_OC2PreloadConfig(FunctionalState NewState)
                                    979 ;	-----------------------------------------
                                    980 ;	 function TIM2_OC2PreloadConfig
                                    981 ;	-----------------------------------------
      000403                        982 _TIM2_OC2PreloadConfig:
      000403 3Bu00u01         [ 1]  983 	push	_fp_+1
      000406 3Bu00u00         [ 1]  984 	push	_fp_
      000409 90 96            [ 1]  985 	ldw	y, sp
      00040B 90 CFu00u00      [ 2]  986 	ldw	_fp_, y
                           00040F   987 	Sstm8s_tim2$TIM2_OC2PreloadConfig$189 ==.
                           00040F   988 	Sstm8s_tim2$TIM2_OC2PreloadConfig$190 ==.
                                    989 ;	StdPeriphLib/src/stm8s_tim2.c: 611: if (NewState != DISABLE)
      00040F 0D 05            [ 1]  990 	tnz	(0x05, sp)
      000411 27 09            [ 1]  991 	jreq	00102$
                           000413   992 	Sstm8s_tim2$TIM2_OC2PreloadConfig$191 ==.
                                    993 ;	StdPeriphLib/src/stm8s_tim2.c: 613: TIM2->CCMR2 |= (uint8_t)TIM2_CCMR_OCxPE;
      000413 AE 53 06         [ 2]  994 	ldw	x, #0x5306
      000416 F6               [ 1]  995 	ld	a, (x)
      000417 AA 08            [ 1]  996 	or	a, #0x08
      000419 F7               [ 1]  997 	ld	(x), a
      00041A 20 07            [ 2]  998 	jra	00104$
      00041C                        999 00102$:
                           00041C  1000 	Sstm8s_tim2$TIM2_OC2PreloadConfig$192 ==.
                                   1001 ;	StdPeriphLib/src/stm8s_tim2.c: 617: TIM2->CCMR2 &= (uint8_t)(~TIM2_CCMR_OCxPE);
      00041C AE 53 06         [ 2] 1002 	ldw	x, #0x5306
      00041F F6               [ 1] 1003 	ld	a, (x)
      000420 A4 F7            [ 1] 1004 	and	a, #0xf7
      000422 F7               [ 1] 1005 	ld	(x), a
      000423                       1006 00104$:
                           000423  1007 	Sstm8s_tim2$TIM2_OC2PreloadConfig$193 ==.
                                   1008 ;	StdPeriphLib/src/stm8s_tim2.c: 619: }
                           000423  1009 	Sstm8s_tim2$TIM2_OC2PreloadConfig$194 ==.
                           000423  1010 	XG$TIM2_OC2PreloadConfig$0$0 ==.
      000423 32u00u00         [ 1] 1011 	pop	_fp_
      000426 32u00u01         [ 1] 1012 	pop	_fp_+1
      000429 81               [ 4] 1013 	ret
                           00042A  1014 	Sstm8s_tim2$TIM2_OC2PreloadConfig$195 ==.
                           00042A  1015 	Sstm8s_tim2$TIM2_OC3PreloadConfig$196 ==.
                                   1016 ;	StdPeriphLib/src/stm8s_tim2.c: 627: void TIM2_OC3PreloadConfig(FunctionalState NewState)
                                   1017 ;	-----------------------------------------
                                   1018 ;	 function TIM2_OC3PreloadConfig
                                   1019 ;	-----------------------------------------
      00042A                       1020 _TIM2_OC3PreloadConfig:
      00042A 3Bu00u01         [ 1] 1021 	push	_fp_+1
      00042D 3Bu00u00         [ 1] 1022 	push	_fp_
      000430 90 96            [ 1] 1023 	ldw	y, sp
      000432 90 CFu00u00      [ 2] 1024 	ldw	_fp_, y
                           000436  1025 	Sstm8s_tim2$TIM2_OC3PreloadConfig$197 ==.
                           000436  1026 	Sstm8s_tim2$TIM2_OC3PreloadConfig$198 ==.
                                   1027 ;	StdPeriphLib/src/stm8s_tim2.c: 633: if (NewState != DISABLE)
      000436 0D 05            [ 1] 1028 	tnz	(0x05, sp)
      000438 27 09            [ 1] 1029 	jreq	00102$
                           00043A  1030 	Sstm8s_tim2$TIM2_OC3PreloadConfig$199 ==.
                                   1031 ;	StdPeriphLib/src/stm8s_tim2.c: 635: TIM2->CCMR3 |= (uint8_t)TIM2_CCMR_OCxPE;
      00043A AE 53 07         [ 2] 1032 	ldw	x, #0x5307
      00043D F6               [ 1] 1033 	ld	a, (x)
      00043E AA 08            [ 1] 1034 	or	a, #0x08
      000440 F7               [ 1] 1035 	ld	(x), a
      000441 20 07            [ 2] 1036 	jra	00104$
      000443                       1037 00102$:
                           000443  1038 	Sstm8s_tim2$TIM2_OC3PreloadConfig$200 ==.
                                   1039 ;	StdPeriphLib/src/stm8s_tim2.c: 639: TIM2->CCMR3 &= (uint8_t)(~TIM2_CCMR_OCxPE);
      000443 AE 53 07         [ 2] 1040 	ldw	x, #0x5307
      000446 F6               [ 1] 1041 	ld	a, (x)
      000447 A4 F7            [ 1] 1042 	and	a, #0xf7
      000449 F7               [ 1] 1043 	ld	(x), a
      00044A                       1044 00104$:
                           00044A  1045 	Sstm8s_tim2$TIM2_OC3PreloadConfig$201 ==.
                                   1046 ;	StdPeriphLib/src/stm8s_tim2.c: 641: }
                           00044A  1047 	Sstm8s_tim2$TIM2_OC3PreloadConfig$202 ==.
                           00044A  1048 	XG$TIM2_OC3PreloadConfig$0$0 ==.
      00044A 32u00u00         [ 1] 1049 	pop	_fp_
      00044D 32u00u01         [ 1] 1050 	pop	_fp_+1
      000450 81               [ 4] 1051 	ret
                           000451  1052 	Sstm8s_tim2$TIM2_OC3PreloadConfig$203 ==.
                           000451  1053 	Sstm8s_tim2$TIM2_GenerateEvent$204 ==.
                                   1054 ;	StdPeriphLib/src/stm8s_tim2.c: 653: void TIM2_GenerateEvent(TIM2_EventSource_TypeDef TIM2_EventSource)
                                   1055 ;	-----------------------------------------
                                   1056 ;	 function TIM2_GenerateEvent
                                   1057 ;	-----------------------------------------
      000451                       1058 _TIM2_GenerateEvent:
      000451 3Bu00u01         [ 1] 1059 	push	_fp_+1
      000454 3Bu00u00         [ 1] 1060 	push	_fp_
      000457 90 96            [ 1] 1061 	ldw	y, sp
      000459 90 CFu00u00      [ 2] 1062 	ldw	_fp_, y
                           00045D  1063 	Sstm8s_tim2$TIM2_GenerateEvent$205 ==.
                           00045D  1064 	Sstm8s_tim2$TIM2_GenerateEvent$206 ==.
                                   1065 ;	StdPeriphLib/src/stm8s_tim2.c: 659: TIM2->EGR = (uint8_t)TIM2_EventSource;
      00045D AE 53 04         [ 2] 1066 	ldw	x, #0x5304
      000460 7B 05            [ 1] 1067 	ld	a, (0x05, sp)
      000462 F7               [ 1] 1068 	ld	(x), a
                           000463  1069 	Sstm8s_tim2$TIM2_GenerateEvent$207 ==.
                                   1070 ;	StdPeriphLib/src/stm8s_tim2.c: 660: }
                           000463  1071 	Sstm8s_tim2$TIM2_GenerateEvent$208 ==.
                           000463  1072 	XG$TIM2_GenerateEvent$0$0 ==.
      000463 32u00u00         [ 1] 1073 	pop	_fp_
      000466 32u00u01         [ 1] 1074 	pop	_fp_+1
      000469 81               [ 4] 1075 	ret
                           00046A  1076 	Sstm8s_tim2$TIM2_GenerateEvent$209 ==.
                           00046A  1077 	Sstm8s_tim2$TIM2_OC1PolarityConfig$210 ==.
                                   1078 ;	StdPeriphLib/src/stm8s_tim2.c: 670: void TIM2_OC1PolarityConfig(TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
                                   1079 ;	-----------------------------------------
                                   1080 ;	 function TIM2_OC1PolarityConfig
                                   1081 ;	-----------------------------------------
      00046A                       1082 _TIM2_OC1PolarityConfig:
      00046A 3Bu00u01         [ 1] 1083 	push	_fp_+1
      00046D 3Bu00u00         [ 1] 1084 	push	_fp_
      000470 90 96            [ 1] 1085 	ldw	y, sp
      000472 90 CFu00u00      [ 2] 1086 	ldw	_fp_, y
                           000476  1087 	Sstm8s_tim2$TIM2_OC1PolarityConfig$211 ==.
                           000476  1088 	Sstm8s_tim2$TIM2_OC1PolarityConfig$212 ==.
                                   1089 ;	StdPeriphLib/src/stm8s_tim2.c: 676: if (TIM2_OCPolarity != TIM2_OCPOLARITY_HIGH)
      000476 0D 05            [ 1] 1090 	tnz	(0x05, sp)
      000478 27 09            [ 1] 1091 	jreq	00102$
                           00047A  1092 	Sstm8s_tim2$TIM2_OC1PolarityConfig$213 ==.
                                   1093 ;	StdPeriphLib/src/stm8s_tim2.c: 678: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC1P;
      00047A AE 53 08         [ 2] 1094 	ldw	x, #0x5308
      00047D F6               [ 1] 1095 	ld	a, (x)
      00047E AA 02            [ 1] 1096 	or	a, #0x02
      000480 F7               [ 1] 1097 	ld	(x), a
      000481 20 07            [ 2] 1098 	jra	00104$
      000483                       1099 00102$:
                           000483  1100 	Sstm8s_tim2$TIM2_OC1PolarityConfig$214 ==.
                                   1101 ;	StdPeriphLib/src/stm8s_tim2.c: 682: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1P);
      000483 AE 53 08         [ 2] 1102 	ldw	x, #0x5308
      000486 F6               [ 1] 1103 	ld	a, (x)
      000487 A4 FD            [ 1] 1104 	and	a, #0xfd
      000489 F7               [ 1] 1105 	ld	(x), a
      00048A                       1106 00104$:
                           00048A  1107 	Sstm8s_tim2$TIM2_OC1PolarityConfig$215 ==.
                                   1108 ;	StdPeriphLib/src/stm8s_tim2.c: 684: }
                           00048A  1109 	Sstm8s_tim2$TIM2_OC1PolarityConfig$216 ==.
                           00048A  1110 	XG$TIM2_OC1PolarityConfig$0$0 ==.
      00048A 32u00u00         [ 1] 1111 	pop	_fp_
      00048D 32u00u01         [ 1] 1112 	pop	_fp_+1
      000490 81               [ 4] 1113 	ret
                           000491  1114 	Sstm8s_tim2$TIM2_OC1PolarityConfig$217 ==.
                           000491  1115 	Sstm8s_tim2$TIM2_OC2PolarityConfig$218 ==.
                                   1116 ;	StdPeriphLib/src/stm8s_tim2.c: 694: void TIM2_OC2PolarityConfig(TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
                                   1117 ;	-----------------------------------------
                                   1118 ;	 function TIM2_OC2PolarityConfig
                                   1119 ;	-----------------------------------------
      000491                       1120 _TIM2_OC2PolarityConfig:
      000491 3Bu00u01         [ 1] 1121 	push	_fp_+1
      000494 3Bu00u00         [ 1] 1122 	push	_fp_
      000497 90 96            [ 1] 1123 	ldw	y, sp
      000499 90 CFu00u00      [ 2] 1124 	ldw	_fp_, y
                           00049D  1125 	Sstm8s_tim2$TIM2_OC2PolarityConfig$219 ==.
                           00049D  1126 	Sstm8s_tim2$TIM2_OC2PolarityConfig$220 ==.
                                   1127 ;	StdPeriphLib/src/stm8s_tim2.c: 700: if (TIM2_OCPolarity != TIM2_OCPOLARITY_HIGH)
      00049D 0D 05            [ 1] 1128 	tnz	(0x05, sp)
      00049F 27 09            [ 1] 1129 	jreq	00102$
                           0004A1  1130 	Sstm8s_tim2$TIM2_OC2PolarityConfig$221 ==.
                                   1131 ;	StdPeriphLib/src/stm8s_tim2.c: 702: TIM2->CCER1 |= TIM2_CCER1_CC2P;
      0004A1 AE 53 08         [ 2] 1132 	ldw	x, #0x5308
      0004A4 F6               [ 1] 1133 	ld	a, (x)
      0004A5 AA 20            [ 1] 1134 	or	a, #0x20
      0004A7 F7               [ 1] 1135 	ld	(x), a
      0004A8 20 07            [ 2] 1136 	jra	00104$
      0004AA                       1137 00102$:
                           0004AA  1138 	Sstm8s_tim2$TIM2_OC2PolarityConfig$222 ==.
                                   1139 ;	StdPeriphLib/src/stm8s_tim2.c: 706: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2P);
      0004AA AE 53 08         [ 2] 1140 	ldw	x, #0x5308
      0004AD F6               [ 1] 1141 	ld	a, (x)
      0004AE A4 DF            [ 1] 1142 	and	a, #0xdf
      0004B0 F7               [ 1] 1143 	ld	(x), a
      0004B1                       1144 00104$:
                           0004B1  1145 	Sstm8s_tim2$TIM2_OC2PolarityConfig$223 ==.
                                   1146 ;	StdPeriphLib/src/stm8s_tim2.c: 708: }
                           0004B1  1147 	Sstm8s_tim2$TIM2_OC2PolarityConfig$224 ==.
                           0004B1  1148 	XG$TIM2_OC2PolarityConfig$0$0 ==.
      0004B1 32u00u00         [ 1] 1149 	pop	_fp_
      0004B4 32u00u01         [ 1] 1150 	pop	_fp_+1
      0004B7 81               [ 4] 1151 	ret
                           0004B8  1152 	Sstm8s_tim2$TIM2_OC2PolarityConfig$225 ==.
                           0004B8  1153 	Sstm8s_tim2$TIM2_OC3PolarityConfig$226 ==.
                                   1154 ;	StdPeriphLib/src/stm8s_tim2.c: 718: void TIM2_OC3PolarityConfig(TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
                                   1155 ;	-----------------------------------------
                                   1156 ;	 function TIM2_OC3PolarityConfig
                                   1157 ;	-----------------------------------------
      0004B8                       1158 _TIM2_OC3PolarityConfig:
      0004B8 3Bu00u01         [ 1] 1159 	push	_fp_+1
      0004BB 3Bu00u00         [ 1] 1160 	push	_fp_
      0004BE 90 96            [ 1] 1161 	ldw	y, sp
      0004C0 90 CFu00u00      [ 2] 1162 	ldw	_fp_, y
                           0004C4  1163 	Sstm8s_tim2$TIM2_OC3PolarityConfig$227 ==.
                           0004C4  1164 	Sstm8s_tim2$TIM2_OC3PolarityConfig$228 ==.
                                   1165 ;	StdPeriphLib/src/stm8s_tim2.c: 724: if (TIM2_OCPolarity != TIM2_OCPOLARITY_HIGH)
      0004C4 0D 05            [ 1] 1166 	tnz	(0x05, sp)
      0004C6 27 09            [ 1] 1167 	jreq	00102$
                           0004C8  1168 	Sstm8s_tim2$TIM2_OC3PolarityConfig$229 ==.
                                   1169 ;	StdPeriphLib/src/stm8s_tim2.c: 726: TIM2->CCER2 |= (uint8_t)TIM2_CCER2_CC3P;
      0004C8 AE 53 09         [ 2] 1170 	ldw	x, #0x5309
      0004CB F6               [ 1] 1171 	ld	a, (x)
      0004CC AA 02            [ 1] 1172 	or	a, #0x02
      0004CE F7               [ 1] 1173 	ld	(x), a
      0004CF 20 07            [ 2] 1174 	jra	00104$
      0004D1                       1175 00102$:
                           0004D1  1176 	Sstm8s_tim2$TIM2_OC3PolarityConfig$230 ==.
                                   1177 ;	StdPeriphLib/src/stm8s_tim2.c: 730: TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3P);
      0004D1 AE 53 09         [ 2] 1178 	ldw	x, #0x5309
      0004D4 F6               [ 1] 1179 	ld	a, (x)
      0004D5 A4 FD            [ 1] 1180 	and	a, #0xfd
      0004D7 F7               [ 1] 1181 	ld	(x), a
      0004D8                       1182 00104$:
                           0004D8  1183 	Sstm8s_tim2$TIM2_OC3PolarityConfig$231 ==.
                                   1184 ;	StdPeriphLib/src/stm8s_tim2.c: 732: }
                           0004D8  1185 	Sstm8s_tim2$TIM2_OC3PolarityConfig$232 ==.
                           0004D8  1186 	XG$TIM2_OC3PolarityConfig$0$0 ==.
      0004D8 32u00u00         [ 1] 1187 	pop	_fp_
      0004DB 32u00u01         [ 1] 1188 	pop	_fp_+1
      0004DE 81               [ 4] 1189 	ret
                           0004DF  1190 	Sstm8s_tim2$TIM2_OC3PolarityConfig$233 ==.
                           0004DF  1191 	Sstm8s_tim2$TIM2_CCxCmd$234 ==.
                                   1192 ;	StdPeriphLib/src/stm8s_tim2.c: 745: void TIM2_CCxCmd(TIM2_Channel_TypeDef TIM2_Channel, FunctionalState NewState)
                                   1193 ;	-----------------------------------------
                                   1194 ;	 function TIM2_CCxCmd
                                   1195 ;	-----------------------------------------
      0004DF                       1196 _TIM2_CCxCmd:
      0004DF 3Bu00u01         [ 1] 1197 	push	_fp_+1
      0004E2 3Bu00u00         [ 1] 1198 	push	_fp_
      0004E5 90 96            [ 1] 1199 	ldw	y, sp
      0004E7 90 CFu00u00      [ 2] 1200 	ldw	_fp_, y
                           0004EB  1201 	Sstm8s_tim2$TIM2_CCxCmd$235 ==.
                           0004EB  1202 	Sstm8s_tim2$TIM2_CCxCmd$236 ==.
                                   1203 ;	StdPeriphLib/src/stm8s_tim2.c: 751: if (TIM2_Channel == TIM2_CHANNEL_1)
      0004EB 0D 05            [ 1] 1204 	tnz	(0x05, sp)
      0004ED 26 10            [ 1] 1205 	jrne	00114$
                           0004EF  1206 	Sstm8s_tim2$TIM2_CCxCmd$237 ==.
                                   1207 ;	StdPeriphLib/src/stm8s_tim2.c: 754: if (NewState != DISABLE)
      0004EF 0D 06            [ 1] 1208 	tnz	(0x06, sp)
      0004F1 27 06            [ 1] 1209 	jreq	00102$
                           0004F3  1210 	Sstm8s_tim2$TIM2_CCxCmd$238 ==.
                                   1211 ;	StdPeriphLib/src/stm8s_tim2.c: 756: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC1E;
      0004F3 72 10 53 08      [ 1] 1212 	bset	0x5308, #0
      0004F7 20 30            [ 2] 1213 	jra	00116$
      0004F9                       1214 00102$:
                           0004F9  1215 	Sstm8s_tim2$TIM2_CCxCmd$239 ==.
                                   1216 ;	StdPeriphLib/src/stm8s_tim2.c: 760: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1E);
      0004F9 72 11 53 08      [ 1] 1217 	bres	0x5308, #0
      0004FD 20 2A            [ 2] 1218 	jra	00116$
      0004FF                       1219 00114$:
                           0004FF  1220 	Sstm8s_tim2$TIM2_CCxCmd$240 ==.
                                   1221 ;	StdPeriphLib/src/stm8s_tim2.c: 764: else if (TIM2_Channel == TIM2_CHANNEL_2)
      0004FF 7B 05            [ 1] 1222 	ld	a, (0x05, sp)
      000501 A1 01            [ 1] 1223 	cp	a, #0x01
      000503 26 16            [ 1] 1224 	jrne	00111$
                           000505  1225 	Sstm8s_tim2$TIM2_CCxCmd$241 ==.
                                   1226 ;	StdPeriphLib/src/stm8s_tim2.c: 767: if (NewState != DISABLE)
      000505 0D 06            [ 1] 1227 	tnz	(0x06, sp)
      000507 27 09            [ 1] 1228 	jreq	00105$
                           000509  1229 	Sstm8s_tim2$TIM2_CCxCmd$242 ==.
                                   1230 ;	StdPeriphLib/src/stm8s_tim2.c: 769: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC2E;
      000509 AE 53 08         [ 2] 1231 	ldw	x, #0x5308
      00050C F6               [ 1] 1232 	ld	a, (x)
      00050D AA 10            [ 1] 1233 	or	a, #0x10
      00050F F7               [ 1] 1234 	ld	(x), a
      000510 20 17            [ 2] 1235 	jra	00116$
      000512                       1236 00105$:
                           000512  1237 	Sstm8s_tim2$TIM2_CCxCmd$243 ==.
                                   1238 ;	StdPeriphLib/src/stm8s_tim2.c: 773: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2E);
      000512 AE 53 08         [ 2] 1239 	ldw	x, #0x5308
      000515 F6               [ 1] 1240 	ld	a, (x)
      000516 A4 EF            [ 1] 1241 	and	a, #0xef
      000518 F7               [ 1] 1242 	ld	(x), a
      000519 20 0E            [ 2] 1243 	jra	00116$
      00051B                       1244 00111$:
                           00051B  1245 	Sstm8s_tim2$TIM2_CCxCmd$244 ==.
                                   1246 ;	StdPeriphLib/src/stm8s_tim2.c: 779: if (NewState != DISABLE)
      00051B 0D 06            [ 1] 1247 	tnz	(0x06, sp)
      00051D 27 06            [ 1] 1248 	jreq	00108$
                           00051F  1249 	Sstm8s_tim2$TIM2_CCxCmd$245 ==.
                                   1250 ;	StdPeriphLib/src/stm8s_tim2.c: 781: TIM2->CCER2 |= (uint8_t)TIM2_CCER2_CC3E;
      00051F 72 10 53 09      [ 1] 1251 	bset	0x5309, #0
      000523 20 04            [ 2] 1252 	jra	00116$
      000525                       1253 00108$:
                           000525  1254 	Sstm8s_tim2$TIM2_CCxCmd$246 ==.
                                   1255 ;	StdPeriphLib/src/stm8s_tim2.c: 785: TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3E);
      000525 72 11 53 09      [ 1] 1256 	bres	0x5309, #0
      000529                       1257 00116$:
                           000529  1258 	Sstm8s_tim2$TIM2_CCxCmd$247 ==.
                                   1259 ;	StdPeriphLib/src/stm8s_tim2.c: 788: }
                           000529  1260 	Sstm8s_tim2$TIM2_CCxCmd$248 ==.
                           000529  1261 	XG$TIM2_CCxCmd$0$0 ==.
      000529 32u00u00         [ 1] 1262 	pop	_fp_
      00052C 32u00u01         [ 1] 1263 	pop	_fp_+1
      00052F 81               [ 4] 1264 	ret
                           000530  1265 	Sstm8s_tim2$TIM2_CCxCmd$249 ==.
                           000530  1266 	Sstm8s_tim2$TIM2_SelectOCxM$250 ==.
                                   1267 ;	StdPeriphLib/src/stm8s_tim2.c: 810: void TIM2_SelectOCxM(TIM2_Channel_TypeDef TIM2_Channel, TIM2_OCMode_TypeDef TIM2_OCMode)
                                   1268 ;	-----------------------------------------
                                   1269 ;	 function TIM2_SelectOCxM
                                   1270 ;	-----------------------------------------
      000530                       1271 _TIM2_SelectOCxM:
      000530 3Bu00u01         [ 1] 1272 	push	_fp_+1
      000533 3Bu00u00         [ 1] 1273 	push	_fp_
      000536 90 96            [ 1] 1274 	ldw	y, sp
      000538 90 CFu00u00      [ 2] 1275 	ldw	_fp_, y
                           00053C  1276 	Sstm8s_tim2$TIM2_SelectOCxM$251 ==.
                           00053C  1277 	Sstm8s_tim2$TIM2_SelectOCxM$252 ==.
                                   1278 ;	StdPeriphLib/src/stm8s_tim2.c: 816: if (TIM2_Channel == TIM2_CHANNEL_1)
      00053C 0D 05            [ 1] 1279 	tnz	(0x05, sp)
      00053E 26 12            [ 1] 1280 	jrne	00105$
                           000540  1281 	Sstm8s_tim2$TIM2_SelectOCxM$253 ==.
                                   1282 ;	StdPeriphLib/src/stm8s_tim2.c: 819: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1E);
      000540 72 11 53 08      [ 1] 1283 	bres	0x5308, #0
                           000544  1284 	Sstm8s_tim2$TIM2_SelectOCxM$254 ==.
                                   1285 ;	StdPeriphLib/src/stm8s_tim2.c: 822: TIM2->CCMR1 = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~TIM2_CCMR_OCM))
      000544 AE 53 05         [ 2] 1286 	ldw	x, #0x5305
      000547 F6               [ 1] 1287 	ld	a, (x)
      000548 A4 8F            [ 1] 1288 	and	a, #0x8f
                           00054A  1289 	Sstm8s_tim2$TIM2_SelectOCxM$255 ==.
                                   1290 ;	StdPeriphLib/src/stm8s_tim2.c: 823: | (uint8_t)TIM2_OCMode);
      00054A 1A 06            [ 1] 1291 	or	a, (0x06, sp)
      00054C AE 53 05         [ 2] 1292 	ldw	x, #0x5305
      00054F F7               [ 1] 1293 	ld	(x), a
      000550 20 2B            [ 2] 1294 	jra	00107$
      000552                       1295 00105$:
                           000552  1296 	Sstm8s_tim2$TIM2_SelectOCxM$256 ==.
                                   1297 ;	StdPeriphLib/src/stm8s_tim2.c: 825: else if (TIM2_Channel == TIM2_CHANNEL_2)
      000552 7B 05            [ 1] 1298 	ld	a, (0x05, sp)
      000554 A1 01            [ 1] 1299 	cp	a, #0x01
      000556 26 15            [ 1] 1300 	jrne	00102$
                           000558  1301 	Sstm8s_tim2$TIM2_SelectOCxM$257 ==.
                                   1302 ;	StdPeriphLib/src/stm8s_tim2.c: 828: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2E);
      000558 AE 53 08         [ 2] 1303 	ldw	x, #0x5308
      00055B F6               [ 1] 1304 	ld	a, (x)
      00055C A4 EF            [ 1] 1305 	and	a, #0xef
      00055E F7               [ 1] 1306 	ld	(x), a
                           00055F  1307 	Sstm8s_tim2$TIM2_SelectOCxM$258 ==.
                                   1308 ;	StdPeriphLib/src/stm8s_tim2.c: 831: TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~TIM2_CCMR_OCM))
      00055F AE 53 06         [ 2] 1309 	ldw	x, #0x5306
      000562 F6               [ 1] 1310 	ld	a, (x)
      000563 A4 8F            [ 1] 1311 	and	a, #0x8f
                           000565  1312 	Sstm8s_tim2$TIM2_SelectOCxM$259 ==.
                                   1313 ;	StdPeriphLib/src/stm8s_tim2.c: 832: | (uint8_t)TIM2_OCMode);
      000565 1A 06            [ 1] 1314 	or	a, (0x06, sp)
      000567 AE 53 06         [ 2] 1315 	ldw	x, #0x5306
      00056A F7               [ 1] 1316 	ld	(x), a
      00056B 20 10            [ 2] 1317 	jra	00107$
      00056D                       1318 00102$:
                           00056D  1319 	Sstm8s_tim2$TIM2_SelectOCxM$260 ==.
                                   1320 ;	StdPeriphLib/src/stm8s_tim2.c: 837: TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3E);
      00056D 72 11 53 09      [ 1] 1321 	bres	0x5309, #0
                           000571  1322 	Sstm8s_tim2$TIM2_SelectOCxM$261 ==.
                                   1323 ;	StdPeriphLib/src/stm8s_tim2.c: 840: TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~TIM2_CCMR_OCM))
      000571 AE 53 07         [ 2] 1324 	ldw	x, #0x5307
      000574 F6               [ 1] 1325 	ld	a, (x)
      000575 A4 8F            [ 1] 1326 	and	a, #0x8f
                           000577  1327 	Sstm8s_tim2$TIM2_SelectOCxM$262 ==.
                                   1328 ;	StdPeriphLib/src/stm8s_tim2.c: 841: | (uint8_t)TIM2_OCMode);
      000577 1A 06            [ 1] 1329 	or	a, (0x06, sp)
      000579 AE 53 07         [ 2] 1330 	ldw	x, #0x5307
      00057C F7               [ 1] 1331 	ld	(x), a
      00057D                       1332 00107$:
                           00057D  1333 	Sstm8s_tim2$TIM2_SelectOCxM$263 ==.
                                   1334 ;	StdPeriphLib/src/stm8s_tim2.c: 843: }
                           00057D  1335 	Sstm8s_tim2$TIM2_SelectOCxM$264 ==.
                           00057D  1336 	XG$TIM2_SelectOCxM$0$0 ==.
      00057D 32u00u00         [ 1] 1337 	pop	_fp_
      000580 32u00u01         [ 1] 1338 	pop	_fp_+1
      000583 81               [ 4] 1339 	ret
                           000584  1340 	Sstm8s_tim2$TIM2_SelectOCxM$265 ==.
                           000584  1341 	Sstm8s_tim2$TIM2_SetCounter$266 ==.
                                   1342 ;	StdPeriphLib/src/stm8s_tim2.c: 851: void TIM2_SetCounter(uint16_t Counter)
                                   1343 ;	-----------------------------------------
                                   1344 ;	 function TIM2_SetCounter
                                   1345 ;	-----------------------------------------
      000584                       1346 _TIM2_SetCounter:
      000584 3Bu00u01         [ 1] 1347 	push	_fp_+1
      000587 3Bu00u00         [ 1] 1348 	push	_fp_
      00058A 90 96            [ 1] 1349 	ldw	y, sp
      00058C 90 CFu00u00      [ 2] 1350 	ldw	_fp_, y
                           000590  1351 	Sstm8s_tim2$TIM2_SetCounter$267 ==.
      000590 52 02            [ 2] 1352 	sub	sp, #2
                           000592  1353 	Sstm8s_tim2$TIM2_SetCounter$268 ==.
                                   1354 ;	StdPeriphLib/src/stm8s_tim2.c: 854: TIM2->CNTRH = (uint8_t)(Counter >> 8);
      000592 7B 07            [ 1] 1355 	ld	a, (0x07, sp)
      000594 0F 01            [ 1] 1356 	clr	(0x01, sp)
      000596 AE 53 0A         [ 2] 1357 	ldw	x, #0x530a
      000599 F7               [ 1] 1358 	ld	(x), a
                           00059A  1359 	Sstm8s_tim2$TIM2_SetCounter$269 ==.
                                   1360 ;	StdPeriphLib/src/stm8s_tim2.c: 855: TIM2->CNTRL = (uint8_t)(Counter);
      00059A 7B 08            [ 1] 1361 	ld	a, (0x08, sp)
      00059C AE 53 0B         [ 2] 1362 	ldw	x, #0x530b
      00059F F7               [ 1] 1363 	ld	(x), a
                           0005A0  1364 	Sstm8s_tim2$TIM2_SetCounter$270 ==.
                                   1365 ;	StdPeriphLib/src/stm8s_tim2.c: 856: }
      0005A0 5B 02            [ 2] 1366 	addw	sp, #2
                           0005A2  1367 	Sstm8s_tim2$TIM2_SetCounter$271 ==.
                           0005A2  1368 	XG$TIM2_SetCounter$0$0 ==.
      0005A2 32u00u00         [ 1] 1369 	pop	_fp_
      0005A5 32u00u01         [ 1] 1370 	pop	_fp_+1
      0005A8 81               [ 4] 1371 	ret
                           0005A9  1372 	Sstm8s_tim2$TIM2_SetCounter$272 ==.
                           0005A9  1373 	Sstm8s_tim2$TIM2_SetAutoreload$273 ==.
                                   1374 ;	StdPeriphLib/src/stm8s_tim2.c: 864: void TIM2_SetAutoreload(uint16_t Autoreload)
                                   1375 ;	-----------------------------------------
                                   1376 ;	 function TIM2_SetAutoreload
                                   1377 ;	-----------------------------------------
      0005A9                       1378 _TIM2_SetAutoreload:
      0005A9 3Bu00u01         [ 1] 1379 	push	_fp_+1
      0005AC 3Bu00u00         [ 1] 1380 	push	_fp_
      0005AF 90 96            [ 1] 1381 	ldw	y, sp
      0005B1 90 CFu00u00      [ 2] 1382 	ldw	_fp_, y
                           0005B5  1383 	Sstm8s_tim2$TIM2_SetAutoreload$274 ==.
      0005B5 52 02            [ 2] 1384 	sub	sp, #2
                           0005B7  1385 	Sstm8s_tim2$TIM2_SetAutoreload$275 ==.
                                   1386 ;	StdPeriphLib/src/stm8s_tim2.c: 867: TIM2->ARRH = (uint8_t)(Autoreload >> 8);
      0005B7 7B 07            [ 1] 1387 	ld	a, (0x07, sp)
      0005B9 0F 01            [ 1] 1388 	clr	(0x01, sp)
      0005BB AE 53 0D         [ 2] 1389 	ldw	x, #0x530d
      0005BE F7               [ 1] 1390 	ld	(x), a
                           0005BF  1391 	Sstm8s_tim2$TIM2_SetAutoreload$276 ==.
                                   1392 ;	StdPeriphLib/src/stm8s_tim2.c: 868: TIM2->ARRL = (uint8_t)(Autoreload);
      0005BF 7B 08            [ 1] 1393 	ld	a, (0x08, sp)
      0005C1 AE 53 0E         [ 2] 1394 	ldw	x, #0x530e
      0005C4 F7               [ 1] 1395 	ld	(x), a
                           0005C5  1396 	Sstm8s_tim2$TIM2_SetAutoreload$277 ==.
                                   1397 ;	StdPeriphLib/src/stm8s_tim2.c: 869: }
      0005C5 5B 02            [ 2] 1398 	addw	sp, #2
                           0005C7  1399 	Sstm8s_tim2$TIM2_SetAutoreload$278 ==.
                           0005C7  1400 	XG$TIM2_SetAutoreload$0$0 ==.
      0005C7 32u00u00         [ 1] 1401 	pop	_fp_
      0005CA 32u00u01         [ 1] 1402 	pop	_fp_+1
      0005CD 81               [ 4] 1403 	ret
                           0005CE  1404 	Sstm8s_tim2$TIM2_SetAutoreload$279 ==.
                           0005CE  1405 	Sstm8s_tim2$TIM2_SetCompare1$280 ==.
                                   1406 ;	StdPeriphLib/src/stm8s_tim2.c: 877: void TIM2_SetCompare1(uint16_t Compare1)
                                   1407 ;	-----------------------------------------
                                   1408 ;	 function TIM2_SetCompare1
                                   1409 ;	-----------------------------------------
      0005CE                       1410 _TIM2_SetCompare1:
      0005CE 3Bu00u01         [ 1] 1411 	push	_fp_+1
      0005D1 3Bu00u00         [ 1] 1412 	push	_fp_
      0005D4 90 96            [ 1] 1413 	ldw	y, sp
      0005D6 90 CFu00u00      [ 2] 1414 	ldw	_fp_, y
                           0005DA  1415 	Sstm8s_tim2$TIM2_SetCompare1$281 ==.
      0005DA 52 02            [ 2] 1416 	sub	sp, #2
                           0005DC  1417 	Sstm8s_tim2$TIM2_SetCompare1$282 ==.
                                   1418 ;	StdPeriphLib/src/stm8s_tim2.c: 880: TIM2->CCR1H = (uint8_t)(Compare1 >> 8);
      0005DC 7B 07            [ 1] 1419 	ld	a, (0x07, sp)
      0005DE 0F 01            [ 1] 1420 	clr	(0x01, sp)
      0005E0 AE 53 0F         [ 2] 1421 	ldw	x, #0x530f
      0005E3 F7               [ 1] 1422 	ld	(x), a
                           0005E4  1423 	Sstm8s_tim2$TIM2_SetCompare1$283 ==.
                                   1424 ;	StdPeriphLib/src/stm8s_tim2.c: 881: TIM2->CCR1L = (uint8_t)(Compare1);
      0005E4 7B 08            [ 1] 1425 	ld	a, (0x08, sp)
      0005E6 AE 53 10         [ 2] 1426 	ldw	x, #0x5310
      0005E9 F7               [ 1] 1427 	ld	(x), a
                           0005EA  1428 	Sstm8s_tim2$TIM2_SetCompare1$284 ==.
                                   1429 ;	StdPeriphLib/src/stm8s_tim2.c: 882: }
      0005EA 5B 02            [ 2] 1430 	addw	sp, #2
                           0005EC  1431 	Sstm8s_tim2$TIM2_SetCompare1$285 ==.
                           0005EC  1432 	XG$TIM2_SetCompare1$0$0 ==.
      0005EC 32u00u00         [ 1] 1433 	pop	_fp_
      0005EF 32u00u01         [ 1] 1434 	pop	_fp_+1
      0005F2 81               [ 4] 1435 	ret
                           0005F3  1436 	Sstm8s_tim2$TIM2_SetCompare1$286 ==.
                           0005F3  1437 	Sstm8s_tim2$TIM2_SetCompare2$287 ==.
                                   1438 ;	StdPeriphLib/src/stm8s_tim2.c: 890: void TIM2_SetCompare2(uint16_t Compare2)
                                   1439 ;	-----------------------------------------
                                   1440 ;	 function TIM2_SetCompare2
                                   1441 ;	-----------------------------------------
      0005F3                       1442 _TIM2_SetCompare2:
      0005F3 3Bu00u01         [ 1] 1443 	push	_fp_+1
      0005F6 3Bu00u00         [ 1] 1444 	push	_fp_
      0005F9 90 96            [ 1] 1445 	ldw	y, sp
      0005FB 90 CFu00u00      [ 2] 1446 	ldw	_fp_, y
                           0005FF  1447 	Sstm8s_tim2$TIM2_SetCompare2$288 ==.
      0005FF 52 02            [ 2] 1448 	sub	sp, #2
                           000601  1449 	Sstm8s_tim2$TIM2_SetCompare2$289 ==.
                                   1450 ;	StdPeriphLib/src/stm8s_tim2.c: 893: TIM2->CCR2H = (uint8_t)(Compare2 >> 8);
      000601 7B 07            [ 1] 1451 	ld	a, (0x07, sp)
      000603 0F 01            [ 1] 1452 	clr	(0x01, sp)
      000605 AE 53 11         [ 2] 1453 	ldw	x, #0x5311
      000608 F7               [ 1] 1454 	ld	(x), a
                           000609  1455 	Sstm8s_tim2$TIM2_SetCompare2$290 ==.
                                   1456 ;	StdPeriphLib/src/stm8s_tim2.c: 894: TIM2->CCR2L = (uint8_t)(Compare2);
      000609 7B 08            [ 1] 1457 	ld	a, (0x08, sp)
      00060B AE 53 12         [ 2] 1458 	ldw	x, #0x5312
      00060E F7               [ 1] 1459 	ld	(x), a
                           00060F  1460 	Sstm8s_tim2$TIM2_SetCompare2$291 ==.
                                   1461 ;	StdPeriphLib/src/stm8s_tim2.c: 895: }
      00060F 5B 02            [ 2] 1462 	addw	sp, #2
                           000611  1463 	Sstm8s_tim2$TIM2_SetCompare2$292 ==.
                           000611  1464 	XG$TIM2_SetCompare2$0$0 ==.
      000611 32u00u00         [ 1] 1465 	pop	_fp_
      000614 32u00u01         [ 1] 1466 	pop	_fp_+1
      000617 81               [ 4] 1467 	ret
                           000618  1468 	Sstm8s_tim2$TIM2_SetCompare2$293 ==.
                           000618  1469 	Sstm8s_tim2$TIM2_SetCompare3$294 ==.
                                   1470 ;	StdPeriphLib/src/stm8s_tim2.c: 903: void TIM2_SetCompare3(uint16_t Compare3)
                                   1471 ;	-----------------------------------------
                                   1472 ;	 function TIM2_SetCompare3
                                   1473 ;	-----------------------------------------
      000618                       1474 _TIM2_SetCompare3:
      000618 3Bu00u01         [ 1] 1475 	push	_fp_+1
      00061B 3Bu00u00         [ 1] 1476 	push	_fp_
      00061E 90 96            [ 1] 1477 	ldw	y, sp
      000620 90 CFu00u00      [ 2] 1478 	ldw	_fp_, y
                           000624  1479 	Sstm8s_tim2$TIM2_SetCompare3$295 ==.
      000624 52 02            [ 2] 1480 	sub	sp, #2
                           000626  1481 	Sstm8s_tim2$TIM2_SetCompare3$296 ==.
                                   1482 ;	StdPeriphLib/src/stm8s_tim2.c: 906: TIM2->CCR3H = (uint8_t)(Compare3 >> 8);
      000626 7B 07            [ 1] 1483 	ld	a, (0x07, sp)
      000628 0F 01            [ 1] 1484 	clr	(0x01, sp)
      00062A AE 53 13         [ 2] 1485 	ldw	x, #0x5313
      00062D F7               [ 1] 1486 	ld	(x), a
                           00062E  1487 	Sstm8s_tim2$TIM2_SetCompare3$297 ==.
                                   1488 ;	StdPeriphLib/src/stm8s_tim2.c: 907: TIM2->CCR3L = (uint8_t)(Compare3);
      00062E 7B 08            [ 1] 1489 	ld	a, (0x08, sp)
      000630 AE 53 14         [ 2] 1490 	ldw	x, #0x5314
      000633 F7               [ 1] 1491 	ld	(x), a
                           000634  1492 	Sstm8s_tim2$TIM2_SetCompare3$298 ==.
                                   1493 ;	StdPeriphLib/src/stm8s_tim2.c: 908: }
      000634 5B 02            [ 2] 1494 	addw	sp, #2
                           000636  1495 	Sstm8s_tim2$TIM2_SetCompare3$299 ==.
                           000636  1496 	XG$TIM2_SetCompare3$0$0 ==.
      000636 32u00u00         [ 1] 1497 	pop	_fp_
      000639 32u00u01         [ 1] 1498 	pop	_fp_+1
      00063C 81               [ 4] 1499 	ret
                           00063D  1500 	Sstm8s_tim2$TIM2_SetCompare3$300 ==.
                           00063D  1501 	Sstm8s_tim2$TIM2_SetIC1Prescaler$301 ==.
                                   1502 ;	StdPeriphLib/src/stm8s_tim2.c: 920: void TIM2_SetIC1Prescaler(TIM2_ICPSC_TypeDef TIM2_IC1Prescaler)
                                   1503 ;	-----------------------------------------
                                   1504 ;	 function TIM2_SetIC1Prescaler
                                   1505 ;	-----------------------------------------
      00063D                       1506 _TIM2_SetIC1Prescaler:
      00063D 3Bu00u01         [ 1] 1507 	push	_fp_+1
      000640 3Bu00u00         [ 1] 1508 	push	_fp_
      000643 90 96            [ 1] 1509 	ldw	y, sp
      000645 90 CFu00u00      [ 2] 1510 	ldw	_fp_, y
                           000649  1511 	Sstm8s_tim2$TIM2_SetIC1Prescaler$302 ==.
                           000649  1512 	Sstm8s_tim2$TIM2_SetIC1Prescaler$303 ==.
                                   1513 ;	StdPeriphLib/src/stm8s_tim2.c: 926: TIM2->CCMR1 = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~TIM2_CCMR_ICxPSC))
      000649 AE 53 05         [ 2] 1514 	ldw	x, #0x5305
      00064C F6               [ 1] 1515 	ld	a, (x)
      00064D A4 F3            [ 1] 1516 	and	a, #0xf3
                           00064F  1517 	Sstm8s_tim2$TIM2_SetIC1Prescaler$304 ==.
                                   1518 ;	StdPeriphLib/src/stm8s_tim2.c: 927: | (uint8_t)TIM2_IC1Prescaler);
      00064F 1A 05            [ 1] 1519 	or	a, (0x05, sp)
      000651 AE 53 05         [ 2] 1520 	ldw	x, #0x5305
      000654 F7               [ 1] 1521 	ld	(x), a
                           000655  1522 	Sstm8s_tim2$TIM2_SetIC1Prescaler$305 ==.
                                   1523 ;	StdPeriphLib/src/stm8s_tim2.c: 928: }
                           000655  1524 	Sstm8s_tim2$TIM2_SetIC1Prescaler$306 ==.
                           000655  1525 	XG$TIM2_SetIC1Prescaler$0$0 ==.
      000655 32u00u00         [ 1] 1526 	pop	_fp_
      000658 32u00u01         [ 1] 1527 	pop	_fp_+1
      00065B 81               [ 4] 1528 	ret
                           00065C  1529 	Sstm8s_tim2$TIM2_SetIC1Prescaler$307 ==.
                           00065C  1530 	Sstm8s_tim2$TIM2_SetIC2Prescaler$308 ==.
                                   1531 ;	StdPeriphLib/src/stm8s_tim2.c: 940: void TIM2_SetIC2Prescaler(TIM2_ICPSC_TypeDef TIM2_IC2Prescaler)
                                   1532 ;	-----------------------------------------
                                   1533 ;	 function TIM2_SetIC2Prescaler
                                   1534 ;	-----------------------------------------
      00065C                       1535 _TIM2_SetIC2Prescaler:
      00065C 3Bu00u01         [ 1] 1536 	push	_fp_+1
      00065F 3Bu00u00         [ 1] 1537 	push	_fp_
      000662 90 96            [ 1] 1538 	ldw	y, sp
      000664 90 CFu00u00      [ 2] 1539 	ldw	_fp_, y
                           000668  1540 	Sstm8s_tim2$TIM2_SetIC2Prescaler$309 ==.
                           000668  1541 	Sstm8s_tim2$TIM2_SetIC2Prescaler$310 ==.
                                   1542 ;	StdPeriphLib/src/stm8s_tim2.c: 946: TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~TIM2_CCMR_ICxPSC))
      000668 AE 53 06         [ 2] 1543 	ldw	x, #0x5306
      00066B F6               [ 1] 1544 	ld	a, (x)
      00066C A4 F3            [ 1] 1545 	and	a, #0xf3
                           00066E  1546 	Sstm8s_tim2$TIM2_SetIC2Prescaler$311 ==.
                                   1547 ;	StdPeriphLib/src/stm8s_tim2.c: 947: | (uint8_t)TIM2_IC2Prescaler);
      00066E 1A 05            [ 1] 1548 	or	a, (0x05, sp)
      000670 AE 53 06         [ 2] 1549 	ldw	x, #0x5306
      000673 F7               [ 1] 1550 	ld	(x), a
                           000674  1551 	Sstm8s_tim2$TIM2_SetIC2Prescaler$312 ==.
                                   1552 ;	StdPeriphLib/src/stm8s_tim2.c: 948: }
                           000674  1553 	Sstm8s_tim2$TIM2_SetIC2Prescaler$313 ==.
                           000674  1554 	XG$TIM2_SetIC2Prescaler$0$0 ==.
      000674 32u00u00         [ 1] 1555 	pop	_fp_
      000677 32u00u01         [ 1] 1556 	pop	_fp_+1
      00067A 81               [ 4] 1557 	ret
                           00067B  1558 	Sstm8s_tim2$TIM2_SetIC2Prescaler$314 ==.
                           00067B  1559 	Sstm8s_tim2$TIM2_SetIC3Prescaler$315 ==.
                                   1560 ;	StdPeriphLib/src/stm8s_tim2.c: 960: void TIM2_SetIC3Prescaler(TIM2_ICPSC_TypeDef TIM2_IC3Prescaler)
                                   1561 ;	-----------------------------------------
                                   1562 ;	 function TIM2_SetIC3Prescaler
                                   1563 ;	-----------------------------------------
      00067B                       1564 _TIM2_SetIC3Prescaler:
      00067B 3Bu00u01         [ 1] 1565 	push	_fp_+1
      00067E 3Bu00u00         [ 1] 1566 	push	_fp_
      000681 90 96            [ 1] 1567 	ldw	y, sp
      000683 90 CFu00u00      [ 2] 1568 	ldw	_fp_, y
                           000687  1569 	Sstm8s_tim2$TIM2_SetIC3Prescaler$316 ==.
                           000687  1570 	Sstm8s_tim2$TIM2_SetIC3Prescaler$317 ==.
                                   1571 ;	StdPeriphLib/src/stm8s_tim2.c: 966: TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~TIM2_CCMR_ICxPSC))
      000687 AE 53 07         [ 2] 1572 	ldw	x, #0x5307
      00068A F6               [ 1] 1573 	ld	a, (x)
      00068B A4 F3            [ 1] 1574 	and	a, #0xf3
                           00068D  1575 	Sstm8s_tim2$TIM2_SetIC3Prescaler$318 ==.
                                   1576 ;	StdPeriphLib/src/stm8s_tim2.c: 967: | (uint8_t)TIM2_IC3Prescaler);
      00068D 1A 05            [ 1] 1577 	or	a, (0x05, sp)
      00068F AE 53 07         [ 2] 1578 	ldw	x, #0x5307
      000692 F7               [ 1] 1579 	ld	(x), a
                           000693  1580 	Sstm8s_tim2$TIM2_SetIC3Prescaler$319 ==.
                                   1581 ;	StdPeriphLib/src/stm8s_tim2.c: 968: }
                           000693  1582 	Sstm8s_tim2$TIM2_SetIC3Prescaler$320 ==.
                           000693  1583 	XG$TIM2_SetIC3Prescaler$0$0 ==.
      000693 32u00u00         [ 1] 1584 	pop	_fp_
      000696 32u00u01         [ 1] 1585 	pop	_fp_+1
      000699 81               [ 4] 1586 	ret
                           00069A  1587 	Sstm8s_tim2$TIM2_SetIC3Prescaler$321 ==.
                           00069A  1588 	Sstm8s_tim2$TIM2_GetCapture1$322 ==.
                                   1589 ;	StdPeriphLib/src/stm8s_tim2.c: 975: uint16_t TIM2_GetCapture1(void)
                                   1590 ;	-----------------------------------------
                                   1591 ;	 function TIM2_GetCapture1
                                   1592 ;	-----------------------------------------
      00069A                       1593 _TIM2_GetCapture1:
      00069A 3Bu00u01         [ 1] 1594 	push	_fp_+1
      00069D 3Bu00u00         [ 1] 1595 	push	_fp_
      0006A0 90 96            [ 1] 1596 	ldw	y, sp
      0006A2 90 CFu00u00      [ 2] 1597 	ldw	_fp_, y
                           0006A6  1598 	Sstm8s_tim2$TIM2_GetCapture1$323 ==.
      0006A6 52 02            [ 2] 1599 	sub	sp, #2
                           0006A8  1600 	Sstm8s_tim2$TIM2_GetCapture1$324 ==.
                                   1601 ;	StdPeriphLib/src/stm8s_tim2.c: 981: tmpccr1h = TIM2->CCR1H;
      0006A8 AE 53 0F         [ 2] 1602 	ldw	x, #0x530f
      0006AB F6               [ 1] 1603 	ld	a, (x)
      0006AC 90 97            [ 1] 1604 	ld	yl, a
                           0006AE  1605 	Sstm8s_tim2$TIM2_GetCapture1$325 ==.
                                   1606 ;	StdPeriphLib/src/stm8s_tim2.c: 982: tmpccr1l = TIM2->CCR1L;
      0006AE AE 53 10         [ 2] 1607 	ldw	x, #0x5310
      0006B1 F6               [ 1] 1608 	ld	a, (x)
                           0006B2  1609 	Sstm8s_tim2$TIM2_GetCapture1$326 ==.
                                   1610 ;	StdPeriphLib/src/stm8s_tim2.c: 984: tmpccr1 = (uint16_t)(tmpccr1l);
      0006B2 5F               [ 1] 1611 	clrw	x
      0006B3 97               [ 1] 1612 	ld	xl, a
                           0006B4  1613 	Sstm8s_tim2$TIM2_GetCapture1$327 ==.
                                   1614 ;	StdPeriphLib/src/stm8s_tim2.c: 985: tmpccr1 |= (uint16_t)((uint16_t)tmpccr1h << 8);
      0006B4 4F               [ 1] 1615 	clr	a
      0006B5 90 9F            [ 1] 1616 	ld	a, yl
      0006B7 0F 02            [ 1] 1617 	clr	(0x02, sp)
      0006B9 89               [ 2] 1618 	pushw	x
      0006BA 1A 01            [ 1] 1619 	or	a, (1, sp)
      0006BC 85               [ 2] 1620 	popw	x
      0006BD 01               [ 1] 1621 	rrwa	x
      0006BE 1A 02            [ 1] 1622 	or	a, (0x02, sp)
      0006C0 97               [ 1] 1623 	ld	xl, a
                           0006C1  1624 	Sstm8s_tim2$TIM2_GetCapture1$328 ==.
                                   1625 ;	StdPeriphLib/src/stm8s_tim2.c: 987: return (uint16_t)tmpccr1;
                           0006C1  1626 	Sstm8s_tim2$TIM2_GetCapture1$329 ==.
                                   1627 ;	StdPeriphLib/src/stm8s_tim2.c: 988: }
      0006C1 5B 02            [ 2] 1628 	addw	sp, #2
                           0006C3  1629 	Sstm8s_tim2$TIM2_GetCapture1$330 ==.
                           0006C3  1630 	XG$TIM2_GetCapture1$0$0 ==.
      0006C3 32u00u00         [ 1] 1631 	pop	_fp_
      0006C6 32u00u01         [ 1] 1632 	pop	_fp_+1
      0006C9 81               [ 4] 1633 	ret
                           0006CA  1634 	Sstm8s_tim2$TIM2_GetCapture1$331 ==.
                           0006CA  1635 	Sstm8s_tim2$TIM2_GetCapture2$332 ==.
                                   1636 ;	StdPeriphLib/src/stm8s_tim2.c: 995: uint16_t TIM2_GetCapture2(void)
                                   1637 ;	-----------------------------------------
                                   1638 ;	 function TIM2_GetCapture2
                                   1639 ;	-----------------------------------------
      0006CA                       1640 _TIM2_GetCapture2:
      0006CA 3Bu00u01         [ 1] 1641 	push	_fp_+1
      0006CD 3Bu00u00         [ 1] 1642 	push	_fp_
      0006D0 90 96            [ 1] 1643 	ldw	y, sp
      0006D2 90 CFu00u00      [ 2] 1644 	ldw	_fp_, y
                           0006D6  1645 	Sstm8s_tim2$TIM2_GetCapture2$333 ==.
      0006D6 52 02            [ 2] 1646 	sub	sp, #2
                           0006D8  1647 	Sstm8s_tim2$TIM2_GetCapture2$334 ==.
                                   1648 ;	StdPeriphLib/src/stm8s_tim2.c: 1001: tmpccr2h = TIM2->CCR2H;
      0006D8 AE 53 11         [ 2] 1649 	ldw	x, #0x5311
      0006DB F6               [ 1] 1650 	ld	a, (x)
      0006DC 90 97            [ 1] 1651 	ld	yl, a
                           0006DE  1652 	Sstm8s_tim2$TIM2_GetCapture2$335 ==.
                                   1653 ;	StdPeriphLib/src/stm8s_tim2.c: 1002: tmpccr2l = TIM2->CCR2L;
      0006DE AE 53 12         [ 2] 1654 	ldw	x, #0x5312
      0006E1 F6               [ 1] 1655 	ld	a, (x)
                           0006E2  1656 	Sstm8s_tim2$TIM2_GetCapture2$336 ==.
                                   1657 ;	StdPeriphLib/src/stm8s_tim2.c: 1004: tmpccr2 = (uint16_t)(tmpccr2l);
      0006E2 5F               [ 1] 1658 	clrw	x
      0006E3 97               [ 1] 1659 	ld	xl, a
                           0006E4  1660 	Sstm8s_tim2$TIM2_GetCapture2$337 ==.
                                   1661 ;	StdPeriphLib/src/stm8s_tim2.c: 1005: tmpccr2 |= (uint16_t)((uint16_t)tmpccr2h << 8);
      0006E4 4F               [ 1] 1662 	clr	a
      0006E5 90 9F            [ 1] 1663 	ld	a, yl
      0006E7 0F 02            [ 1] 1664 	clr	(0x02, sp)
      0006E9 89               [ 2] 1665 	pushw	x
      0006EA 1A 01            [ 1] 1666 	or	a, (1, sp)
      0006EC 85               [ 2] 1667 	popw	x
      0006ED 01               [ 1] 1668 	rrwa	x
      0006EE 1A 02            [ 1] 1669 	or	a, (0x02, sp)
      0006F0 97               [ 1] 1670 	ld	xl, a
                           0006F1  1671 	Sstm8s_tim2$TIM2_GetCapture2$338 ==.
                                   1672 ;	StdPeriphLib/src/stm8s_tim2.c: 1007: return (uint16_t)tmpccr2;
                           0006F1  1673 	Sstm8s_tim2$TIM2_GetCapture2$339 ==.
                                   1674 ;	StdPeriphLib/src/stm8s_tim2.c: 1008: }
      0006F1 5B 02            [ 2] 1675 	addw	sp, #2
                           0006F3  1676 	Sstm8s_tim2$TIM2_GetCapture2$340 ==.
                           0006F3  1677 	XG$TIM2_GetCapture2$0$0 ==.
      0006F3 32u00u00         [ 1] 1678 	pop	_fp_
      0006F6 32u00u01         [ 1] 1679 	pop	_fp_+1
      0006F9 81               [ 4] 1680 	ret
                           0006FA  1681 	Sstm8s_tim2$TIM2_GetCapture2$341 ==.
                           0006FA  1682 	Sstm8s_tim2$TIM2_GetCapture3$342 ==.
                                   1683 ;	StdPeriphLib/src/stm8s_tim2.c: 1015: uint16_t TIM2_GetCapture3(void)
                                   1684 ;	-----------------------------------------
                                   1685 ;	 function TIM2_GetCapture3
                                   1686 ;	-----------------------------------------
      0006FA                       1687 _TIM2_GetCapture3:
      0006FA 3Bu00u01         [ 1] 1688 	push	_fp_+1
      0006FD 3Bu00u00         [ 1] 1689 	push	_fp_
      000700 90 96            [ 1] 1690 	ldw	y, sp
      000702 90 CFu00u00      [ 2] 1691 	ldw	_fp_, y
                           000706  1692 	Sstm8s_tim2$TIM2_GetCapture3$343 ==.
      000706 52 02            [ 2] 1693 	sub	sp, #2
                           000708  1694 	Sstm8s_tim2$TIM2_GetCapture3$344 ==.
                                   1695 ;	StdPeriphLib/src/stm8s_tim2.c: 1021: tmpccr3h = TIM2->CCR3H;
      000708 AE 53 13         [ 2] 1696 	ldw	x, #0x5313
      00070B F6               [ 1] 1697 	ld	a, (x)
      00070C 90 97            [ 1] 1698 	ld	yl, a
                           00070E  1699 	Sstm8s_tim2$TIM2_GetCapture3$345 ==.
                                   1700 ;	StdPeriphLib/src/stm8s_tim2.c: 1022: tmpccr3l = TIM2->CCR3L;
      00070E AE 53 14         [ 2] 1701 	ldw	x, #0x5314
      000711 F6               [ 1] 1702 	ld	a, (x)
                           000712  1703 	Sstm8s_tim2$TIM2_GetCapture3$346 ==.
                                   1704 ;	StdPeriphLib/src/stm8s_tim2.c: 1024: tmpccr3 = (uint16_t)(tmpccr3l);
      000712 5F               [ 1] 1705 	clrw	x
      000713 97               [ 1] 1706 	ld	xl, a
                           000714  1707 	Sstm8s_tim2$TIM2_GetCapture3$347 ==.
                                   1708 ;	StdPeriphLib/src/stm8s_tim2.c: 1025: tmpccr3 |= (uint16_t)((uint16_t)tmpccr3h << 8);
      000714 4F               [ 1] 1709 	clr	a
      000715 90 9F            [ 1] 1710 	ld	a, yl
      000717 0F 02            [ 1] 1711 	clr	(0x02, sp)
      000719 89               [ 2] 1712 	pushw	x
      00071A 1A 01            [ 1] 1713 	or	a, (1, sp)
      00071C 85               [ 2] 1714 	popw	x
      00071D 01               [ 1] 1715 	rrwa	x
      00071E 1A 02            [ 1] 1716 	or	a, (0x02, sp)
      000720 97               [ 1] 1717 	ld	xl, a
                           000721  1718 	Sstm8s_tim2$TIM2_GetCapture3$348 ==.
                                   1719 ;	StdPeriphLib/src/stm8s_tim2.c: 1027: return (uint16_t)tmpccr3;
                           000721  1720 	Sstm8s_tim2$TIM2_GetCapture3$349 ==.
                                   1721 ;	StdPeriphLib/src/stm8s_tim2.c: 1028: }
      000721 5B 02            [ 2] 1722 	addw	sp, #2
                           000723  1723 	Sstm8s_tim2$TIM2_GetCapture3$350 ==.
                           000723  1724 	XG$TIM2_GetCapture3$0$0 ==.
      000723 32u00u00         [ 1] 1725 	pop	_fp_
      000726 32u00u01         [ 1] 1726 	pop	_fp_+1
      000729 81               [ 4] 1727 	ret
                           00072A  1728 	Sstm8s_tim2$TIM2_GetCapture3$351 ==.
                           00072A  1729 	Sstm8s_tim2$TIM2_GetCounter$352 ==.
                                   1730 ;	StdPeriphLib/src/stm8s_tim2.c: 1035: uint16_t TIM2_GetCounter(void)
                                   1731 ;	-----------------------------------------
                                   1732 ;	 function TIM2_GetCounter
                                   1733 ;	-----------------------------------------
      00072A                       1734 _TIM2_GetCounter:
      00072A 3Bu00u01         [ 1] 1735 	push	_fp_+1
      00072D 3Bu00u00         [ 1] 1736 	push	_fp_
      000730 90 96            [ 1] 1737 	ldw	y, sp
      000732 90 CFu00u00      [ 2] 1738 	ldw	_fp_, y
                           000736  1739 	Sstm8s_tim2$TIM2_GetCounter$353 ==.
      000736 52 04            [ 2] 1740 	sub	sp, #4
                           000738  1741 	Sstm8s_tim2$TIM2_GetCounter$354 ==.
                                   1742 ;	StdPeriphLib/src/stm8s_tim2.c: 1039: tmpcntr =  ((uint16_t)TIM2->CNTRH << 8);
      000738 AE 53 0A         [ 2] 1743 	ldw	x, #0x530a
      00073B F6               [ 1] 1744 	ld	a, (x)
      00073C 95               [ 1] 1745 	ld	xh, a
      00073D 4F               [ 1] 1746 	clr	a
      00073E 4F               [ 1] 1747 	clr	a
      00073F 6B 02            [ 1] 1748 	ld	(0x02, sp), a
                           000741  1749 	Sstm8s_tim2$TIM2_GetCounter$355 ==.
                                   1750 ;	StdPeriphLib/src/stm8s_tim2.c: 1041: return (uint16_t)( tmpcntr| (uint16_t)(TIM2->CNTRL));
      000741 90 AE 53 0B      [ 2] 1751 	ldw	y, #0x530b
      000745 90 F6            [ 1] 1752 	ld	a, (y)
      000747 0F 03            [ 1] 1753 	clr	(0x03, sp)
      000749 1A 02            [ 1] 1754 	or	a, (0x02, sp)
      00074B 02               [ 1] 1755 	rlwa	x
      00074C 1A 03            [ 1] 1756 	or	a, (0x03, sp)
      00074E 95               [ 1] 1757 	ld	xh, a
                           00074F  1758 	Sstm8s_tim2$TIM2_GetCounter$356 ==.
                                   1759 ;	StdPeriphLib/src/stm8s_tim2.c: 1042: }
      00074F 5B 04            [ 2] 1760 	addw	sp, #4
                           000751  1761 	Sstm8s_tim2$TIM2_GetCounter$357 ==.
                           000751  1762 	XG$TIM2_GetCounter$0$0 ==.
      000751 32u00u00         [ 1] 1763 	pop	_fp_
      000754 32u00u01         [ 1] 1764 	pop	_fp_+1
      000757 81               [ 4] 1765 	ret
                           000758  1766 	Sstm8s_tim2$TIM2_GetCounter$358 ==.
                           000758  1767 	Sstm8s_tim2$TIM2_GetPrescaler$359 ==.
                                   1768 ;	StdPeriphLib/src/stm8s_tim2.c: 1049: TIM2_Prescaler_TypeDef TIM2_GetPrescaler(void)
                                   1769 ;	-----------------------------------------
                                   1770 ;	 function TIM2_GetPrescaler
                                   1771 ;	-----------------------------------------
      000758                       1772 _TIM2_GetPrescaler:
      000758 3Bu00u01         [ 1] 1773 	push	_fp_+1
      00075B 3Bu00u00         [ 1] 1774 	push	_fp_
      00075E 90 96            [ 1] 1775 	ldw	y, sp
      000760 90 CFu00u00      [ 2] 1776 	ldw	_fp_, y
                           000764  1777 	Sstm8s_tim2$TIM2_GetPrescaler$360 ==.
                           000764  1778 	Sstm8s_tim2$TIM2_GetPrescaler$361 ==.
                                   1779 ;	StdPeriphLib/src/stm8s_tim2.c: 1052: return (TIM2_Prescaler_TypeDef)(TIM2->PSCR);
      000764 AE 53 0C         [ 2] 1780 	ldw	x, #0x530c
      000767 F6               [ 1] 1781 	ld	a, (x)
                           000768  1782 	Sstm8s_tim2$TIM2_GetPrescaler$362 ==.
                                   1783 ;	StdPeriphLib/src/stm8s_tim2.c: 1053: }
                           000768  1784 	Sstm8s_tim2$TIM2_GetPrescaler$363 ==.
                           000768  1785 	XG$TIM2_GetPrescaler$0$0 ==.
      000768 32u00u00         [ 1] 1786 	pop	_fp_
      00076B 32u00u01         [ 1] 1787 	pop	_fp_+1
      00076E 81               [ 4] 1788 	ret
                           00076F  1789 	Sstm8s_tim2$TIM2_GetPrescaler$364 ==.
                           00076F  1790 	Sstm8s_tim2$TIM2_GetFlagStatus$365 ==.
                                   1791 ;	StdPeriphLib/src/stm8s_tim2.c: 1068: FlagStatus TIM2_GetFlagStatus(TIM2_FLAG_TypeDef TIM2_FLAG)
                                   1792 ;	-----------------------------------------
                                   1793 ;	 function TIM2_GetFlagStatus
                                   1794 ;	-----------------------------------------
      00076F                       1795 _TIM2_GetFlagStatus:
      00076F 3Bu00u01         [ 1] 1796 	push	_fp_+1
      000772 3Bu00u00         [ 1] 1797 	push	_fp_
      000775 90 96            [ 1] 1798 	ldw	y, sp
      000777 90 CFu00u00      [ 2] 1799 	ldw	_fp_, y
                           00077B  1800 	Sstm8s_tim2$TIM2_GetFlagStatus$366 ==.
      00077B 52 05            [ 2] 1801 	sub	sp, #5
                           00077D  1802 	Sstm8s_tim2$TIM2_GetFlagStatus$367 ==.
                                   1803 ;	StdPeriphLib/src/stm8s_tim2.c: 1076: tim2_flag_l = (uint8_t)(TIM2->SR1 & (uint8_t)TIM2_FLAG);
      00077D AE 53 02         [ 2] 1804 	ldw	x, #0x5302
      000780 F6               [ 1] 1805 	ld	a, (x)
      000781 6B 03            [ 1] 1806 	ld	(0x03, sp), a
      000783 7B 0B            [ 1] 1807 	ld	a, (0x0b, sp)
      000785 14 03            [ 1] 1808 	and	a, (0x03, sp)
      000787 6B 02            [ 1] 1809 	ld	(0x02, sp), a
                           000789  1810 	Sstm8s_tim2$TIM2_GetFlagStatus$368 ==.
                                   1811 ;	StdPeriphLib/src/stm8s_tim2.c: 1077: tim2_flag_h = (uint8_t)((uint16_t)TIM2_FLAG >> 8);
      000789 7B 0A            [ 1] 1812 	ld	a, (0x0a, sp)
      00078B 0F 04            [ 1] 1813 	clr	(0x04, sp)
      00078D 6B 01            [ 1] 1814 	ld	(0x01, sp), a
                           00078F  1815 	Sstm8s_tim2$TIM2_GetFlagStatus$369 ==.
                                   1816 ;	StdPeriphLib/src/stm8s_tim2.c: 1079: if ((tim2_flag_l | (uint8_t)(TIM2->SR2 & tim2_flag_h)) != (uint8_t)RESET )
      00078F AE 53 03         [ 2] 1817 	ldw	x, #0x5303
      000792 F6               [ 1] 1818 	ld	a, (x)
      000793 14 01            [ 1] 1819 	and	a, (0x01, sp)
      000795 1A 02            [ 1] 1820 	or	a, (0x02, sp)
      000797 4D               [ 1] 1821 	tnz	a
      000798 27 04            [ 1] 1822 	jreq	00102$
                           00079A  1823 	Sstm8s_tim2$TIM2_GetFlagStatus$370 ==.
                                   1824 ;	StdPeriphLib/src/stm8s_tim2.c: 1081: bitstatus = SET;
      00079A A6 01            [ 1] 1825 	ld	a, #0x01
      00079C 20 01            [ 2] 1826 	jra	00103$
      00079E                       1827 00102$:
                           00079E  1828 	Sstm8s_tim2$TIM2_GetFlagStatus$371 ==.
                                   1829 ;	StdPeriphLib/src/stm8s_tim2.c: 1085: bitstatus = RESET;
      00079E 4F               [ 1] 1830 	clr	a
      00079F                       1831 00103$:
                           00079F  1832 	Sstm8s_tim2$TIM2_GetFlagStatus$372 ==.
                                   1833 ;	StdPeriphLib/src/stm8s_tim2.c: 1087: return (FlagStatus)bitstatus;
                           00079F  1834 	Sstm8s_tim2$TIM2_GetFlagStatus$373 ==.
                                   1835 ;	StdPeriphLib/src/stm8s_tim2.c: 1088: }
      00079F 5B 05            [ 2] 1836 	addw	sp, #5
                           0007A1  1837 	Sstm8s_tim2$TIM2_GetFlagStatus$374 ==.
                           0007A1  1838 	XG$TIM2_GetFlagStatus$0$0 ==.
      0007A1 32u00u00         [ 1] 1839 	pop	_fp_
      0007A4 32u00u01         [ 1] 1840 	pop	_fp_+1
      0007A7 81               [ 4] 1841 	ret
                           0007A8  1842 	Sstm8s_tim2$TIM2_GetFlagStatus$375 ==.
                           0007A8  1843 	Sstm8s_tim2$TIM2_ClearFlag$376 ==.
                                   1844 ;	StdPeriphLib/src/stm8s_tim2.c: 1103: void TIM2_ClearFlag(TIM2_FLAG_TypeDef TIM2_FLAG)
                                   1845 ;	-----------------------------------------
                                   1846 ;	 function TIM2_ClearFlag
                                   1847 ;	-----------------------------------------
      0007A8                       1848 _TIM2_ClearFlag:
      0007A8 3Bu00u01         [ 1] 1849 	push	_fp_+1
      0007AB 3Bu00u00         [ 1] 1850 	push	_fp_
      0007AE 90 96            [ 1] 1851 	ldw	y, sp
      0007B0 90 CFu00u00      [ 2] 1852 	ldw	_fp_, y
                           0007B4  1853 	Sstm8s_tim2$TIM2_ClearFlag$377 ==.
      0007B4 52 02            [ 2] 1854 	sub	sp, #2
                           0007B6  1855 	Sstm8s_tim2$TIM2_ClearFlag$378 ==.
                                   1856 ;	StdPeriphLib/src/stm8s_tim2.c: 1109: TIM2->SR1 = (uint8_t)(~((uint8_t)(TIM2_FLAG)));
      0007B6 7B 08            [ 1] 1857 	ld	a, (0x08, sp)
      0007B8 43               [ 1] 1858 	cpl	a
      0007B9 AE 53 02         [ 2] 1859 	ldw	x, #0x5302
      0007BC F7               [ 1] 1860 	ld	(x), a
                           0007BD  1861 	Sstm8s_tim2$TIM2_ClearFlag$379 ==.
                                   1862 ;	StdPeriphLib/src/stm8s_tim2.c: 1111: TIM2->SR2 = (uint8_t)(~((uint8_t)(TIM2_FLAG >> 8))); // [Roshan, 2015-Nov-09]
      0007BD 7B 07            [ 1] 1863 	ld	a, (0x07, sp)
      0007BF 0F 01            [ 1] 1864 	clr	(0x01, sp)
      0007C1 43               [ 1] 1865 	cpl	a
      0007C2 AE 53 03         [ 2] 1866 	ldw	x, #0x5303
      0007C5 F7               [ 1] 1867 	ld	(x), a
                           0007C6  1868 	Sstm8s_tim2$TIM2_ClearFlag$380 ==.
                                   1869 ;	StdPeriphLib/src/stm8s_tim2.c: 1112: }
      0007C6 5B 02            [ 2] 1870 	addw	sp, #2
                           0007C8  1871 	Sstm8s_tim2$TIM2_ClearFlag$381 ==.
                           0007C8  1872 	XG$TIM2_ClearFlag$0$0 ==.
      0007C8 32u00u00         [ 1] 1873 	pop	_fp_
      0007CB 32u00u01         [ 1] 1874 	pop	_fp_+1
      0007CE 81               [ 4] 1875 	ret
                           0007CF  1876 	Sstm8s_tim2$TIM2_ClearFlag$382 ==.
                           0007CF  1877 	Sstm8s_tim2$TIM2_GetITStatus$383 ==.
                                   1878 ;	StdPeriphLib/src/stm8s_tim2.c: 1124: ITStatus TIM2_GetITStatus(TIM2_IT_TypeDef TIM2_IT)
                                   1879 ;	-----------------------------------------
                                   1880 ;	 function TIM2_GetITStatus
                                   1881 ;	-----------------------------------------
      0007CF                       1882 _TIM2_GetITStatus:
      0007CF 3Bu00u01         [ 1] 1883 	push	_fp_+1
      0007D2 3Bu00u00         [ 1] 1884 	push	_fp_
      0007D5 90 96            [ 1] 1885 	ldw	y, sp
      0007D7 90 CFu00u00      [ 2] 1886 	ldw	_fp_, y
                           0007DB  1887 	Sstm8s_tim2$TIM2_GetITStatus$384 ==.
      0007DB 88               [ 1] 1888 	push	a
                           0007DC  1889 	Sstm8s_tim2$TIM2_GetITStatus$385 ==.
                                   1890 ;	StdPeriphLib/src/stm8s_tim2.c: 1132: TIM2_itStatus = (uint8_t)(TIM2->SR1 & TIM2_IT);
      0007DC AE 53 02         [ 2] 1891 	ldw	x, #0x5302
      0007DF F6               [ 1] 1892 	ld	a, (x)
      0007E0 14 06            [ 1] 1893 	and	a, (0x06, sp)
      0007E2 6B 01            [ 1] 1894 	ld	(0x01, sp), a
                           0007E4  1895 	Sstm8s_tim2$TIM2_GetITStatus$386 ==.
                                   1896 ;	StdPeriphLib/src/stm8s_tim2.c: 1134: TIM2_itEnable = (uint8_t)(TIM2->IER & TIM2_IT);
      0007E4 AE 53 01         [ 2] 1897 	ldw	x, #0x5301
      0007E7 F6               [ 1] 1898 	ld	a, (x)
      0007E8 14 06            [ 1] 1899 	and	a, (0x06, sp)
                           0007EA  1900 	Sstm8s_tim2$TIM2_GetITStatus$387 ==.
                                   1901 ;	StdPeriphLib/src/stm8s_tim2.c: 1136: if ((TIM2_itStatus != (uint8_t)RESET ) && (TIM2_itEnable != (uint8_t)RESET ))
      0007EA 0D 01            [ 1] 1902 	tnz	(0x01, sp)
      0007EC 27 07            [ 1] 1903 	jreq	00102$
      0007EE 4D               [ 1] 1904 	tnz	a
      0007EF 27 04            [ 1] 1905 	jreq	00102$
                           0007F1  1906 	Sstm8s_tim2$TIM2_GetITStatus$388 ==.
                                   1907 ;	StdPeriphLib/src/stm8s_tim2.c: 1138: bitstatus = SET;
      0007F1 A6 01            [ 1] 1908 	ld	a, #0x01
      0007F3 20 01            [ 2] 1909 	jra	00103$
      0007F5                       1910 00102$:
                           0007F5  1911 	Sstm8s_tim2$TIM2_GetITStatus$389 ==.
                                   1912 ;	StdPeriphLib/src/stm8s_tim2.c: 1142: bitstatus = RESET;
      0007F5 4F               [ 1] 1913 	clr	a
      0007F6                       1914 00103$:
                           0007F6  1915 	Sstm8s_tim2$TIM2_GetITStatus$390 ==.
                                   1916 ;	StdPeriphLib/src/stm8s_tim2.c: 1144: return (ITStatus)(bitstatus);
                           0007F6  1917 	Sstm8s_tim2$TIM2_GetITStatus$391 ==.
                                   1918 ;	StdPeriphLib/src/stm8s_tim2.c: 1145: }
      0007F6 5B 01            [ 2] 1919 	addw	sp, #1
                           0007F8  1920 	Sstm8s_tim2$TIM2_GetITStatus$392 ==.
                           0007F8  1921 	XG$TIM2_GetITStatus$0$0 ==.
      0007F8 32u00u00         [ 1] 1922 	pop	_fp_
      0007FB 32u00u01         [ 1] 1923 	pop	_fp_+1
      0007FE 81               [ 4] 1924 	ret
                           0007FF  1925 	Sstm8s_tim2$TIM2_GetITStatus$393 ==.
                           0007FF  1926 	Sstm8s_tim2$TIM2_ClearITPendingBit$394 ==.
                                   1927 ;	StdPeriphLib/src/stm8s_tim2.c: 1157: void TIM2_ClearITPendingBit(TIM2_IT_TypeDef TIM2_IT)
                                   1928 ;	-----------------------------------------
                                   1929 ;	 function TIM2_ClearITPendingBit
                                   1930 ;	-----------------------------------------
      0007FF                       1931 _TIM2_ClearITPendingBit:
      0007FF 3Bu00u01         [ 1] 1932 	push	_fp_+1
      000802 3Bu00u00         [ 1] 1933 	push	_fp_
      000805 90 96            [ 1] 1934 	ldw	y, sp
      000807 90 CFu00u00      [ 2] 1935 	ldw	_fp_, y
                           00080B  1936 	Sstm8s_tim2$TIM2_ClearITPendingBit$395 ==.
                           00080B  1937 	Sstm8s_tim2$TIM2_ClearITPendingBit$396 ==.
                                   1938 ;	StdPeriphLib/src/stm8s_tim2.c: 1163: TIM2->SR1 = (uint8_t)(~TIM2_IT);
      00080B 7B 05            [ 1] 1939 	ld	a, (0x05, sp)
      00080D 43               [ 1] 1940 	cpl	a
      00080E AE 53 02         [ 2] 1941 	ldw	x, #0x5302
      000811 F7               [ 1] 1942 	ld	(x), a
                           000812  1943 	Sstm8s_tim2$TIM2_ClearITPendingBit$397 ==.
                                   1944 ;	StdPeriphLib/src/stm8s_tim2.c: 1164: }
                           000812  1945 	Sstm8s_tim2$TIM2_ClearITPendingBit$398 ==.
                           000812  1946 	XG$TIM2_ClearITPendingBit$0$0 ==.
      000812 32u00u00         [ 1] 1947 	pop	_fp_
      000815 32u00u01         [ 1] 1948 	pop	_fp_+1
      000818 81               [ 4] 1949 	ret
                           000819  1950 	Sstm8s_tim2$TIM2_ClearITPendingBit$399 ==.
                           000819  1951 	Sstm8s_tim2$TI1_Config$400 ==.
                                   1952 ;	StdPeriphLib/src/stm8s_tim2.c: 1182: static void TI1_Config(uint8_t TIM2_ICPolarity,
                                   1953 ;	-----------------------------------------
                                   1954 ;	 function TI1_Config
                                   1955 ;	-----------------------------------------
      000819                       1956 _TI1_Config:
      000819 3Bu00u01         [ 1] 1957 	push	_fp_+1
      00081C 3Bu00u00         [ 1] 1958 	push	_fp_
      00081F 90 96            [ 1] 1959 	ldw	y, sp
      000821 90 CFu00u00      [ 2] 1960 	ldw	_fp_, y
                           000825  1961 	Sstm8s_tim2$TI1_Config$401 ==.
      000825 88               [ 1] 1962 	push	a
                           000826  1963 	Sstm8s_tim2$TI1_Config$402 ==.
                                   1964 ;	StdPeriphLib/src/stm8s_tim2.c: 1187: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1E);
      000826 72 11 53 08      [ 1] 1965 	bres	0x5308, #0
                           00082A  1966 	Sstm8s_tim2$TI1_Config$403 ==.
                                   1967 ;	StdPeriphLib/src/stm8s_tim2.c: 1190: TIM2->CCMR1  = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~(uint8_t)( TIM2_CCMR_CCxS | TIM2_CCMR_ICxF )))
      00082A AE 53 05         [ 2] 1968 	ldw	x, #0x5305
      00082D F6               [ 1] 1969 	ld	a, (x)
      00082E A4 0C            [ 1] 1970 	and	a, #0x0c
      000830 6B 01            [ 1] 1971 	ld	(0x01, sp), a
                           000832  1972 	Sstm8s_tim2$TI1_Config$404 ==.
                                   1973 ;	StdPeriphLib/src/stm8s_tim2.c: 1191: | (uint8_t)(((TIM2_ICSelection)) | ((uint8_t)( TIM2_ICFilter << 4))));
      000832 7B 08            [ 1] 1974 	ld	a, (0x08, sp)
      000834 4E               [ 1] 1975 	swap	a
      000835 A4 F0            [ 1] 1976 	and	a, #0xf0
      000837 1A 07            [ 1] 1977 	or	a, (0x07, sp)
      000839 1A 01            [ 1] 1978 	or	a, (0x01, sp)
      00083B AE 53 05         [ 2] 1979 	ldw	x, #0x5305
      00083E F7               [ 1] 1980 	ld	(x), a
                           00083F  1981 	Sstm8s_tim2$TI1_Config$405 ==.
                                   1982 ;	StdPeriphLib/src/stm8s_tim2.c: 1194: if (TIM2_ICPolarity != TIM2_ICPOLARITY_RISING)
      00083F 0D 06            [ 1] 1983 	tnz	(0x06, sp)
      000841 27 09            [ 1] 1984 	jreq	00102$
                           000843  1985 	Sstm8s_tim2$TI1_Config$406 ==.
                                   1986 ;	StdPeriphLib/src/stm8s_tim2.c: 1196: TIM2->CCER1 |= TIM2_CCER1_CC1P;
      000843 AE 53 08         [ 2] 1987 	ldw	x, #0x5308
      000846 F6               [ 1] 1988 	ld	a, (x)
      000847 AA 02            [ 1] 1989 	or	a, #0x02
      000849 F7               [ 1] 1990 	ld	(x), a
      00084A 20 07            [ 2] 1991 	jra	00103$
      00084C                       1992 00102$:
                           00084C  1993 	Sstm8s_tim2$TI1_Config$407 ==.
                                   1994 ;	StdPeriphLib/src/stm8s_tim2.c: 1200: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1P);
      00084C AE 53 08         [ 2] 1995 	ldw	x, #0x5308
      00084F F6               [ 1] 1996 	ld	a, (x)
      000850 A4 FD            [ 1] 1997 	and	a, #0xfd
      000852 F7               [ 1] 1998 	ld	(x), a
      000853                       1999 00103$:
                           000853  2000 	Sstm8s_tim2$TI1_Config$408 ==.
                                   2001 ;	StdPeriphLib/src/stm8s_tim2.c: 1203: TIM2->CCER1 |= TIM2_CCER1_CC1E;
      000853 72 10 53 08      [ 1] 2002 	bset	0x5308, #0
                           000857  2003 	Sstm8s_tim2$TI1_Config$409 ==.
                                   2004 ;	StdPeriphLib/src/stm8s_tim2.c: 1204: }
      000857 84               [ 1] 2005 	pop	a
                           000858  2006 	Sstm8s_tim2$TI1_Config$410 ==.
                           000858  2007 	XFstm8s_tim2$TI1_Config$0$0 ==.
      000858 32u00u00         [ 1] 2008 	pop	_fp_
      00085B 32u00u01         [ 1] 2009 	pop	_fp_+1
      00085E 81               [ 4] 2010 	ret
                           00085F  2011 	Sstm8s_tim2$TI1_Config$411 ==.
                           00085F  2012 	Sstm8s_tim2$TI2_Config$412 ==.
                                   2013 ;	StdPeriphLib/src/stm8s_tim2.c: 1222: static void TI2_Config(uint8_t TIM2_ICPolarity,
                                   2014 ;	-----------------------------------------
                                   2015 ;	 function TI2_Config
                                   2016 ;	-----------------------------------------
      00085F                       2017 _TI2_Config:
      00085F 3Bu00u01         [ 1] 2018 	push	_fp_+1
      000862 3Bu00u00         [ 1] 2019 	push	_fp_
      000865 90 96            [ 1] 2020 	ldw	y, sp
      000867 90 CFu00u00      [ 2] 2021 	ldw	_fp_, y
                           00086B  2022 	Sstm8s_tim2$TI2_Config$413 ==.
      00086B 88               [ 1] 2023 	push	a
                           00086C  2024 	Sstm8s_tim2$TI2_Config$414 ==.
                                   2025 ;	StdPeriphLib/src/stm8s_tim2.c: 1227: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2E);
      00086C AE 53 08         [ 2] 2026 	ldw	x, #0x5308
      00086F F6               [ 1] 2027 	ld	a, (x)
      000870 A4 EF            [ 1] 2028 	and	a, #0xef
      000872 F7               [ 1] 2029 	ld	(x), a
                           000873  2030 	Sstm8s_tim2$TI2_Config$415 ==.
                                   2031 ;	StdPeriphLib/src/stm8s_tim2.c: 1230: TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~(uint8_t)( TIM2_CCMR_CCxS | TIM2_CCMR_ICxF )))
      000873 AE 53 06         [ 2] 2032 	ldw	x, #0x5306
      000876 F6               [ 1] 2033 	ld	a, (x)
      000877 A4 0C            [ 1] 2034 	and	a, #0x0c
      000879 6B 01            [ 1] 2035 	ld	(0x01, sp), a
                           00087B  2036 	Sstm8s_tim2$TI2_Config$416 ==.
                                   2037 ;	StdPeriphLib/src/stm8s_tim2.c: 1231: | (uint8_t)(( (TIM2_ICSelection)) | ((uint8_t)( TIM2_ICFilter << 4))));
      00087B 7B 08            [ 1] 2038 	ld	a, (0x08, sp)
      00087D 4E               [ 1] 2039 	swap	a
      00087E A4 F0            [ 1] 2040 	and	a, #0xf0
      000880 1A 07            [ 1] 2041 	or	a, (0x07, sp)
      000882 1A 01            [ 1] 2042 	or	a, (0x01, sp)
      000884 AE 53 06         [ 2] 2043 	ldw	x, #0x5306
      000887 F7               [ 1] 2044 	ld	(x), a
                           000888  2045 	Sstm8s_tim2$TI2_Config$417 ==.
                                   2046 ;	StdPeriphLib/src/stm8s_tim2.c: 1235: if (TIM2_ICPolarity != TIM2_ICPOLARITY_RISING)
      000888 0D 06            [ 1] 2047 	tnz	(0x06, sp)
      00088A 27 09            [ 1] 2048 	jreq	00102$
                           00088C  2049 	Sstm8s_tim2$TI2_Config$418 ==.
                                   2050 ;	StdPeriphLib/src/stm8s_tim2.c: 1237: TIM2->CCER1 |= TIM2_CCER1_CC2P;
      00088C AE 53 08         [ 2] 2051 	ldw	x, #0x5308
      00088F F6               [ 1] 2052 	ld	a, (x)
      000890 AA 20            [ 1] 2053 	or	a, #0x20
      000892 F7               [ 1] 2054 	ld	(x), a
      000893 20 07            [ 2] 2055 	jra	00103$
      000895                       2056 00102$:
                           000895  2057 	Sstm8s_tim2$TI2_Config$419 ==.
                                   2058 ;	StdPeriphLib/src/stm8s_tim2.c: 1241: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2P);
      000895 AE 53 08         [ 2] 2059 	ldw	x, #0x5308
      000898 F6               [ 1] 2060 	ld	a, (x)
      000899 A4 DF            [ 1] 2061 	and	a, #0xdf
      00089B F7               [ 1] 2062 	ld	(x), a
      00089C                       2063 00103$:
                           00089C  2064 	Sstm8s_tim2$TI2_Config$420 ==.
                                   2065 ;	StdPeriphLib/src/stm8s_tim2.c: 1245: TIM2->CCER1 |= TIM2_CCER1_CC2E;
      00089C AE 53 08         [ 2] 2066 	ldw	x, #0x5308
      00089F F6               [ 1] 2067 	ld	a, (x)
      0008A0 AA 10            [ 1] 2068 	or	a, #0x10
      0008A2 F7               [ 1] 2069 	ld	(x), a
                           0008A3  2070 	Sstm8s_tim2$TI2_Config$421 ==.
                                   2071 ;	StdPeriphLib/src/stm8s_tim2.c: 1246: }
      0008A3 84               [ 1] 2072 	pop	a
                           0008A4  2073 	Sstm8s_tim2$TI2_Config$422 ==.
                           0008A4  2074 	XFstm8s_tim2$TI2_Config$0$0 ==.
      0008A4 32u00u00         [ 1] 2075 	pop	_fp_
      0008A7 32u00u01         [ 1] 2076 	pop	_fp_+1
      0008AA 81               [ 4] 2077 	ret
                           0008AB  2078 	Sstm8s_tim2$TI2_Config$423 ==.
                           0008AB  2079 	Sstm8s_tim2$TI3_Config$424 ==.
                                   2080 ;	StdPeriphLib/src/stm8s_tim2.c: 1262: static void TI3_Config(uint8_t TIM2_ICPolarity, uint8_t TIM2_ICSelection,
                                   2081 ;	-----------------------------------------
                                   2082 ;	 function TI3_Config
                                   2083 ;	-----------------------------------------
      0008AB                       2084 _TI3_Config:
      0008AB 3Bu00u01         [ 1] 2085 	push	_fp_+1
      0008AE 3Bu00u00         [ 1] 2086 	push	_fp_
      0008B1 90 96            [ 1] 2087 	ldw	y, sp
      0008B3 90 CFu00u00      [ 2] 2088 	ldw	_fp_, y
                           0008B7  2089 	Sstm8s_tim2$TI3_Config$425 ==.
      0008B7 88               [ 1] 2090 	push	a
                           0008B8  2091 	Sstm8s_tim2$TI3_Config$426 ==.
                                   2092 ;	StdPeriphLib/src/stm8s_tim2.c: 1266: TIM2->CCER2 &=  (uint8_t)(~TIM2_CCER2_CC3E);
      0008B8 72 11 53 09      [ 1] 2093 	bres	0x5309, #0
                           0008BC  2094 	Sstm8s_tim2$TI3_Config$427 ==.
                                   2095 ;	StdPeriphLib/src/stm8s_tim2.c: 1269: TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~( TIM2_CCMR_CCxS | TIM2_CCMR_ICxF)))
      0008BC AE 53 07         [ 2] 2096 	ldw	x, #0x5307
      0008BF F6               [ 1] 2097 	ld	a, (x)
      0008C0 A4 0C            [ 1] 2098 	and	a, #0x0c
      0008C2 6B 01            [ 1] 2099 	ld	(0x01, sp), a
                           0008C4  2100 	Sstm8s_tim2$TI3_Config$428 ==.
                                   2101 ;	StdPeriphLib/src/stm8s_tim2.c: 1270: | (uint8_t)(( (TIM2_ICSelection)) | ((uint8_t)( TIM2_ICFilter << 4))));
      0008C4 7B 08            [ 1] 2102 	ld	a, (0x08, sp)
      0008C6 4E               [ 1] 2103 	swap	a
      0008C7 A4 F0            [ 1] 2104 	and	a, #0xf0
      0008C9 1A 07            [ 1] 2105 	or	a, (0x07, sp)
      0008CB 1A 01            [ 1] 2106 	or	a, (0x01, sp)
      0008CD AE 53 07         [ 2] 2107 	ldw	x, #0x5307
      0008D0 F7               [ 1] 2108 	ld	(x), a
                           0008D1  2109 	Sstm8s_tim2$TI3_Config$429 ==.
                                   2110 ;	StdPeriphLib/src/stm8s_tim2.c: 1274: if (TIM2_ICPolarity != TIM2_ICPOLARITY_RISING)
      0008D1 0D 06            [ 1] 2111 	tnz	(0x06, sp)
      0008D3 27 09            [ 1] 2112 	jreq	00102$
                           0008D5  2113 	Sstm8s_tim2$TI3_Config$430 ==.
                                   2114 ;	StdPeriphLib/src/stm8s_tim2.c: 1276: TIM2->CCER2 |= TIM2_CCER2_CC3P;
      0008D5 AE 53 09         [ 2] 2115 	ldw	x, #0x5309
      0008D8 F6               [ 1] 2116 	ld	a, (x)
      0008D9 AA 02            [ 1] 2117 	or	a, #0x02
      0008DB F7               [ 1] 2118 	ld	(x), a
      0008DC 20 07            [ 2] 2119 	jra	00103$
      0008DE                       2120 00102$:
                           0008DE  2121 	Sstm8s_tim2$TI3_Config$431 ==.
                                   2122 ;	StdPeriphLib/src/stm8s_tim2.c: 1280: TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3P);
      0008DE AE 53 09         [ 2] 2123 	ldw	x, #0x5309
      0008E1 F6               [ 1] 2124 	ld	a, (x)
      0008E2 A4 FD            [ 1] 2125 	and	a, #0xfd
      0008E4 F7               [ 1] 2126 	ld	(x), a
      0008E5                       2127 00103$:
                           0008E5  2128 	Sstm8s_tim2$TI3_Config$432 ==.
                                   2129 ;	StdPeriphLib/src/stm8s_tim2.c: 1283: TIM2->CCER2 |= TIM2_CCER2_CC3E;
      0008E5 72 10 53 09      [ 1] 2130 	bset	0x5309, #0
                           0008E9  2131 	Sstm8s_tim2$TI3_Config$433 ==.
                                   2132 ;	StdPeriphLib/src/stm8s_tim2.c: 1284: }
      0008E9 84               [ 1] 2133 	pop	a
                           0008EA  2134 	Sstm8s_tim2$TI3_Config$434 ==.
                           0008EA  2135 	XFstm8s_tim2$TI3_Config$0$0 ==.
      0008EA 32u00u00         [ 1] 2136 	pop	_fp_
      0008ED 32u00u01         [ 1] 2137 	pop	_fp_+1
      0008F0 81               [ 4] 2138 	ret
                           0008F1  2139 	Sstm8s_tim2$TI3_Config$435 ==.
                                   2140 	.area CODE
                                   2141 	.area INITIALIZER
                                   2142 	.area CABS (ABS)
                                   2143 
                                   2144 	.area .debug_line (NOLOAD)
      000000 00 00 0A 14           2145 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                       2146 Ldebug_line_start:
      000004 00 02                 2147 	.dw	2
      000006 00 00 01 19           2148 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                    2149 	.db	1
      00000B 01                    2150 	.db	1
      00000C FB                    2151 	.db	-5
      00000D 0F                    2152 	.db	15
      00000E 0A                    2153 	.db	10
      00000F 00                    2154 	.db	0
      000010 01                    2155 	.db	1
      000011 01                    2156 	.db	1
      000012 01                    2157 	.db	1
      000013 01                    2158 	.db	1
      000014 00                    2159 	.db	0
      000015 00                    2160 	.db	0
      000016 00                    2161 	.db	0
      000017 01                    2162 	.db	1
      000018 2F 68 6F 6D 65 2F 63  2163 	.ascii "/home/cas/software/stm8-binutils/bin/../share/sdcc/include/stm8"
             61 73 2F 73 6F 66 74
             77 61 72 65 2F 73 74
             6D 38 2D 62 69 6E 75
             74 69 6C 73 2F 62 69
             6E 2F 2E 2E 2F 73 68
             61 72 65 2F 73 64 63
             63 2F 69 6E 63 6C 75
             64 65 2F 73 74 6D 38
      000057 00                    2164 	.db	0
      000058 2F 68 6F 6D 65 2F 63  2165 	.ascii "/home/cas/software/stm8-binutils/share/sdcc/include/stm8"
             61 73 2F 73 6F 66 74
             77 61 72 65 2F 73 74
             6D 38 2D 62 69 6E 75
             74 69 6C 73 2F 73 68
             61 72 65 2F 73 64 63
             63 2F 69 6E 63 6C 75
             64 65 2F 73 74 6D 38
      000090 00                    2166 	.db	0
      000091 2F 68 6F 6D 65 2F 63  2167 	.ascii "/home/cas/software/stm8-binutils/bin/../share/sdcc/include"
             61 73 2F 73 6F 66 74
             77 61 72 65 2F 73 74
             6D 38 2D 62 69 6E 75
             74 69 6C 73 2F 62 69
             6E 2F 2E 2E 2F 73 68
             61 72 65 2F 73 64 63
             63 2F 69 6E 63 6C 75
             64 65
      0000CB 00                    2168 	.db	0
      0000CC 2F 68 6F 6D 65 2F 63  2169 	.ascii "/home/cas/software/stm8-binutils/share/sdcc/include"
             61 73 2F 73 6F 66 74
             77 61 72 65 2F 73 74
             6D 38 2D 62 69 6E 75
             74 69 6C 73 2F 73 68
             61 72 65 2F 73 64 63
             63 2F 69 6E 63 6C 75
             64 65
      0000FF 00                    2170 	.db	0
      000100 00                    2171 	.db	0
      000101 53 74 64 50 65 72 69  2172 	.ascii "StdPeriphLib/src/stm8s_tim2.c"
             70 68 4C 69 62 2F 73
             72 63 2F 73 74 6D 38
             73 5F 74 69 6D 32 2E
             63
      00011E 00                    2173 	.db	0
      00011F 00                    2174 	.uleb128	0
      000120 00                    2175 	.uleb128	0
      000121 00                    2176 	.uleb128	0
      000122 00                    2177 	.db	0
      000123                       2178 Ldebug_line_stmt:
      000123 00                    2179 	.db	0
      000124 05                    2180 	.uleb128	5
      000125 02                    2181 	.db	2
      000126 00 00r00r00           2182 	.dw	0,(Sstm8s_tim2$TIM2_DeInit$0)
      00012A 03                    2183 	.db	3
      00012B 33                    2184 	.sleb128	51
      00012C 01                    2185 	.db	1
      00012D 09                    2186 	.db	9
      00012E 00 0C                 2187 	.dw	Sstm8s_tim2$TIM2_DeInit$2-Sstm8s_tim2$TIM2_DeInit$0
      000130 03                    2188 	.db	3
      000131 02                    2189 	.sleb128	2
      000132 01                    2190 	.db	1
      000133 09                    2191 	.db	9
      000134 00 04                 2192 	.dw	Sstm8s_tim2$TIM2_DeInit$3-Sstm8s_tim2$TIM2_DeInit$2
      000136 03                    2193 	.db	3
      000137 01                    2194 	.sleb128	1
      000138 01                    2195 	.db	1
      000139 09                    2196 	.db	9
      00013A 00 04                 2197 	.dw	Sstm8s_tim2$TIM2_DeInit$4-Sstm8s_tim2$TIM2_DeInit$3
      00013C 03                    2198 	.db	3
      00013D 01                    2199 	.sleb128	1
      00013E 01                    2200 	.db	1
      00013F 09                    2201 	.db	9
      000140 00 04                 2202 	.dw	Sstm8s_tim2$TIM2_DeInit$5-Sstm8s_tim2$TIM2_DeInit$4
      000142 03                    2203 	.db	3
      000143 03                    2204 	.sleb128	3
      000144 01                    2205 	.db	1
      000145 09                    2206 	.db	9
      000146 00 04                 2207 	.dw	Sstm8s_tim2$TIM2_DeInit$6-Sstm8s_tim2$TIM2_DeInit$5
      000148 03                    2208 	.db	3
      000149 01                    2209 	.sleb128	1
      00014A 01                    2210 	.db	1
      00014B 09                    2211 	.db	9
      00014C 00 04                 2212 	.dw	Sstm8s_tim2$TIM2_DeInit$7-Sstm8s_tim2$TIM2_DeInit$6
      00014E 03                    2213 	.db	3
      00014F 04                    2214 	.sleb128	4
      000150 01                    2215 	.db	1
      000151 09                    2216 	.db	9
      000152 00 04                 2217 	.dw	Sstm8s_tim2$TIM2_DeInit$8-Sstm8s_tim2$TIM2_DeInit$7
      000154 03                    2218 	.db	3
      000155 01                    2219 	.sleb128	1
      000156 01                    2220 	.db	1
      000157 09                    2221 	.db	9
      000158 00 04                 2222 	.dw	Sstm8s_tim2$TIM2_DeInit$9-Sstm8s_tim2$TIM2_DeInit$8
      00015A 03                    2223 	.db	3
      00015B 01                    2224 	.sleb128	1
      00015C 01                    2225 	.db	1
      00015D 09                    2226 	.db	9
      00015E 00 04                 2227 	.dw	Sstm8s_tim2$TIM2_DeInit$10-Sstm8s_tim2$TIM2_DeInit$9
      000160 03                    2228 	.db	3
      000161 01                    2229 	.sleb128	1
      000162 01                    2230 	.db	1
      000163 09                    2231 	.db	9
      000164 00 04                 2232 	.dw	Sstm8s_tim2$TIM2_DeInit$11-Sstm8s_tim2$TIM2_DeInit$10
      000166 03                    2233 	.db	3
      000167 01                    2234 	.sleb128	1
      000168 01                    2235 	.db	1
      000169 09                    2236 	.db	9
      00016A 00 04                 2237 	.dw	Sstm8s_tim2$TIM2_DeInit$12-Sstm8s_tim2$TIM2_DeInit$11
      00016C 03                    2238 	.db	3
      00016D 01                    2239 	.sleb128	1
      00016E 01                    2240 	.db	1
      00016F 09                    2241 	.db	9
      000170 00 04                 2242 	.dw	Sstm8s_tim2$TIM2_DeInit$13-Sstm8s_tim2$TIM2_DeInit$12
      000172 03                    2243 	.db	3
      000173 01                    2244 	.sleb128	1
      000174 01                    2245 	.db	1
      000175 09                    2246 	.db	9
      000176 00 04                 2247 	.dw	Sstm8s_tim2$TIM2_DeInit$14-Sstm8s_tim2$TIM2_DeInit$13
      000178 03                    2248 	.db	3
      000179 01                    2249 	.sleb128	1
      00017A 01                    2250 	.db	1
      00017B 09                    2251 	.db	9
      00017C 00 04                 2252 	.dw	Sstm8s_tim2$TIM2_DeInit$15-Sstm8s_tim2$TIM2_DeInit$14
      00017E 03                    2253 	.db	3
      00017F 01                    2254 	.sleb128	1
      000180 01                    2255 	.db	1
      000181 09                    2256 	.db	9
      000182 00 04                 2257 	.dw	Sstm8s_tim2$TIM2_DeInit$16-Sstm8s_tim2$TIM2_DeInit$15
      000184 03                    2258 	.db	3
      000185 01                    2259 	.sleb128	1
      000186 01                    2260 	.db	1
      000187 09                    2261 	.db	9
      000188 00 04                 2262 	.dw	Sstm8s_tim2$TIM2_DeInit$17-Sstm8s_tim2$TIM2_DeInit$16
      00018A 03                    2263 	.db	3
      00018B 01                    2264 	.sleb128	1
      00018C 01                    2265 	.db	1
      00018D 09                    2266 	.db	9
      00018E 00 04                 2267 	.dw	Sstm8s_tim2$TIM2_DeInit$18-Sstm8s_tim2$TIM2_DeInit$17
      000190 03                    2268 	.db	3
      000191 01                    2269 	.sleb128	1
      000192 01                    2270 	.db	1
      000193 09                    2271 	.db	9
      000194 00 04                 2272 	.dw	Sstm8s_tim2$TIM2_DeInit$19-Sstm8s_tim2$TIM2_DeInit$18
      000196 03                    2273 	.db	3
      000197 01                    2274 	.sleb128	1
      000198 01                    2275 	.db	1
      000199 09                    2276 	.db	9
      00019A 00 04                 2277 	.dw	Sstm8s_tim2$TIM2_DeInit$20-Sstm8s_tim2$TIM2_DeInit$19
      00019C 03                    2278 	.db	3
      00019D 01                    2279 	.sleb128	1
      00019E 01                    2280 	.db	1
      00019F 09                    2281 	.db	9
      0001A0 00 04                 2282 	.dw	Sstm8s_tim2$TIM2_DeInit$21-Sstm8s_tim2$TIM2_DeInit$20
      0001A2 03                    2283 	.db	3
      0001A3 01                    2284 	.sleb128	1
      0001A4 01                    2285 	.db	1
      0001A5 09                    2286 	.db	9
      0001A6 00 04                 2287 	.dw	Sstm8s_tim2$TIM2_DeInit$22-Sstm8s_tim2$TIM2_DeInit$21
      0001A8 03                    2288 	.db	3
      0001A9 01                    2289 	.sleb128	1
      0001AA 01                    2290 	.db	1
      0001AB 09                    2291 	.db	9
      0001AC 00 04                 2292 	.dw	Sstm8s_tim2$TIM2_DeInit$23-Sstm8s_tim2$TIM2_DeInit$22
      0001AE 03                    2293 	.db	3
      0001AF 01                    2294 	.sleb128	1
      0001B0 01                    2295 	.db	1
      0001B1 09                    2296 	.db	9
      0001B2 00 04                 2297 	.dw	Sstm8s_tim2$TIM2_DeInit$24-Sstm8s_tim2$TIM2_DeInit$23
      0001B4 03                    2298 	.db	3
      0001B5 01                    2299 	.sleb128	1
      0001B6 01                    2300 	.db	1
      0001B7 09                    2301 	.db	9
      0001B8 00 07                 2302 	.dw	7+Sstm8s_tim2$TIM2_DeInit$25-Sstm8s_tim2$TIM2_DeInit$24
      0001BA 00                    2303 	.db	0
      0001BB 01                    2304 	.uleb128	1
      0001BC 01                    2305 	.db	1
      0001BD 00                    2306 	.db	0
      0001BE 05                    2307 	.uleb128	5
      0001BF 02                    2308 	.db	2
      0001C0 00 00r00r6B           2309 	.dw	0,(Sstm8s_tim2$TIM2_TimeBaseInit$27)
      0001C4 03                    2310 	.db	3
      0001C5 D8 00                 2311 	.sleb128	88
      0001C7 01                    2312 	.db	1
      0001C8 09                    2313 	.db	9
      0001C9 00 0E                 2314 	.dw	Sstm8s_tim2$TIM2_TimeBaseInit$29-Sstm8s_tim2$TIM2_TimeBaseInit$27
      0001CB 03                    2315 	.db	3
      0001CC 04                    2316 	.sleb128	4
      0001CD 01                    2317 	.db	1
      0001CE 09                    2318 	.db	9
      0001CF 00 06                 2319 	.dw	Sstm8s_tim2$TIM2_TimeBaseInit$30-Sstm8s_tim2$TIM2_TimeBaseInit$29
      0001D1 03                    2320 	.db	3
      0001D2 02                    2321 	.sleb128	2
      0001D3 01                    2322 	.db	1
      0001D4 09                    2323 	.db	9
      0001D5 00 08                 2324 	.dw	Sstm8s_tim2$TIM2_TimeBaseInit$31-Sstm8s_tim2$TIM2_TimeBaseInit$30
      0001D7 03                    2325 	.db	3
      0001D8 01                    2326 	.sleb128	1
      0001D9 01                    2327 	.db	1
      0001DA 09                    2328 	.db	9
      0001DB 00 06                 2329 	.dw	Sstm8s_tim2$TIM2_TimeBaseInit$32-Sstm8s_tim2$TIM2_TimeBaseInit$31
      0001DD 03                    2330 	.db	3
      0001DE 01                    2331 	.sleb128	1
      0001DF 01                    2332 	.db	1
      0001E0 09                    2333 	.db	9
      0001E1 00 09                 2334 	.dw	7+Sstm8s_tim2$TIM2_TimeBaseInit$33-Sstm8s_tim2$TIM2_TimeBaseInit$32
      0001E3 00                    2335 	.db	0
      0001E4 01                    2336 	.uleb128	1
      0001E5 01                    2337 	.db	1
      0001E6 00                    2338 	.db	0
      0001E7 05                    2339 	.uleb128	5
      0001E8 02                    2340 	.db	2
      0001E9 00 00r00r96           2341 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$35)
      0001ED 03                    2342 	.db	3
      0001EE EB 00                 2343 	.sleb128	107
      0001F0 01                    2344 	.db	1
      0001F1 09                    2345 	.db	9
      0001F2 00 0E                 2346 	.dw	Sstm8s_tim2$TIM2_OC1Init$37-Sstm8s_tim2$TIM2_OC1Init$35
      0001F4 03                    2347 	.db	3
      0001F5 0B                    2348 	.sleb128	11
      0001F6 01                    2349 	.db	1
      0001F7 09                    2350 	.db	9
      0001F8 00 07                 2351 	.dw	Sstm8s_tim2$TIM2_OC1Init$38-Sstm8s_tim2$TIM2_OC1Init$37
      0001FA 03                    2352 	.db	3
      0001FB 02                    2353 	.sleb128	2
      0001FC 01                    2354 	.db	1
      0001FD 09                    2355 	.db	9
      0001FE 00 0C                 2356 	.dw	Sstm8s_tim2$TIM2_OC1Init$39-Sstm8s_tim2$TIM2_OC1Init$38
      000200 03                    2357 	.db	3
      000201 01                    2358 	.sleb128	1
      000202 01                    2359 	.db	1
      000203 09                    2360 	.db	9
      000204 00 0C                 2361 	.dw	Sstm8s_tim2$TIM2_OC1Init$40-Sstm8s_tim2$TIM2_OC1Init$39
      000206 03                    2362 	.db	3
      000207 03                    2363 	.sleb128	3
      000208 01                    2364 	.db	1
      000209 09                    2365 	.db	9
      00020A 00 06                 2366 	.dw	Sstm8s_tim2$TIM2_OC1Init$41-Sstm8s_tim2$TIM2_OC1Init$40
      00020C 03                    2367 	.db	3
      00020D 01                    2368 	.sleb128	1
      00020E 01                    2369 	.db	1
      00020F 09                    2370 	.db	9
      000210 00 06                 2371 	.dw	Sstm8s_tim2$TIM2_OC1Init$42-Sstm8s_tim2$TIM2_OC1Init$41
      000212 03                    2372 	.db	3
      000213 03                    2373 	.sleb128	3
      000214 01                    2374 	.db	1
      000215 09                    2375 	.db	9
      000216 00 08                 2376 	.dw	Sstm8s_tim2$TIM2_OC1Init$43-Sstm8s_tim2$TIM2_OC1Init$42
      000218 03                    2377 	.db	3
      000219 01                    2378 	.sleb128	1
      00021A 01                    2379 	.db	1
      00021B 09                    2380 	.db	9
      00021C 00 06                 2381 	.dw	Sstm8s_tim2$TIM2_OC1Init$44-Sstm8s_tim2$TIM2_OC1Init$43
      00021E 03                    2382 	.db	3
      00021F 01                    2383 	.sleb128	1
      000220 01                    2384 	.db	1
      000221 09                    2385 	.db	9
      000222 00 09                 2386 	.dw	7+Sstm8s_tim2$TIM2_OC1Init$45-Sstm8s_tim2$TIM2_OC1Init$44
      000224 00                    2387 	.db	0
      000225 01                    2388 	.uleb128	1
      000226 01                    2389 	.db	1
      000227 00                    2390 	.db	0
      000228 05                    2391 	.uleb128	5
      000229 02                    2392 	.db	2
      00022A 00 00r00rE6           2393 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$47)
      00022E 03                    2394 	.db	3
      00022F 8D 01                 2395 	.sleb128	141
      000231 01                    2396 	.db	1
      000232 09                    2397 	.db	9
      000233 00 0E                 2398 	.dw	Sstm8s_tim2$TIM2_OC2Init$49-Sstm8s_tim2$TIM2_OC2Init$47
      000235 03                    2399 	.db	3
      000236 0C                    2400 	.sleb128	12
      000237 01                    2401 	.db	1
      000238 09                    2402 	.db	9
      000239 00 07                 2403 	.dw	Sstm8s_tim2$TIM2_OC2Init$50-Sstm8s_tim2$TIM2_OC2Init$49
      00023B 03                    2404 	.db	3
      00023C 02                    2405 	.sleb128	2
      00023D 01                    2406 	.db	1
      00023E 09                    2407 	.db	9
      00023F 00 0C                 2408 	.dw	Sstm8s_tim2$TIM2_OC2Init$51-Sstm8s_tim2$TIM2_OC2Init$50
      000241 03                    2409 	.db	3
      000242 01                    2410 	.sleb128	1
      000243 01                    2411 	.db	1
      000244 09                    2412 	.db	9
      000245 00 0C                 2413 	.dw	Sstm8s_tim2$TIM2_OC2Init$52-Sstm8s_tim2$TIM2_OC2Init$51
      000247 03                    2414 	.db	3
      000248 04                    2415 	.sleb128	4
      000249 01                    2416 	.db	1
      00024A 09                    2417 	.db	9
      00024B 00 06                 2418 	.dw	Sstm8s_tim2$TIM2_OC2Init$53-Sstm8s_tim2$TIM2_OC2Init$52
      00024D 03                    2419 	.db	3
      00024E 01                    2420 	.sleb128	1
      00024F 01                    2421 	.db	1
      000250 09                    2422 	.db	9
      000251 00 06                 2423 	.dw	Sstm8s_tim2$TIM2_OC2Init$54-Sstm8s_tim2$TIM2_OC2Init$53
      000253 03                    2424 	.db	3
      000254 04                    2425 	.sleb128	4
      000255 01                    2426 	.db	1
      000256 09                    2427 	.db	9
      000257 00 08                 2428 	.dw	Sstm8s_tim2$TIM2_OC2Init$55-Sstm8s_tim2$TIM2_OC2Init$54
      000259 03                    2429 	.db	3
      00025A 01                    2430 	.sleb128	1
      00025B 01                    2431 	.db	1
      00025C 09                    2432 	.db	9
      00025D 00 06                 2433 	.dw	Sstm8s_tim2$TIM2_OC2Init$56-Sstm8s_tim2$TIM2_OC2Init$55
      00025F 03                    2434 	.db	3
      000260 01                    2435 	.sleb128	1
      000261 01                    2436 	.db	1
      000262 09                    2437 	.db	9
      000263 00 09                 2438 	.dw	7+Sstm8s_tim2$TIM2_OC2Init$57-Sstm8s_tim2$TIM2_OC2Init$56
      000265 00                    2439 	.db	0
      000266 01                    2440 	.uleb128	1
      000267 01                    2441 	.db	1
      000268 00                    2442 	.db	0
      000269 05                    2443 	.uleb128	5
      00026A 02                    2444 	.db	2
      00026B 00 00r01r36           2445 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$59)
      00026F 03                    2446 	.db	3
      000270 B2 01                 2447 	.sleb128	178
      000272 01                    2448 	.db	1
      000273 09                    2449 	.db	9
      000274 00 0E                 2450 	.dw	Sstm8s_tim2$TIM2_OC3Init$61-Sstm8s_tim2$TIM2_OC3Init$59
      000276 03                    2451 	.db	3
      000277 0A                    2452 	.sleb128	10
      000278 01                    2453 	.db	1
      000279 09                    2454 	.db	9
      00027A 00 07                 2455 	.dw	Sstm8s_tim2$TIM2_OC3Init$62-Sstm8s_tim2$TIM2_OC3Init$61
      00027C 03                    2456 	.db	3
      00027D 02                    2457 	.sleb128	2
      00027E 01                    2458 	.db	1
      00027F 09                    2459 	.db	9
      000280 00 0C                 2460 	.dw	Sstm8s_tim2$TIM2_OC3Init$63-Sstm8s_tim2$TIM2_OC3Init$62
      000282 03                    2461 	.db	3
      000283 01                    2462 	.sleb128	1
      000284 01                    2463 	.db	1
      000285 09                    2464 	.db	9
      000286 00 0C                 2465 	.dw	Sstm8s_tim2$TIM2_OC3Init$64-Sstm8s_tim2$TIM2_OC3Init$63
      000288 03                    2466 	.db	3
      000289 03                    2467 	.sleb128	3
      00028A 01                    2468 	.db	1
      00028B 09                    2469 	.db	9
      00028C 00 06                 2470 	.dw	Sstm8s_tim2$TIM2_OC3Init$65-Sstm8s_tim2$TIM2_OC3Init$64
      00028E 03                    2471 	.db	3
      00028F 01                    2472 	.sleb128	1
      000290 01                    2473 	.db	1
      000291 09                    2474 	.db	9
      000292 00 06                 2475 	.dw	Sstm8s_tim2$TIM2_OC3Init$66-Sstm8s_tim2$TIM2_OC3Init$65
      000294 03                    2476 	.db	3
      000295 03                    2477 	.sleb128	3
      000296 01                    2478 	.db	1
      000297 09                    2479 	.db	9
      000298 00 08                 2480 	.dw	Sstm8s_tim2$TIM2_OC3Init$67-Sstm8s_tim2$TIM2_OC3Init$66
      00029A 03                    2481 	.db	3
      00029B 01                    2482 	.sleb128	1
      00029C 01                    2483 	.db	1
      00029D 09                    2484 	.db	9
      00029E 00 06                 2485 	.dw	Sstm8s_tim2$TIM2_OC3Init$68-Sstm8s_tim2$TIM2_OC3Init$67
      0002A0 03                    2486 	.db	3
      0002A1 01                    2487 	.sleb128	1
      0002A2 01                    2488 	.db	1
      0002A3 09                    2489 	.db	9
      0002A4 00 09                 2490 	.dw	7+Sstm8s_tim2$TIM2_OC3Init$69-Sstm8s_tim2$TIM2_OC3Init$68
      0002A6 00                    2491 	.db	0
      0002A7 01                    2492 	.uleb128	1
      0002A8 01                    2493 	.db	1
      0002A9 00                    2494 	.db	0
      0002AA 05                    2495 	.uleb128	5
      0002AB 02                    2496 	.db	2
      0002AC 00 00r01r86           2497 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$71)
      0002B0 03                    2498 	.db	3
      0002B1 D3 01                 2499 	.sleb128	211
      0002B3 01                    2500 	.db	1
      0002B4 09                    2501 	.db	9
      0002B5 00 0C                 2502 	.dw	Sstm8s_tim2$TIM2_ICInit$73-Sstm8s_tim2$TIM2_ICInit$71
      0002B7 03                    2503 	.db	3
      0002B8 0D                    2504 	.sleb128	13
      0002B9 01                    2505 	.db	1
      0002BA 09                    2506 	.db	9
      0002BB 00 04                 2507 	.dw	Sstm8s_tim2$TIM2_ICInit$74-Sstm8s_tim2$TIM2_ICInit$73
      0002BD 03                    2508 	.db	3
      0002BE 03                    2509 	.sleb128	3
      0002BF 01                    2510 	.db	1
      0002C0 09                    2511 	.db	9
      0002C1 00 0E                 2512 	.dw	Sstm8s_tim2$TIM2_ICInit$75-Sstm8s_tim2$TIM2_ICInit$74
      0002C3 03                    2513 	.db	3
      0002C4 05                    2514 	.sleb128	5
      0002C5 01                    2515 	.db	1
      0002C6 09                    2516 	.db	9
      0002C7 00 09                 2517 	.dw	Sstm8s_tim2$TIM2_ICInit$76-Sstm8s_tim2$TIM2_ICInit$75
      0002C9 03                    2518 	.db	3
      0002CA 02                    2519 	.sleb128	2
      0002CB 01                    2520 	.db	1
      0002CC 09                    2521 	.db	9
      0002CD 00 06                 2522 	.dw	Sstm8s_tim2$TIM2_ICInit$77-Sstm8s_tim2$TIM2_ICInit$76
      0002CF 03                    2523 	.db	3
      0002D0 03                    2524 	.sleb128	3
      0002D1 01                    2525 	.db	1
      0002D2 09                    2526 	.db	9
      0002D3 00 0E                 2527 	.dw	Sstm8s_tim2$TIM2_ICInit$78-Sstm8s_tim2$TIM2_ICInit$77
      0002D5 03                    2528 	.db	3
      0002D6 05                    2529 	.sleb128	5
      0002D7 01                    2530 	.db	1
      0002D8 09                    2531 	.db	9
      0002D9 00 09                 2532 	.dw	Sstm8s_tim2$TIM2_ICInit$79-Sstm8s_tim2$TIM2_ICInit$78
      0002DB 03                    2533 	.db	3
      0002DC 05                    2534 	.sleb128	5
      0002DD 01                    2535 	.db	1
      0002DE 09                    2536 	.db	9
      0002DF 00 0E                 2537 	.dw	Sstm8s_tim2$TIM2_ICInit$80-Sstm8s_tim2$TIM2_ICInit$79
      0002E1 03                    2538 	.db	3
      0002E2 05                    2539 	.sleb128	5
      0002E3 01                    2540 	.db	1
      0002E4 09                    2541 	.db	9
      0002E5 00 07                 2542 	.dw	Sstm8s_tim2$TIM2_ICInit$81-Sstm8s_tim2$TIM2_ICInit$80
      0002E7 03                    2543 	.db	3
      0002E8 02                    2544 	.sleb128	2
      0002E9 01                    2545 	.db	1
      0002EA 09                    2546 	.db	9
      0002EB 00 07                 2547 	.dw	7+Sstm8s_tim2$TIM2_ICInit$82-Sstm8s_tim2$TIM2_ICInit$81
      0002ED 00                    2548 	.db	0
      0002EE 01                    2549 	.uleb128	1
      0002EF 01                    2550 	.db	1
      0002F0 00                    2551 	.db	0
      0002F1 05                    2552 	.uleb128	5
      0002F2 02                    2553 	.db	2
      0002F3 00 00r01rE6           2554 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$84)
      0002F7 03                    2555 	.db	3
      0002F8 89 02                 2556 	.sleb128	265
      0002FA 01                    2557 	.db	1
      0002FB 09                    2558 	.db	9
      0002FC 00 0E                 2559 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$86-Sstm8s_tim2$TIM2_PWMIConfig$84
      0002FE 03                    2560 	.db	3
      0002FF 10                    2561 	.sleb128	16
      000300 01                    2562 	.db	1
      000301 09                    2563 	.db	9
      000302 00 06                 2564 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$87-Sstm8s_tim2$TIM2_PWMIConfig$86
      000304 03                    2565 	.db	3
      000305 02                    2566 	.sleb128	2
      000306 01                    2567 	.db	1
      000307 09                    2568 	.db	9
      000308 00 06                 2569 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$88-Sstm8s_tim2$TIM2_PWMIConfig$87
      00030A 03                    2570 	.db	3
      00030B 04                    2571 	.sleb128	4
      00030C 01                    2572 	.db	1
      00030D 09                    2573 	.db	9
      00030E 00 02                 2574 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$89-Sstm8s_tim2$TIM2_PWMIConfig$88
      000310 03                    2575 	.db	3
      000311 04                    2576 	.sleb128	4
      000312 01                    2577 	.db	1
      000313 09                    2578 	.db	9
      000314 00 06                 2579 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$90-Sstm8s_tim2$TIM2_PWMIConfig$89
      000316 03                    2580 	.db	3
      000317 02                    2581 	.sleb128	2
      000318 01                    2582 	.db	1
      000319 09                    2583 	.db	9
      00031A 00 06                 2584 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$91-Sstm8s_tim2$TIM2_PWMIConfig$90
      00031C 03                    2585 	.db	3
      00031D 04                    2586 	.sleb128	4
      00031E 01                    2587 	.db	1
      00031F 09                    2588 	.db	9
      000320 00 04                 2589 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$92-Sstm8s_tim2$TIM2_PWMIConfig$91
      000322 03                    2590 	.db	3
      000323 03                    2591 	.sleb128	3
      000324 01                    2592 	.db	1
      000325 09                    2593 	.db	9
      000326 00 04                 2594 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$93-Sstm8s_tim2$TIM2_PWMIConfig$92
      000328 03                    2595 	.db	3
      000329 03                    2596 	.sleb128	3
      00032A 01                    2597 	.db	1
      00032B 09                    2598 	.db	9
      00032C 00 0E                 2599 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$94-Sstm8s_tim2$TIM2_PWMIConfig$93
      00032E 03                    2600 	.db	3
      00032F 04                    2601 	.sleb128	4
      000330 01                    2602 	.db	1
      000331 09                    2603 	.db	9
      000332 00 07                 2604 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$95-Sstm8s_tim2$TIM2_PWMIConfig$94
      000334 03                    2605 	.db	3
      000335 03                    2606 	.sleb128	3
      000336 01                    2607 	.db	1
      000337 09                    2608 	.db	9
      000338 00 0E                 2609 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$96-Sstm8s_tim2$TIM2_PWMIConfig$95
      00033A 03                    2610 	.db	3
      00033B 03                    2611 	.sleb128	3
      00033C 01                    2612 	.db	1
      00033D 09                    2613 	.db	9
      00033E 00 09                 2614 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$97-Sstm8s_tim2$TIM2_PWMIConfig$96
      000340 03                    2615 	.db	3
      000341 05                    2616 	.sleb128	5
      000342 01                    2617 	.db	1
      000343 09                    2618 	.db	9
      000344 00 0E                 2619 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$98-Sstm8s_tim2$TIM2_PWMIConfig$97
      000346 03                    2620 	.db	3
      000347 04                    2621 	.sleb128	4
      000348 01                    2622 	.db	1
      000349 09                    2623 	.db	9
      00034A 00 07                 2624 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$99-Sstm8s_tim2$TIM2_PWMIConfig$98
      00034C 03                    2625 	.db	3
      00034D 03                    2626 	.sleb128	3
      00034E 01                    2627 	.db	1
      00034F 09                    2628 	.db	9
      000350 00 0E                 2629 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$100-Sstm8s_tim2$TIM2_PWMIConfig$99
      000352 03                    2630 	.db	3
      000353 03                    2631 	.sleb128	3
      000354 01                    2632 	.db	1
      000355 09                    2633 	.db	9
      000356 00 07                 2634 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$101-Sstm8s_tim2$TIM2_PWMIConfig$100
      000358 03                    2635 	.db	3
      000359 02                    2636 	.sleb128	2
      00035A 01                    2637 	.db	1
      00035B 09                    2638 	.db	9
      00035C 00 09                 2639 	.dw	7+Sstm8s_tim2$TIM2_PWMIConfig$102-Sstm8s_tim2$TIM2_PWMIConfig$101
      00035E 00                    2640 	.db	0
      00035F 01                    2641 	.uleb128	1
      000360 01                    2642 	.db	1
      000361 00                    2643 	.db	0
      000362 05                    2644 	.uleb128	5
      000363 02                    2645 	.db	2
      000364 00 00r02r75           2646 	.dw	0,(Sstm8s_tim2$TIM2_Cmd$104)
      000368 03                    2647 	.db	3
      000369 D2 02                 2648 	.sleb128	338
      00036B 01                    2649 	.db	1
      00036C 09                    2650 	.db	9
      00036D 00 0C                 2651 	.dw	Sstm8s_tim2$TIM2_Cmd$106-Sstm8s_tim2$TIM2_Cmd$104
      00036F 03                    2652 	.db	3
      000370 06                    2653 	.sleb128	6
      000371 01                    2654 	.db	1
      000372 09                    2655 	.db	9
      000373 00 04                 2656 	.dw	Sstm8s_tim2$TIM2_Cmd$107-Sstm8s_tim2$TIM2_Cmd$106
      000375 03                    2657 	.db	3
      000376 02                    2658 	.sleb128	2
      000377 01                    2659 	.db	1
      000378 09                    2660 	.db	9
      000379 00 06                 2661 	.dw	Sstm8s_tim2$TIM2_Cmd$108-Sstm8s_tim2$TIM2_Cmd$107
      00037B 03                    2662 	.db	3
      00037C 04                    2663 	.sleb128	4
      00037D 01                    2664 	.db	1
      00037E 09                    2665 	.db	9
      00037F 00 04                 2666 	.dw	Sstm8s_tim2$TIM2_Cmd$109-Sstm8s_tim2$TIM2_Cmd$108
      000381 03                    2667 	.db	3
      000382 02                    2668 	.sleb128	2
      000383 01                    2669 	.db	1
      000384 09                    2670 	.db	9
      000385 00 07                 2671 	.dw	7+Sstm8s_tim2$TIM2_Cmd$110-Sstm8s_tim2$TIM2_Cmd$109
      000387 00                    2672 	.db	0
      000388 01                    2673 	.uleb128	1
      000389 01                    2674 	.db	1
      00038A 00                    2675 	.db	0
      00038B 05                    2676 	.uleb128	5
      00038C 02                    2677 	.db	2
      00038D 00 00r02r96           2678 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$112)
      000391 03                    2679 	.db	3
      000392 EF 02                 2680 	.sleb128	367
      000394 01                    2681 	.db	1
      000395 09                    2682 	.db	9
      000396 00 0D                 2683 	.dw	Sstm8s_tim2$TIM2_ITConfig$114-Sstm8s_tim2$TIM2_ITConfig$112
      000398 03                    2684 	.db	3
      000399 06                    2685 	.sleb128	6
      00039A 01                    2686 	.db	1
      00039B 09                    2687 	.db	9
      00039C 00 04                 2688 	.dw	Sstm8s_tim2$TIM2_ITConfig$115-Sstm8s_tim2$TIM2_ITConfig$114
      00039E 03                    2689 	.db	3
      00039F 03                    2690 	.sleb128	3
      0003A0 01                    2691 	.db	1
      0003A1 09                    2692 	.db	9
      0003A2 00 0C                 2693 	.dw	Sstm8s_tim2$TIM2_ITConfig$116-Sstm8s_tim2$TIM2_ITConfig$115
      0003A4 03                    2694 	.db	3
      0003A5 05                    2695 	.sleb128	5
      0003A6 01                    2696 	.db	1
      0003A7 09                    2697 	.db	9
      0003A8 00 0F                 2698 	.dw	Sstm8s_tim2$TIM2_ITConfig$117-Sstm8s_tim2$TIM2_ITConfig$116
      0003AA 03                    2699 	.db	3
      0003AB 02                    2700 	.sleb128	2
      0003AC 01                    2701 	.db	1
      0003AD 09                    2702 	.db	9
      0003AE 00 08                 2703 	.dw	7+Sstm8s_tim2$TIM2_ITConfig$118-Sstm8s_tim2$TIM2_ITConfig$117
      0003B0 00                    2704 	.db	0
      0003B1 01                    2705 	.uleb128	1
      0003B2 01                    2706 	.db	1
      0003B3 00                    2707 	.db	0
      0003B4 05                    2708 	.uleb128	5
      0003B5 02                    2709 	.db	2
      0003B6 00 00r02rCA           2710 	.dw	0,(Sstm8s_tim2$TIM2_UpdateDisableConfig$120)
      0003BA 03                    2711 	.db	3
      0003BB 87 03                 2712 	.sleb128	391
      0003BD 01                    2713 	.db	1
      0003BE 09                    2714 	.db	9
      0003BF 00 0C                 2715 	.dw	Sstm8s_tim2$TIM2_UpdateDisableConfig$122-Sstm8s_tim2$TIM2_UpdateDisableConfig$120
      0003C1 03                    2716 	.db	3
      0003C2 06                    2717 	.sleb128	6
      0003C3 01                    2718 	.db	1
      0003C4 09                    2719 	.db	9
      0003C5 00 04                 2720 	.dw	Sstm8s_tim2$TIM2_UpdateDisableConfig$123-Sstm8s_tim2$TIM2_UpdateDisableConfig$122
      0003C7 03                    2721 	.db	3
      0003C8 02                    2722 	.sleb128	2
      0003C9 01                    2723 	.db	1
      0003CA 09                    2724 	.db	9
      0003CB 00 09                 2725 	.dw	Sstm8s_tim2$TIM2_UpdateDisableConfig$124-Sstm8s_tim2$TIM2_UpdateDisableConfig$123
      0003CD 03                    2726 	.db	3
      0003CE 04                    2727 	.sleb128	4
      0003CF 01                    2728 	.db	1
      0003D0 09                    2729 	.db	9
      0003D1 00 07                 2730 	.dw	Sstm8s_tim2$TIM2_UpdateDisableConfig$125-Sstm8s_tim2$TIM2_UpdateDisableConfig$124
      0003D3 03                    2731 	.db	3
      0003D4 02                    2732 	.sleb128	2
      0003D5 01                    2733 	.db	1
      0003D6 09                    2734 	.db	9
      0003D7 00 07                 2735 	.dw	7+Sstm8s_tim2$TIM2_UpdateDisableConfig$126-Sstm8s_tim2$TIM2_UpdateDisableConfig$125
      0003D9 00                    2736 	.db	0
      0003DA 01                    2737 	.uleb128	1
      0003DB 01                    2738 	.db	1
      0003DC 00                    2739 	.db	0
      0003DD 05                    2740 	.uleb128	5
      0003DE 02                    2741 	.db	2
      0003DF 00 00r02rF1           2742 	.dw	0,(Sstm8s_tim2$TIM2_UpdateRequestConfig$128)
      0003E3 03                    2743 	.db	3
      0003E4 9F 03                 2744 	.sleb128	415
      0003E6 01                    2745 	.db	1
      0003E7 09                    2746 	.db	9
      0003E8 00 0C                 2747 	.dw	Sstm8s_tim2$TIM2_UpdateRequestConfig$130-Sstm8s_tim2$TIM2_UpdateRequestConfig$128
      0003EA 03                    2748 	.db	3
      0003EB 06                    2749 	.sleb128	6
      0003EC 01                    2750 	.db	1
      0003ED 09                    2751 	.db	9
      0003EE 00 04                 2752 	.dw	Sstm8s_tim2$TIM2_UpdateRequestConfig$131-Sstm8s_tim2$TIM2_UpdateRequestConfig$130
      0003F0 03                    2753 	.db	3
      0003F1 02                    2754 	.sleb128	2
      0003F2 01                    2755 	.db	1
      0003F3 09                    2756 	.db	9
      0003F4 00 09                 2757 	.dw	Sstm8s_tim2$TIM2_UpdateRequestConfig$132-Sstm8s_tim2$TIM2_UpdateRequestConfig$131
      0003F6 03                    2758 	.db	3
      0003F7 04                    2759 	.sleb128	4
      0003F8 01                    2760 	.db	1
      0003F9 09                    2761 	.db	9
      0003FA 00 07                 2762 	.dw	Sstm8s_tim2$TIM2_UpdateRequestConfig$133-Sstm8s_tim2$TIM2_UpdateRequestConfig$132
      0003FC 03                    2763 	.db	3
      0003FD 02                    2764 	.sleb128	2
      0003FE 01                    2765 	.db	1
      0003FF 09                    2766 	.db	9
      000400 00 07                 2767 	.dw	7+Sstm8s_tim2$TIM2_UpdateRequestConfig$134-Sstm8s_tim2$TIM2_UpdateRequestConfig$133
      000402 00                    2768 	.db	0
      000403 01                    2769 	.uleb128	1
      000404 01                    2770 	.db	1
      000405 00                    2771 	.db	0
      000406 05                    2772 	.uleb128	5
      000407 02                    2773 	.db	2
      000408 00 00r03r18           2774 	.dw	0,(Sstm8s_tim2$TIM2_SelectOnePulseMode$136)
      00040C 03                    2775 	.db	3
      00040D B7 03                 2776 	.sleb128	439
      00040F 01                    2777 	.db	1
      000410 09                    2778 	.db	9
      000411 00 0C                 2779 	.dw	Sstm8s_tim2$TIM2_SelectOnePulseMode$138-Sstm8s_tim2$TIM2_SelectOnePulseMode$136
      000413 03                    2780 	.db	3
      000414 06                    2781 	.sleb128	6
      000415 01                    2782 	.db	1
      000416 09                    2783 	.db	9
      000417 00 04                 2784 	.dw	Sstm8s_tim2$TIM2_SelectOnePulseMode$139-Sstm8s_tim2$TIM2_SelectOnePulseMode$138
      000419 03                    2785 	.db	3
      00041A 02                    2786 	.sleb128	2
      00041B 01                    2787 	.db	1
      00041C 09                    2788 	.db	9
      00041D 00 09                 2789 	.dw	Sstm8s_tim2$TIM2_SelectOnePulseMode$140-Sstm8s_tim2$TIM2_SelectOnePulseMode$139
      00041F 03                    2790 	.db	3
      000420 04                    2791 	.sleb128	4
      000421 01                    2792 	.db	1
      000422 09                    2793 	.db	9
      000423 00 07                 2794 	.dw	Sstm8s_tim2$TIM2_SelectOnePulseMode$141-Sstm8s_tim2$TIM2_SelectOnePulseMode$140
      000425 03                    2795 	.db	3
      000426 02                    2796 	.sleb128	2
      000427 01                    2797 	.db	1
      000428 09                    2798 	.db	9
      000429 00 07                 2799 	.dw	7+Sstm8s_tim2$TIM2_SelectOnePulseMode$142-Sstm8s_tim2$TIM2_SelectOnePulseMode$141
      00042B 00                    2800 	.db	0
      00042C 01                    2801 	.uleb128	1
      00042D 01                    2802 	.db	1
      00042E 00                    2803 	.db	0
      00042F 05                    2804 	.uleb128	5
      000430 02                    2805 	.db	2
      000431 00 00r03r3F           2806 	.dw	0,(Sstm8s_tim2$TIM2_PrescalerConfig$144)
      000435 03                    2807 	.db	3
      000436 E3 03                 2808 	.sleb128	483
      000438 01                    2809 	.db	1
      000439 09                    2810 	.db	9
      00043A 00 0C                 2811 	.dw	Sstm8s_tim2$TIM2_PrescalerConfig$146-Sstm8s_tim2$TIM2_PrescalerConfig$144
      00043C 03                    2812 	.db	3
      00043D 08                    2813 	.sleb128	8
      00043E 01                    2814 	.db	1
      00043F 09                    2815 	.db	9
      000440 00 06                 2816 	.dw	Sstm8s_tim2$TIM2_PrescalerConfig$147-Sstm8s_tim2$TIM2_PrescalerConfig$146
      000442 03                    2817 	.db	3
      000443 03                    2818 	.sleb128	3
      000444 01                    2819 	.db	1
      000445 09                    2820 	.db	9
      000446 00 06                 2821 	.dw	Sstm8s_tim2$TIM2_PrescalerConfig$148-Sstm8s_tim2$TIM2_PrescalerConfig$147
      000448 03                    2822 	.db	3
      000449 01                    2823 	.sleb128	1
      00044A 01                    2824 	.db	1
      00044B 09                    2825 	.db	9
      00044C 00 07                 2826 	.dw	7+Sstm8s_tim2$TIM2_PrescalerConfig$149-Sstm8s_tim2$TIM2_PrescalerConfig$148
      00044E 00                    2827 	.db	0
      00044F 01                    2828 	.uleb128	1
      000450 01                    2829 	.db	1
      000451 00                    2830 	.db	0
      000452 05                    2831 	.uleb128	5
      000453 02                    2832 	.db	2
      000454 00 00r03r5E           2833 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC1Config$151)
      000458 03                    2834 	.db	3
      000459 FA 03                 2835 	.sleb128	506
      00045B 01                    2836 	.db	1
      00045C 09                    2837 	.db	9
      00045D 00 0C                 2838 	.dw	Sstm8s_tim2$TIM2_ForcedOC1Config$153-Sstm8s_tim2$TIM2_ForcedOC1Config$151
      00045F 03                    2839 	.db	3
      000460 06                    2840 	.sleb128	6
      000461 01                    2841 	.db	1
      000462 09                    2842 	.db	9
      000463 00 06                 2843 	.dw	Sstm8s_tim2$TIM2_ForcedOC1Config$154-Sstm8s_tim2$TIM2_ForcedOC1Config$153
      000465 03                    2844 	.db	3
      000466 01                    2845 	.sleb128	1
      000467 01                    2846 	.db	1
      000468 09                    2847 	.db	9
      000469 00 06                 2848 	.dw	Sstm8s_tim2$TIM2_ForcedOC1Config$155-Sstm8s_tim2$TIM2_ForcedOC1Config$154
      00046B 03                    2849 	.db	3
      00046C 01                    2850 	.sleb128	1
      00046D 01                    2851 	.db	1
      00046E 09                    2852 	.db	9
      00046F 00 07                 2853 	.dw	7+Sstm8s_tim2$TIM2_ForcedOC1Config$156-Sstm8s_tim2$TIM2_ForcedOC1Config$155
      000471 00                    2854 	.db	0
      000472 01                    2855 	.uleb128	1
      000473 01                    2856 	.db	1
      000474 00                    2857 	.db	0
      000475 05                    2858 	.uleb128	5
      000476 02                    2859 	.db	2
      000477 00 00r03r7D           2860 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC2Config$158)
      00047B 03                    2861 	.db	3
      00047C 8D 04                 2862 	.sleb128	525
      00047E 01                    2863 	.db	1
      00047F 09                    2864 	.db	9
      000480 00 0C                 2865 	.dw	Sstm8s_tim2$TIM2_ForcedOC2Config$160-Sstm8s_tim2$TIM2_ForcedOC2Config$158
      000482 03                    2866 	.db	3
      000483 06                    2867 	.sleb128	6
      000484 01                    2868 	.db	1
      000485 09                    2869 	.db	9
      000486 00 06                 2870 	.dw	Sstm8s_tim2$TIM2_ForcedOC2Config$161-Sstm8s_tim2$TIM2_ForcedOC2Config$160
      000488 03                    2871 	.db	3
      000489 01                    2872 	.sleb128	1
      00048A 01                    2873 	.db	1
      00048B 09                    2874 	.db	9
      00048C 00 06                 2875 	.dw	Sstm8s_tim2$TIM2_ForcedOC2Config$162-Sstm8s_tim2$TIM2_ForcedOC2Config$161
      00048E 03                    2876 	.db	3
      00048F 01                    2877 	.sleb128	1
      000490 01                    2878 	.db	1
      000491 09                    2879 	.db	9
      000492 00 07                 2880 	.dw	7+Sstm8s_tim2$TIM2_ForcedOC2Config$163-Sstm8s_tim2$TIM2_ForcedOC2Config$162
      000494 00                    2881 	.db	0
      000495 01                    2882 	.uleb128	1
      000496 01                    2883 	.db	1
      000497 00                    2884 	.db	0
      000498 05                    2885 	.uleb128	5
      000499 02                    2886 	.db	2
      00049A 00 00r03r9C           2887 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC3Config$165)
      00049E 03                    2888 	.db	3
      00049F A0 04                 2889 	.sleb128	544
      0004A1 01                    2890 	.db	1
      0004A2 09                    2891 	.db	9
      0004A3 00 0C                 2892 	.dw	Sstm8s_tim2$TIM2_ForcedOC3Config$167-Sstm8s_tim2$TIM2_ForcedOC3Config$165
      0004A5 03                    2893 	.db	3
      0004A6 06                    2894 	.sleb128	6
      0004A7 01                    2895 	.db	1
      0004A8 09                    2896 	.db	9
      0004A9 00 06                 2897 	.dw	Sstm8s_tim2$TIM2_ForcedOC3Config$168-Sstm8s_tim2$TIM2_ForcedOC3Config$167
      0004AB 03                    2898 	.db	3
      0004AC 01                    2899 	.sleb128	1
      0004AD 01                    2900 	.db	1
      0004AE 09                    2901 	.db	9
      0004AF 00 06                 2902 	.dw	Sstm8s_tim2$TIM2_ForcedOC3Config$169-Sstm8s_tim2$TIM2_ForcedOC3Config$168
      0004B1 03                    2903 	.db	3
      0004B2 01                    2904 	.sleb128	1
      0004B3 01                    2905 	.db	1
      0004B4 09                    2906 	.db	9
      0004B5 00 07                 2907 	.dw	7+Sstm8s_tim2$TIM2_ForcedOC3Config$170-Sstm8s_tim2$TIM2_ForcedOC3Config$169
      0004B7 00                    2908 	.db	0
      0004B8 01                    2909 	.uleb128	1
      0004B9 01                    2910 	.db	1
      0004BA 00                    2911 	.db	0
      0004BB 05                    2912 	.uleb128	5
      0004BC 02                    2913 	.db	2
      0004BD 00 00r03rBB           2914 	.dw	0,(Sstm8s_tim2$TIM2_ARRPreloadConfig$172)
      0004C1 03                    2915 	.db	3
      0004C2 B0 04                 2916 	.sleb128	560
      0004C4 01                    2917 	.db	1
      0004C5 09                    2918 	.db	9
      0004C6 00 0C                 2919 	.dw	Sstm8s_tim2$TIM2_ARRPreloadConfig$174-Sstm8s_tim2$TIM2_ARRPreloadConfig$172
      0004C8 03                    2920 	.db	3
      0004C9 06                    2921 	.sleb128	6
      0004CA 01                    2922 	.db	1
      0004CB 09                    2923 	.db	9
      0004CC 00 04                 2924 	.dw	Sstm8s_tim2$TIM2_ARRPreloadConfig$175-Sstm8s_tim2$TIM2_ARRPreloadConfig$174
      0004CE 03                    2925 	.db	3
      0004CF 02                    2926 	.sleb128	2
      0004D0 01                    2927 	.db	1
      0004D1 09                    2928 	.db	9
      0004D2 00 06                 2929 	.dw	Sstm8s_tim2$TIM2_ARRPreloadConfig$176-Sstm8s_tim2$TIM2_ARRPreloadConfig$175
      0004D4 03                    2930 	.db	3
      0004D5 04                    2931 	.sleb128	4
      0004D6 01                    2932 	.db	1
      0004D7 09                    2933 	.db	9
      0004D8 00 04                 2934 	.dw	Sstm8s_tim2$TIM2_ARRPreloadConfig$177-Sstm8s_tim2$TIM2_ARRPreloadConfig$176
      0004DA 03                    2935 	.db	3
      0004DB 02                    2936 	.sleb128	2
      0004DC 01                    2937 	.db	1
      0004DD 09                    2938 	.db	9
      0004DE 00 07                 2939 	.dw	7+Sstm8s_tim2$TIM2_ARRPreloadConfig$178-Sstm8s_tim2$TIM2_ARRPreloadConfig$177
      0004E0 00                    2940 	.db	0
      0004E1 01                    2941 	.uleb128	1
      0004E2 01                    2942 	.db	1
      0004E3 00                    2943 	.db	0
      0004E4 05                    2944 	.uleb128	5
      0004E5 02                    2945 	.db	2
      0004E6 00 00r03rDC           2946 	.dw	0,(Sstm8s_tim2$TIM2_OC1PreloadConfig$180)
      0004EA 03                    2947 	.db	3
      0004EB C6 04                 2948 	.sleb128	582
      0004ED 01                    2949 	.db	1
      0004EE 09                    2950 	.db	9
      0004EF 00 0C                 2951 	.dw	Sstm8s_tim2$TIM2_OC1PreloadConfig$182-Sstm8s_tim2$TIM2_OC1PreloadConfig$180
      0004F1 03                    2952 	.db	3
      0004F2 06                    2953 	.sleb128	6
      0004F3 01                    2954 	.db	1
      0004F4 09                    2955 	.db	9
      0004F5 00 04                 2956 	.dw	Sstm8s_tim2$TIM2_OC1PreloadConfig$183-Sstm8s_tim2$TIM2_OC1PreloadConfig$182
      0004F7 03                    2957 	.db	3
      0004F8 02                    2958 	.sleb128	2
      0004F9 01                    2959 	.db	1
      0004FA 09                    2960 	.db	9
      0004FB 00 09                 2961 	.dw	Sstm8s_tim2$TIM2_OC1PreloadConfig$184-Sstm8s_tim2$TIM2_OC1PreloadConfig$183
      0004FD 03                    2962 	.db	3
      0004FE 04                    2963 	.sleb128	4
      0004FF 01                    2964 	.db	1
      000500 09                    2965 	.db	9
      000501 00 07                 2966 	.dw	Sstm8s_tim2$TIM2_OC1PreloadConfig$185-Sstm8s_tim2$TIM2_OC1PreloadConfig$184
      000503 03                    2967 	.db	3
      000504 02                    2968 	.sleb128	2
      000505 01                    2969 	.db	1
      000506 09                    2970 	.db	9
      000507 00 07                 2971 	.dw	7+Sstm8s_tim2$TIM2_OC1PreloadConfig$186-Sstm8s_tim2$TIM2_OC1PreloadConfig$185
      000509 00                    2972 	.db	0
      00050A 01                    2973 	.uleb128	1
      00050B 01                    2974 	.db	1
      00050C 00                    2975 	.db	0
      00050D 05                    2976 	.uleb128	5
      00050E 02                    2977 	.db	2
      00050F 00 00r04r03           2978 	.dw	0,(Sstm8s_tim2$TIM2_OC2PreloadConfig$188)
      000513 03                    2979 	.db	3
      000514 DC 04                 2980 	.sleb128	604
      000516 01                    2981 	.db	1
      000517 09                    2982 	.db	9
      000518 00 0C                 2983 	.dw	Sstm8s_tim2$TIM2_OC2PreloadConfig$190-Sstm8s_tim2$TIM2_OC2PreloadConfig$188
      00051A 03                    2984 	.db	3
      00051B 06                    2985 	.sleb128	6
      00051C 01                    2986 	.db	1
      00051D 09                    2987 	.db	9
      00051E 00 04                 2988 	.dw	Sstm8s_tim2$TIM2_OC2PreloadConfig$191-Sstm8s_tim2$TIM2_OC2PreloadConfig$190
      000520 03                    2989 	.db	3
      000521 02                    2990 	.sleb128	2
      000522 01                    2991 	.db	1
      000523 09                    2992 	.db	9
      000524 00 09                 2993 	.dw	Sstm8s_tim2$TIM2_OC2PreloadConfig$192-Sstm8s_tim2$TIM2_OC2PreloadConfig$191
      000526 03                    2994 	.db	3
      000527 04                    2995 	.sleb128	4
      000528 01                    2996 	.db	1
      000529 09                    2997 	.db	9
      00052A 00 07                 2998 	.dw	Sstm8s_tim2$TIM2_OC2PreloadConfig$193-Sstm8s_tim2$TIM2_OC2PreloadConfig$192
      00052C 03                    2999 	.db	3
      00052D 02                    3000 	.sleb128	2
      00052E 01                    3001 	.db	1
      00052F 09                    3002 	.db	9
      000530 00 07                 3003 	.dw	7+Sstm8s_tim2$TIM2_OC2PreloadConfig$194-Sstm8s_tim2$TIM2_OC2PreloadConfig$193
      000532 00                    3004 	.db	0
      000533 01                    3005 	.uleb128	1
      000534 01                    3006 	.db	1
      000535 00                    3007 	.db	0
      000536 05                    3008 	.uleb128	5
      000537 02                    3009 	.db	2
      000538 00 00r04r2A           3010 	.dw	0,(Sstm8s_tim2$TIM2_OC3PreloadConfig$196)
      00053C 03                    3011 	.db	3
      00053D F2 04                 3012 	.sleb128	626
      00053F 01                    3013 	.db	1
      000540 09                    3014 	.db	9
      000541 00 0C                 3015 	.dw	Sstm8s_tim2$TIM2_OC3PreloadConfig$198-Sstm8s_tim2$TIM2_OC3PreloadConfig$196
      000543 03                    3016 	.db	3
      000544 06                    3017 	.sleb128	6
      000545 01                    3018 	.db	1
      000546 09                    3019 	.db	9
      000547 00 04                 3020 	.dw	Sstm8s_tim2$TIM2_OC3PreloadConfig$199-Sstm8s_tim2$TIM2_OC3PreloadConfig$198
      000549 03                    3021 	.db	3
      00054A 02                    3022 	.sleb128	2
      00054B 01                    3023 	.db	1
      00054C 09                    3024 	.db	9
      00054D 00 09                 3025 	.dw	Sstm8s_tim2$TIM2_OC3PreloadConfig$200-Sstm8s_tim2$TIM2_OC3PreloadConfig$199
      00054F 03                    3026 	.db	3
      000550 04                    3027 	.sleb128	4
      000551 01                    3028 	.db	1
      000552 09                    3029 	.db	9
      000553 00 07                 3030 	.dw	Sstm8s_tim2$TIM2_OC3PreloadConfig$201-Sstm8s_tim2$TIM2_OC3PreloadConfig$200
      000555 03                    3031 	.db	3
      000556 02                    3032 	.sleb128	2
      000557 01                    3033 	.db	1
      000558 09                    3034 	.db	9
      000559 00 07                 3035 	.dw	7+Sstm8s_tim2$TIM2_OC3PreloadConfig$202-Sstm8s_tim2$TIM2_OC3PreloadConfig$201
      00055B 00                    3036 	.db	0
      00055C 01                    3037 	.uleb128	1
      00055D 01                    3038 	.db	1
      00055E 00                    3039 	.db	0
      00055F 05                    3040 	.uleb128	5
      000560 02                    3041 	.db	2
      000561 00 00r04r51           3042 	.dw	0,(Sstm8s_tim2$TIM2_GenerateEvent$204)
      000565 03                    3043 	.db	3
      000566 8C 05                 3044 	.sleb128	652
      000568 01                    3045 	.db	1
      000569 09                    3046 	.db	9
      00056A 00 0C                 3047 	.dw	Sstm8s_tim2$TIM2_GenerateEvent$206-Sstm8s_tim2$TIM2_GenerateEvent$204
      00056C 03                    3048 	.db	3
      00056D 06                    3049 	.sleb128	6
      00056E 01                    3050 	.db	1
      00056F 09                    3051 	.db	9
      000570 00 06                 3052 	.dw	Sstm8s_tim2$TIM2_GenerateEvent$207-Sstm8s_tim2$TIM2_GenerateEvent$206
      000572 03                    3053 	.db	3
      000573 01                    3054 	.sleb128	1
      000574 01                    3055 	.db	1
      000575 09                    3056 	.db	9
      000576 00 07                 3057 	.dw	7+Sstm8s_tim2$TIM2_GenerateEvent$208-Sstm8s_tim2$TIM2_GenerateEvent$207
      000578 00                    3058 	.db	0
      000579 01                    3059 	.uleb128	1
      00057A 01                    3060 	.db	1
      00057B 00                    3061 	.db	0
      00057C 05                    3062 	.uleb128	5
      00057D 02                    3063 	.db	2
      00057E 00 00r04r6A           3064 	.dw	0,(Sstm8s_tim2$TIM2_OC1PolarityConfig$210)
      000582 03                    3065 	.db	3
      000583 9D 05                 3066 	.sleb128	669
      000585 01                    3067 	.db	1
      000586 09                    3068 	.db	9
      000587 00 0C                 3069 	.dw	Sstm8s_tim2$TIM2_OC1PolarityConfig$212-Sstm8s_tim2$TIM2_OC1PolarityConfig$210
      000589 03                    3070 	.db	3
      00058A 06                    3071 	.sleb128	6
      00058B 01                    3072 	.db	1
      00058C 09                    3073 	.db	9
      00058D 00 04                 3074 	.dw	Sstm8s_tim2$TIM2_OC1PolarityConfig$213-Sstm8s_tim2$TIM2_OC1PolarityConfig$212
      00058F 03                    3075 	.db	3
      000590 02                    3076 	.sleb128	2
      000591 01                    3077 	.db	1
      000592 09                    3078 	.db	9
      000593 00 09                 3079 	.dw	Sstm8s_tim2$TIM2_OC1PolarityConfig$214-Sstm8s_tim2$TIM2_OC1PolarityConfig$213
      000595 03                    3080 	.db	3
      000596 04                    3081 	.sleb128	4
      000597 01                    3082 	.db	1
      000598 09                    3083 	.db	9
      000599 00 07                 3084 	.dw	Sstm8s_tim2$TIM2_OC1PolarityConfig$215-Sstm8s_tim2$TIM2_OC1PolarityConfig$214
      00059B 03                    3085 	.db	3
      00059C 02                    3086 	.sleb128	2
      00059D 01                    3087 	.db	1
      00059E 09                    3088 	.db	9
      00059F 00 07                 3089 	.dw	7+Sstm8s_tim2$TIM2_OC1PolarityConfig$216-Sstm8s_tim2$TIM2_OC1PolarityConfig$215
      0005A1 00                    3090 	.db	0
      0005A2 01                    3091 	.uleb128	1
      0005A3 01                    3092 	.db	1
      0005A4 00                    3093 	.db	0
      0005A5 05                    3094 	.uleb128	5
      0005A6 02                    3095 	.db	2
      0005A7 00 00r04r91           3096 	.dw	0,(Sstm8s_tim2$TIM2_OC2PolarityConfig$218)
      0005AB 03                    3097 	.db	3
      0005AC B5 05                 3098 	.sleb128	693
      0005AE 01                    3099 	.db	1
      0005AF 09                    3100 	.db	9
      0005B0 00 0C                 3101 	.dw	Sstm8s_tim2$TIM2_OC2PolarityConfig$220-Sstm8s_tim2$TIM2_OC2PolarityConfig$218
      0005B2 03                    3102 	.db	3
      0005B3 06                    3103 	.sleb128	6
      0005B4 01                    3104 	.db	1
      0005B5 09                    3105 	.db	9
      0005B6 00 04                 3106 	.dw	Sstm8s_tim2$TIM2_OC2PolarityConfig$221-Sstm8s_tim2$TIM2_OC2PolarityConfig$220
      0005B8 03                    3107 	.db	3
      0005B9 02                    3108 	.sleb128	2
      0005BA 01                    3109 	.db	1
      0005BB 09                    3110 	.db	9
      0005BC 00 09                 3111 	.dw	Sstm8s_tim2$TIM2_OC2PolarityConfig$222-Sstm8s_tim2$TIM2_OC2PolarityConfig$221
      0005BE 03                    3112 	.db	3
      0005BF 04                    3113 	.sleb128	4
      0005C0 01                    3114 	.db	1
      0005C1 09                    3115 	.db	9
      0005C2 00 07                 3116 	.dw	Sstm8s_tim2$TIM2_OC2PolarityConfig$223-Sstm8s_tim2$TIM2_OC2PolarityConfig$222
      0005C4 03                    3117 	.db	3
      0005C5 02                    3118 	.sleb128	2
      0005C6 01                    3119 	.db	1
      0005C7 09                    3120 	.db	9
      0005C8 00 07                 3121 	.dw	7+Sstm8s_tim2$TIM2_OC2PolarityConfig$224-Sstm8s_tim2$TIM2_OC2PolarityConfig$223
      0005CA 00                    3122 	.db	0
      0005CB 01                    3123 	.uleb128	1
      0005CC 01                    3124 	.db	1
      0005CD 00                    3125 	.db	0
      0005CE 05                    3126 	.uleb128	5
      0005CF 02                    3127 	.db	2
      0005D0 00 00r04rB8           3128 	.dw	0,(Sstm8s_tim2$TIM2_OC3PolarityConfig$226)
      0005D4 03                    3129 	.db	3
      0005D5 CD 05                 3130 	.sleb128	717
      0005D7 01                    3131 	.db	1
      0005D8 09                    3132 	.db	9
      0005D9 00 0C                 3133 	.dw	Sstm8s_tim2$TIM2_OC3PolarityConfig$228-Sstm8s_tim2$TIM2_OC3PolarityConfig$226
      0005DB 03                    3134 	.db	3
      0005DC 06                    3135 	.sleb128	6
      0005DD 01                    3136 	.db	1
      0005DE 09                    3137 	.db	9
      0005DF 00 04                 3138 	.dw	Sstm8s_tim2$TIM2_OC3PolarityConfig$229-Sstm8s_tim2$TIM2_OC3PolarityConfig$228
      0005E1 03                    3139 	.db	3
      0005E2 02                    3140 	.sleb128	2
      0005E3 01                    3141 	.db	1
      0005E4 09                    3142 	.db	9
      0005E5 00 09                 3143 	.dw	Sstm8s_tim2$TIM2_OC3PolarityConfig$230-Sstm8s_tim2$TIM2_OC3PolarityConfig$229
      0005E7 03                    3144 	.db	3
      0005E8 04                    3145 	.sleb128	4
      0005E9 01                    3146 	.db	1
      0005EA 09                    3147 	.db	9
      0005EB 00 07                 3148 	.dw	Sstm8s_tim2$TIM2_OC3PolarityConfig$231-Sstm8s_tim2$TIM2_OC3PolarityConfig$230
      0005ED 03                    3149 	.db	3
      0005EE 02                    3150 	.sleb128	2
      0005EF 01                    3151 	.db	1
      0005F0 09                    3152 	.db	9
      0005F1 00 07                 3153 	.dw	7+Sstm8s_tim2$TIM2_OC3PolarityConfig$232-Sstm8s_tim2$TIM2_OC3PolarityConfig$231
      0005F3 00                    3154 	.db	0
      0005F4 01                    3155 	.uleb128	1
      0005F5 01                    3156 	.db	1
      0005F6 00                    3157 	.db	0
      0005F7 05                    3158 	.uleb128	5
      0005F8 02                    3159 	.db	2
      0005F9 00 00r04rDF           3160 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$234)
      0005FD 03                    3161 	.db	3
      0005FE E8 05                 3162 	.sleb128	744
      000600 01                    3163 	.db	1
      000601 09                    3164 	.db	9
      000602 00 0C                 3165 	.dw	Sstm8s_tim2$TIM2_CCxCmd$236-Sstm8s_tim2$TIM2_CCxCmd$234
      000604 03                    3166 	.db	3
      000605 06                    3167 	.sleb128	6
      000606 01                    3168 	.db	1
      000607 09                    3169 	.db	9
      000608 00 04                 3170 	.dw	Sstm8s_tim2$TIM2_CCxCmd$237-Sstm8s_tim2$TIM2_CCxCmd$236
      00060A 03                    3171 	.db	3
      00060B 03                    3172 	.sleb128	3
      00060C 01                    3173 	.db	1
      00060D 09                    3174 	.db	9
      00060E 00 04                 3175 	.dw	Sstm8s_tim2$TIM2_CCxCmd$238-Sstm8s_tim2$TIM2_CCxCmd$237
      000610 03                    3176 	.db	3
      000611 02                    3177 	.sleb128	2
      000612 01                    3178 	.db	1
      000613 09                    3179 	.db	9
      000614 00 06                 3180 	.dw	Sstm8s_tim2$TIM2_CCxCmd$239-Sstm8s_tim2$TIM2_CCxCmd$238
      000616 03                    3181 	.db	3
      000617 04                    3182 	.sleb128	4
      000618 01                    3183 	.db	1
      000619 09                    3184 	.db	9
      00061A 00 06                 3185 	.dw	Sstm8s_tim2$TIM2_CCxCmd$240-Sstm8s_tim2$TIM2_CCxCmd$239
      00061C 03                    3186 	.db	3
      00061D 04                    3187 	.sleb128	4
      00061E 01                    3188 	.db	1
      00061F 09                    3189 	.db	9
      000620 00 06                 3190 	.dw	Sstm8s_tim2$TIM2_CCxCmd$241-Sstm8s_tim2$TIM2_CCxCmd$240
      000622 03                    3191 	.db	3
      000623 03                    3192 	.sleb128	3
      000624 01                    3193 	.db	1
      000625 09                    3194 	.db	9
      000626 00 04                 3195 	.dw	Sstm8s_tim2$TIM2_CCxCmd$242-Sstm8s_tim2$TIM2_CCxCmd$241
      000628 03                    3196 	.db	3
      000629 02                    3197 	.sleb128	2
      00062A 01                    3198 	.db	1
      00062B 09                    3199 	.db	9
      00062C 00 09                 3200 	.dw	Sstm8s_tim2$TIM2_CCxCmd$243-Sstm8s_tim2$TIM2_CCxCmd$242
      00062E 03                    3201 	.db	3
      00062F 04                    3202 	.sleb128	4
      000630 01                    3203 	.db	1
      000631 09                    3204 	.db	9
      000632 00 09                 3205 	.dw	Sstm8s_tim2$TIM2_CCxCmd$244-Sstm8s_tim2$TIM2_CCxCmd$243
      000634 03                    3206 	.db	3
      000635 06                    3207 	.sleb128	6
      000636 01                    3208 	.db	1
      000637 09                    3209 	.db	9
      000638 00 04                 3210 	.dw	Sstm8s_tim2$TIM2_CCxCmd$245-Sstm8s_tim2$TIM2_CCxCmd$244
      00063A 03                    3211 	.db	3
      00063B 02                    3212 	.sleb128	2
      00063C 01                    3213 	.db	1
      00063D 09                    3214 	.db	9
      00063E 00 06                 3215 	.dw	Sstm8s_tim2$TIM2_CCxCmd$246-Sstm8s_tim2$TIM2_CCxCmd$245
      000640 03                    3216 	.db	3
      000641 04                    3217 	.sleb128	4
      000642 01                    3218 	.db	1
      000643 09                    3219 	.db	9
      000644 00 04                 3220 	.dw	Sstm8s_tim2$TIM2_CCxCmd$247-Sstm8s_tim2$TIM2_CCxCmd$246
      000646 03                    3221 	.db	3
      000647 03                    3222 	.sleb128	3
      000648 01                    3223 	.db	1
      000649 09                    3224 	.db	9
      00064A 00 07                 3225 	.dw	7+Sstm8s_tim2$TIM2_CCxCmd$248-Sstm8s_tim2$TIM2_CCxCmd$247
      00064C 00                    3226 	.db	0
      00064D 01                    3227 	.uleb128	1
      00064E 01                    3228 	.db	1
      00064F 00                    3229 	.db	0
      000650 05                    3230 	.uleb128	5
      000651 02                    3231 	.db	2
      000652 00 00r05r30           3232 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$250)
      000656 03                    3233 	.db	3
      000657 A9 06                 3234 	.sleb128	809
      000659 01                    3235 	.db	1
      00065A 09                    3236 	.db	9
      00065B 00 0C                 3237 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$252-Sstm8s_tim2$TIM2_SelectOCxM$250
      00065D 03                    3238 	.db	3
      00065E 06                    3239 	.sleb128	6
      00065F 01                    3240 	.db	1
      000660 09                    3241 	.db	9
      000661 00 04                 3242 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$253-Sstm8s_tim2$TIM2_SelectOCxM$252
      000663 03                    3243 	.db	3
      000664 03                    3244 	.sleb128	3
      000665 01                    3245 	.db	1
      000666 09                    3246 	.db	9
      000667 00 04                 3247 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$254-Sstm8s_tim2$TIM2_SelectOCxM$253
      000669 03                    3248 	.db	3
      00066A 03                    3249 	.sleb128	3
      00066B 01                    3250 	.db	1
      00066C 09                    3251 	.db	9
      00066D 00 06                 3252 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$255-Sstm8s_tim2$TIM2_SelectOCxM$254
      00066F 03                    3253 	.db	3
      000670 01                    3254 	.sleb128	1
      000671 01                    3255 	.db	1
      000672 09                    3256 	.db	9
      000673 00 08                 3257 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$256-Sstm8s_tim2$TIM2_SelectOCxM$255
      000675 03                    3258 	.db	3
      000676 02                    3259 	.sleb128	2
      000677 01                    3260 	.db	1
      000678 09                    3261 	.db	9
      000679 00 06                 3262 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$257-Sstm8s_tim2$TIM2_SelectOCxM$256
      00067B 03                    3263 	.db	3
      00067C 03                    3264 	.sleb128	3
      00067D 01                    3265 	.db	1
      00067E 09                    3266 	.db	9
      00067F 00 07                 3267 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$258-Sstm8s_tim2$TIM2_SelectOCxM$257
      000681 03                    3268 	.db	3
      000682 03                    3269 	.sleb128	3
      000683 01                    3270 	.db	1
      000684 09                    3271 	.db	9
      000685 00 06                 3272 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$259-Sstm8s_tim2$TIM2_SelectOCxM$258
      000687 03                    3273 	.db	3
      000688 01                    3274 	.sleb128	1
      000689 01                    3275 	.db	1
      00068A 09                    3276 	.db	9
      00068B 00 08                 3277 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$260-Sstm8s_tim2$TIM2_SelectOCxM$259
      00068D 03                    3278 	.db	3
      00068E 05                    3279 	.sleb128	5
      00068F 01                    3280 	.db	1
      000690 09                    3281 	.db	9
      000691 00 04                 3282 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$261-Sstm8s_tim2$TIM2_SelectOCxM$260
      000693 03                    3283 	.db	3
      000694 03                    3284 	.sleb128	3
      000695 01                    3285 	.db	1
      000696 09                    3286 	.db	9
      000697 00 06                 3287 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$262-Sstm8s_tim2$TIM2_SelectOCxM$261
      000699 03                    3288 	.db	3
      00069A 01                    3289 	.sleb128	1
      00069B 01                    3290 	.db	1
      00069C 09                    3291 	.db	9
      00069D 00 06                 3292 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$263-Sstm8s_tim2$TIM2_SelectOCxM$262
      00069F 03                    3293 	.db	3
      0006A0 02                    3294 	.sleb128	2
      0006A1 01                    3295 	.db	1
      0006A2 09                    3296 	.db	9
      0006A3 00 07                 3297 	.dw	7+Sstm8s_tim2$TIM2_SelectOCxM$264-Sstm8s_tim2$TIM2_SelectOCxM$263
      0006A5 00                    3298 	.db	0
      0006A6 01                    3299 	.uleb128	1
      0006A7 01                    3300 	.db	1
      0006A8 00                    3301 	.db	0
      0006A9 05                    3302 	.uleb128	5
      0006AA 02                    3303 	.db	2
      0006AB 00 00r05r84           3304 	.dw	0,(Sstm8s_tim2$TIM2_SetCounter$266)
      0006AF 03                    3305 	.db	3
      0006B0 D2 06                 3306 	.sleb128	850
      0006B2 01                    3307 	.db	1
      0006B3 09                    3308 	.db	9
      0006B4 00 0E                 3309 	.dw	Sstm8s_tim2$TIM2_SetCounter$268-Sstm8s_tim2$TIM2_SetCounter$266
      0006B6 03                    3310 	.db	3
      0006B7 03                    3311 	.sleb128	3
      0006B8 01                    3312 	.db	1
      0006B9 09                    3313 	.db	9
      0006BA 00 08                 3314 	.dw	Sstm8s_tim2$TIM2_SetCounter$269-Sstm8s_tim2$TIM2_SetCounter$268
      0006BC 03                    3315 	.db	3
      0006BD 01                    3316 	.sleb128	1
      0006BE 01                    3317 	.db	1
      0006BF 09                    3318 	.db	9
      0006C0 00 06                 3319 	.dw	Sstm8s_tim2$TIM2_SetCounter$270-Sstm8s_tim2$TIM2_SetCounter$269
      0006C2 03                    3320 	.db	3
      0006C3 01                    3321 	.sleb128	1
      0006C4 01                    3322 	.db	1
      0006C5 09                    3323 	.db	9
      0006C6 00 09                 3324 	.dw	7+Sstm8s_tim2$TIM2_SetCounter$271-Sstm8s_tim2$TIM2_SetCounter$270
      0006C8 00                    3325 	.db	0
      0006C9 01                    3326 	.uleb128	1
      0006CA 01                    3327 	.db	1
      0006CB 00                    3328 	.db	0
      0006CC 05                    3329 	.uleb128	5
      0006CD 02                    3330 	.db	2
      0006CE 00 00r05rA9           3331 	.dw	0,(Sstm8s_tim2$TIM2_SetAutoreload$273)
      0006D2 03                    3332 	.db	3
      0006D3 DF 06                 3333 	.sleb128	863
      0006D5 01                    3334 	.db	1
      0006D6 09                    3335 	.db	9
      0006D7 00 0E                 3336 	.dw	Sstm8s_tim2$TIM2_SetAutoreload$275-Sstm8s_tim2$TIM2_SetAutoreload$273
      0006D9 03                    3337 	.db	3
      0006DA 03                    3338 	.sleb128	3
      0006DB 01                    3339 	.db	1
      0006DC 09                    3340 	.db	9
      0006DD 00 08                 3341 	.dw	Sstm8s_tim2$TIM2_SetAutoreload$276-Sstm8s_tim2$TIM2_SetAutoreload$275
      0006DF 03                    3342 	.db	3
      0006E0 01                    3343 	.sleb128	1
      0006E1 01                    3344 	.db	1
      0006E2 09                    3345 	.db	9
      0006E3 00 06                 3346 	.dw	Sstm8s_tim2$TIM2_SetAutoreload$277-Sstm8s_tim2$TIM2_SetAutoreload$276
      0006E5 03                    3347 	.db	3
      0006E6 01                    3348 	.sleb128	1
      0006E7 01                    3349 	.db	1
      0006E8 09                    3350 	.db	9
      0006E9 00 09                 3351 	.dw	7+Sstm8s_tim2$TIM2_SetAutoreload$278-Sstm8s_tim2$TIM2_SetAutoreload$277
      0006EB 00                    3352 	.db	0
      0006EC 01                    3353 	.uleb128	1
      0006ED 01                    3354 	.db	1
      0006EE 00                    3355 	.db	0
      0006EF 05                    3356 	.uleb128	5
      0006F0 02                    3357 	.db	2
      0006F1 00 00r05rCE           3358 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare1$280)
      0006F5 03                    3359 	.db	3
      0006F6 EC 06                 3360 	.sleb128	876
      0006F8 01                    3361 	.db	1
      0006F9 09                    3362 	.db	9
      0006FA 00 0E                 3363 	.dw	Sstm8s_tim2$TIM2_SetCompare1$282-Sstm8s_tim2$TIM2_SetCompare1$280
      0006FC 03                    3364 	.db	3
      0006FD 03                    3365 	.sleb128	3
      0006FE 01                    3366 	.db	1
      0006FF 09                    3367 	.db	9
      000700 00 08                 3368 	.dw	Sstm8s_tim2$TIM2_SetCompare1$283-Sstm8s_tim2$TIM2_SetCompare1$282
      000702 03                    3369 	.db	3
      000703 01                    3370 	.sleb128	1
      000704 01                    3371 	.db	1
      000705 09                    3372 	.db	9
      000706 00 06                 3373 	.dw	Sstm8s_tim2$TIM2_SetCompare1$284-Sstm8s_tim2$TIM2_SetCompare1$283
      000708 03                    3374 	.db	3
      000709 01                    3375 	.sleb128	1
      00070A 01                    3376 	.db	1
      00070B 09                    3377 	.db	9
      00070C 00 09                 3378 	.dw	7+Sstm8s_tim2$TIM2_SetCompare1$285-Sstm8s_tim2$TIM2_SetCompare1$284
      00070E 00                    3379 	.db	0
      00070F 01                    3380 	.uleb128	1
      000710 01                    3381 	.db	1
      000711 00                    3382 	.db	0
      000712 05                    3383 	.uleb128	5
      000713 02                    3384 	.db	2
      000714 00 00r05rF3           3385 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare2$287)
      000718 03                    3386 	.db	3
      000719 F9 06                 3387 	.sleb128	889
      00071B 01                    3388 	.db	1
      00071C 09                    3389 	.db	9
      00071D 00 0E                 3390 	.dw	Sstm8s_tim2$TIM2_SetCompare2$289-Sstm8s_tim2$TIM2_SetCompare2$287
      00071F 03                    3391 	.db	3
      000720 03                    3392 	.sleb128	3
      000721 01                    3393 	.db	1
      000722 09                    3394 	.db	9
      000723 00 08                 3395 	.dw	Sstm8s_tim2$TIM2_SetCompare2$290-Sstm8s_tim2$TIM2_SetCompare2$289
      000725 03                    3396 	.db	3
      000726 01                    3397 	.sleb128	1
      000727 01                    3398 	.db	1
      000728 09                    3399 	.db	9
      000729 00 06                 3400 	.dw	Sstm8s_tim2$TIM2_SetCompare2$291-Sstm8s_tim2$TIM2_SetCompare2$290
      00072B 03                    3401 	.db	3
      00072C 01                    3402 	.sleb128	1
      00072D 01                    3403 	.db	1
      00072E 09                    3404 	.db	9
      00072F 00 09                 3405 	.dw	7+Sstm8s_tim2$TIM2_SetCompare2$292-Sstm8s_tim2$TIM2_SetCompare2$291
      000731 00                    3406 	.db	0
      000732 01                    3407 	.uleb128	1
      000733 01                    3408 	.db	1
      000734 00                    3409 	.db	0
      000735 05                    3410 	.uleb128	5
      000736 02                    3411 	.db	2
      000737 00 00r06r18           3412 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare3$294)
      00073B 03                    3413 	.db	3
      00073C 86 07                 3414 	.sleb128	902
      00073E 01                    3415 	.db	1
      00073F 09                    3416 	.db	9
      000740 00 0E                 3417 	.dw	Sstm8s_tim2$TIM2_SetCompare3$296-Sstm8s_tim2$TIM2_SetCompare3$294
      000742 03                    3418 	.db	3
      000743 03                    3419 	.sleb128	3
      000744 01                    3420 	.db	1
      000745 09                    3421 	.db	9
      000746 00 08                 3422 	.dw	Sstm8s_tim2$TIM2_SetCompare3$297-Sstm8s_tim2$TIM2_SetCompare3$296
      000748 03                    3423 	.db	3
      000749 01                    3424 	.sleb128	1
      00074A 01                    3425 	.db	1
      00074B 09                    3426 	.db	9
      00074C 00 06                 3427 	.dw	Sstm8s_tim2$TIM2_SetCompare3$298-Sstm8s_tim2$TIM2_SetCompare3$297
      00074E 03                    3428 	.db	3
      00074F 01                    3429 	.sleb128	1
      000750 01                    3430 	.db	1
      000751 09                    3431 	.db	9
      000752 00 09                 3432 	.dw	7+Sstm8s_tim2$TIM2_SetCompare3$299-Sstm8s_tim2$TIM2_SetCompare3$298
      000754 00                    3433 	.db	0
      000755 01                    3434 	.uleb128	1
      000756 01                    3435 	.db	1
      000757 00                    3436 	.db	0
      000758 05                    3437 	.uleb128	5
      000759 02                    3438 	.db	2
      00075A 00 00r06r3D           3439 	.dw	0,(Sstm8s_tim2$TIM2_SetIC1Prescaler$301)
      00075E 03                    3440 	.db	3
      00075F 97 07                 3441 	.sleb128	919
      000761 01                    3442 	.db	1
      000762 09                    3443 	.db	9
      000763 00 0C                 3444 	.dw	Sstm8s_tim2$TIM2_SetIC1Prescaler$303-Sstm8s_tim2$TIM2_SetIC1Prescaler$301
      000765 03                    3445 	.db	3
      000766 06                    3446 	.sleb128	6
      000767 01                    3447 	.db	1
      000768 09                    3448 	.db	9
      000769 00 06                 3449 	.dw	Sstm8s_tim2$TIM2_SetIC1Prescaler$304-Sstm8s_tim2$TIM2_SetIC1Prescaler$303
      00076B 03                    3450 	.db	3
      00076C 01                    3451 	.sleb128	1
      00076D 01                    3452 	.db	1
      00076E 09                    3453 	.db	9
      00076F 00 06                 3454 	.dw	Sstm8s_tim2$TIM2_SetIC1Prescaler$305-Sstm8s_tim2$TIM2_SetIC1Prescaler$304
      000771 03                    3455 	.db	3
      000772 01                    3456 	.sleb128	1
      000773 01                    3457 	.db	1
      000774 09                    3458 	.db	9
      000775 00 07                 3459 	.dw	7+Sstm8s_tim2$TIM2_SetIC1Prescaler$306-Sstm8s_tim2$TIM2_SetIC1Prescaler$305
      000777 00                    3460 	.db	0
      000778 01                    3461 	.uleb128	1
      000779 01                    3462 	.db	1
      00077A 00                    3463 	.db	0
      00077B 05                    3464 	.uleb128	5
      00077C 02                    3465 	.db	2
      00077D 00 00r06r5C           3466 	.dw	0,(Sstm8s_tim2$TIM2_SetIC2Prescaler$308)
      000781 03                    3467 	.db	3
      000782 AB 07                 3468 	.sleb128	939
      000784 01                    3469 	.db	1
      000785 09                    3470 	.db	9
      000786 00 0C                 3471 	.dw	Sstm8s_tim2$TIM2_SetIC2Prescaler$310-Sstm8s_tim2$TIM2_SetIC2Prescaler$308
      000788 03                    3472 	.db	3
      000789 06                    3473 	.sleb128	6
      00078A 01                    3474 	.db	1
      00078B 09                    3475 	.db	9
      00078C 00 06                 3476 	.dw	Sstm8s_tim2$TIM2_SetIC2Prescaler$311-Sstm8s_tim2$TIM2_SetIC2Prescaler$310
      00078E 03                    3477 	.db	3
      00078F 01                    3478 	.sleb128	1
      000790 01                    3479 	.db	1
      000791 09                    3480 	.db	9
      000792 00 06                 3481 	.dw	Sstm8s_tim2$TIM2_SetIC2Prescaler$312-Sstm8s_tim2$TIM2_SetIC2Prescaler$311
      000794 03                    3482 	.db	3
      000795 01                    3483 	.sleb128	1
      000796 01                    3484 	.db	1
      000797 09                    3485 	.db	9
      000798 00 07                 3486 	.dw	7+Sstm8s_tim2$TIM2_SetIC2Prescaler$313-Sstm8s_tim2$TIM2_SetIC2Prescaler$312
      00079A 00                    3487 	.db	0
      00079B 01                    3488 	.uleb128	1
      00079C 01                    3489 	.db	1
      00079D 00                    3490 	.db	0
      00079E 05                    3491 	.uleb128	5
      00079F 02                    3492 	.db	2
      0007A0 00 00r06r7B           3493 	.dw	0,(Sstm8s_tim2$TIM2_SetIC3Prescaler$315)
      0007A4 03                    3494 	.db	3
      0007A5 BF 07                 3495 	.sleb128	959
      0007A7 01                    3496 	.db	1
      0007A8 09                    3497 	.db	9
      0007A9 00 0C                 3498 	.dw	Sstm8s_tim2$TIM2_SetIC3Prescaler$317-Sstm8s_tim2$TIM2_SetIC3Prescaler$315
      0007AB 03                    3499 	.db	3
      0007AC 06                    3500 	.sleb128	6
      0007AD 01                    3501 	.db	1
      0007AE 09                    3502 	.db	9
      0007AF 00 06                 3503 	.dw	Sstm8s_tim2$TIM2_SetIC3Prescaler$318-Sstm8s_tim2$TIM2_SetIC3Prescaler$317
      0007B1 03                    3504 	.db	3
      0007B2 01                    3505 	.sleb128	1
      0007B3 01                    3506 	.db	1
      0007B4 09                    3507 	.db	9
      0007B5 00 06                 3508 	.dw	Sstm8s_tim2$TIM2_SetIC3Prescaler$319-Sstm8s_tim2$TIM2_SetIC3Prescaler$318
      0007B7 03                    3509 	.db	3
      0007B8 01                    3510 	.sleb128	1
      0007B9 01                    3511 	.db	1
      0007BA 09                    3512 	.db	9
      0007BB 00 07                 3513 	.dw	7+Sstm8s_tim2$TIM2_SetIC3Prescaler$320-Sstm8s_tim2$TIM2_SetIC3Prescaler$319
      0007BD 00                    3514 	.db	0
      0007BE 01                    3515 	.uleb128	1
      0007BF 01                    3516 	.db	1
      0007C0 00                    3517 	.db	0
      0007C1 05                    3518 	.uleb128	5
      0007C2 02                    3519 	.db	2
      0007C3 00 00r06r9A           3520 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$322)
      0007C7 03                    3521 	.db	3
      0007C8 CE 07                 3522 	.sleb128	974
      0007CA 01                    3523 	.db	1
      0007CB 09                    3524 	.db	9
      0007CC 00 0E                 3525 	.dw	Sstm8s_tim2$TIM2_GetCapture1$324-Sstm8s_tim2$TIM2_GetCapture1$322
      0007CE 03                    3526 	.db	3
      0007CF 06                    3527 	.sleb128	6
      0007D0 01                    3528 	.db	1
      0007D1 09                    3529 	.db	9
      0007D2 00 06                 3530 	.dw	Sstm8s_tim2$TIM2_GetCapture1$325-Sstm8s_tim2$TIM2_GetCapture1$324
      0007D4 03                    3531 	.db	3
      0007D5 01                    3532 	.sleb128	1
      0007D6 01                    3533 	.db	1
      0007D7 09                    3534 	.db	9
      0007D8 00 04                 3535 	.dw	Sstm8s_tim2$TIM2_GetCapture1$326-Sstm8s_tim2$TIM2_GetCapture1$325
      0007DA 03                    3536 	.db	3
      0007DB 02                    3537 	.sleb128	2
      0007DC 01                    3538 	.db	1
      0007DD 09                    3539 	.db	9
      0007DE 00 02                 3540 	.dw	Sstm8s_tim2$TIM2_GetCapture1$327-Sstm8s_tim2$TIM2_GetCapture1$326
      0007E0 03                    3541 	.db	3
      0007E1 01                    3542 	.sleb128	1
      0007E2 01                    3543 	.db	1
      0007E3 09                    3544 	.db	9
      0007E4 00 0D                 3545 	.dw	Sstm8s_tim2$TIM2_GetCapture1$328-Sstm8s_tim2$TIM2_GetCapture1$327
      0007E6 03                    3546 	.db	3
      0007E7 02                    3547 	.sleb128	2
      0007E8 01                    3548 	.db	1
      0007E9 09                    3549 	.db	9
      0007EA 00 00                 3550 	.dw	Sstm8s_tim2$TIM2_GetCapture1$329-Sstm8s_tim2$TIM2_GetCapture1$328
      0007EC 03                    3551 	.db	3
      0007ED 01                    3552 	.sleb128	1
      0007EE 01                    3553 	.db	1
      0007EF 09                    3554 	.db	9
      0007F0 00 09                 3555 	.dw	7+Sstm8s_tim2$TIM2_GetCapture1$330-Sstm8s_tim2$TIM2_GetCapture1$329
      0007F2 00                    3556 	.db	0
      0007F3 01                    3557 	.uleb128	1
      0007F4 01                    3558 	.db	1
      0007F5 00                    3559 	.db	0
      0007F6 05                    3560 	.uleb128	5
      0007F7 02                    3561 	.db	2
      0007F8 00 00r06rCA           3562 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$332)
      0007FC 03                    3563 	.db	3
      0007FD E2 07                 3564 	.sleb128	994
      0007FF 01                    3565 	.db	1
      000800 09                    3566 	.db	9
      000801 00 0E                 3567 	.dw	Sstm8s_tim2$TIM2_GetCapture2$334-Sstm8s_tim2$TIM2_GetCapture2$332
      000803 03                    3568 	.db	3
      000804 06                    3569 	.sleb128	6
      000805 01                    3570 	.db	1
      000806 09                    3571 	.db	9
      000807 00 06                 3572 	.dw	Sstm8s_tim2$TIM2_GetCapture2$335-Sstm8s_tim2$TIM2_GetCapture2$334
      000809 03                    3573 	.db	3
      00080A 01                    3574 	.sleb128	1
      00080B 01                    3575 	.db	1
      00080C 09                    3576 	.db	9
      00080D 00 04                 3577 	.dw	Sstm8s_tim2$TIM2_GetCapture2$336-Sstm8s_tim2$TIM2_GetCapture2$335
      00080F 03                    3578 	.db	3
      000810 02                    3579 	.sleb128	2
      000811 01                    3580 	.db	1
      000812 09                    3581 	.db	9
      000813 00 02                 3582 	.dw	Sstm8s_tim2$TIM2_GetCapture2$337-Sstm8s_tim2$TIM2_GetCapture2$336
      000815 03                    3583 	.db	3
      000816 01                    3584 	.sleb128	1
      000817 01                    3585 	.db	1
      000818 09                    3586 	.db	9
      000819 00 0D                 3587 	.dw	Sstm8s_tim2$TIM2_GetCapture2$338-Sstm8s_tim2$TIM2_GetCapture2$337
      00081B 03                    3588 	.db	3
      00081C 02                    3589 	.sleb128	2
      00081D 01                    3590 	.db	1
      00081E 09                    3591 	.db	9
      00081F 00 00                 3592 	.dw	Sstm8s_tim2$TIM2_GetCapture2$339-Sstm8s_tim2$TIM2_GetCapture2$338
      000821 03                    3593 	.db	3
      000822 01                    3594 	.sleb128	1
      000823 01                    3595 	.db	1
      000824 09                    3596 	.db	9
      000825 00 09                 3597 	.dw	7+Sstm8s_tim2$TIM2_GetCapture2$340-Sstm8s_tim2$TIM2_GetCapture2$339
      000827 00                    3598 	.db	0
      000828 01                    3599 	.uleb128	1
      000829 01                    3600 	.db	1
      00082A 00                    3601 	.db	0
      00082B 05                    3602 	.uleb128	5
      00082C 02                    3603 	.db	2
      00082D 00 00r06rFA           3604 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$342)
      000831 03                    3605 	.db	3
      000832 F6 07                 3606 	.sleb128	1014
      000834 01                    3607 	.db	1
      000835 09                    3608 	.db	9
      000836 00 0E                 3609 	.dw	Sstm8s_tim2$TIM2_GetCapture3$344-Sstm8s_tim2$TIM2_GetCapture3$342
      000838 03                    3610 	.db	3
      000839 06                    3611 	.sleb128	6
      00083A 01                    3612 	.db	1
      00083B 09                    3613 	.db	9
      00083C 00 06                 3614 	.dw	Sstm8s_tim2$TIM2_GetCapture3$345-Sstm8s_tim2$TIM2_GetCapture3$344
      00083E 03                    3615 	.db	3
      00083F 01                    3616 	.sleb128	1
      000840 01                    3617 	.db	1
      000841 09                    3618 	.db	9
      000842 00 04                 3619 	.dw	Sstm8s_tim2$TIM2_GetCapture3$346-Sstm8s_tim2$TIM2_GetCapture3$345
      000844 03                    3620 	.db	3
      000845 02                    3621 	.sleb128	2
      000846 01                    3622 	.db	1
      000847 09                    3623 	.db	9
      000848 00 02                 3624 	.dw	Sstm8s_tim2$TIM2_GetCapture3$347-Sstm8s_tim2$TIM2_GetCapture3$346
      00084A 03                    3625 	.db	3
      00084B 01                    3626 	.sleb128	1
      00084C 01                    3627 	.db	1
      00084D 09                    3628 	.db	9
      00084E 00 0D                 3629 	.dw	Sstm8s_tim2$TIM2_GetCapture3$348-Sstm8s_tim2$TIM2_GetCapture3$347
      000850 03                    3630 	.db	3
      000851 02                    3631 	.sleb128	2
      000852 01                    3632 	.db	1
      000853 09                    3633 	.db	9
      000854 00 00                 3634 	.dw	Sstm8s_tim2$TIM2_GetCapture3$349-Sstm8s_tim2$TIM2_GetCapture3$348
      000856 03                    3635 	.db	3
      000857 01                    3636 	.sleb128	1
      000858 01                    3637 	.db	1
      000859 09                    3638 	.db	9
      00085A 00 09                 3639 	.dw	7+Sstm8s_tim2$TIM2_GetCapture3$350-Sstm8s_tim2$TIM2_GetCapture3$349
      00085C 00                    3640 	.db	0
      00085D 01                    3641 	.uleb128	1
      00085E 01                    3642 	.db	1
      00085F 00                    3643 	.db	0
      000860 05                    3644 	.uleb128	5
      000861 02                    3645 	.db	2
      000862 00 00r07r2A           3646 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$352)
      000866 03                    3647 	.db	3
      000867 8A 08                 3648 	.sleb128	1034
      000869 01                    3649 	.db	1
      00086A 09                    3650 	.db	9
      00086B 00 0E                 3651 	.dw	Sstm8s_tim2$TIM2_GetCounter$354-Sstm8s_tim2$TIM2_GetCounter$352
      00086D 03                    3652 	.db	3
      00086E 04                    3653 	.sleb128	4
      00086F 01                    3654 	.db	1
      000870 09                    3655 	.db	9
      000871 00 09                 3656 	.dw	Sstm8s_tim2$TIM2_GetCounter$355-Sstm8s_tim2$TIM2_GetCounter$354
      000873 03                    3657 	.db	3
      000874 02                    3658 	.sleb128	2
      000875 01                    3659 	.db	1
      000876 09                    3660 	.db	9
      000877 00 0E                 3661 	.dw	Sstm8s_tim2$TIM2_GetCounter$356-Sstm8s_tim2$TIM2_GetCounter$355
      000879 03                    3662 	.db	3
      00087A 01                    3663 	.sleb128	1
      00087B 01                    3664 	.db	1
      00087C 09                    3665 	.db	9
      00087D 00 09                 3666 	.dw	7+Sstm8s_tim2$TIM2_GetCounter$357-Sstm8s_tim2$TIM2_GetCounter$356
      00087F 00                    3667 	.db	0
      000880 01                    3668 	.uleb128	1
      000881 01                    3669 	.db	1
      000882 00                    3670 	.db	0
      000883 05                    3671 	.uleb128	5
      000884 02                    3672 	.db	2
      000885 00 00r07r58           3673 	.dw	0,(Sstm8s_tim2$TIM2_GetPrescaler$359)
      000889 03                    3674 	.db	3
      00088A 98 08                 3675 	.sleb128	1048
      00088C 01                    3676 	.db	1
      00088D 09                    3677 	.db	9
      00088E 00 0C                 3678 	.dw	Sstm8s_tim2$TIM2_GetPrescaler$361-Sstm8s_tim2$TIM2_GetPrescaler$359
      000890 03                    3679 	.db	3
      000891 03                    3680 	.sleb128	3
      000892 01                    3681 	.db	1
      000893 09                    3682 	.db	9
      000894 00 04                 3683 	.dw	Sstm8s_tim2$TIM2_GetPrescaler$362-Sstm8s_tim2$TIM2_GetPrescaler$361
      000896 03                    3684 	.db	3
      000897 01                    3685 	.sleb128	1
      000898 01                    3686 	.db	1
      000899 09                    3687 	.db	9
      00089A 00 07                 3688 	.dw	7+Sstm8s_tim2$TIM2_GetPrescaler$363-Sstm8s_tim2$TIM2_GetPrescaler$362
      00089C 00                    3689 	.db	0
      00089D 01                    3690 	.uleb128	1
      00089E 01                    3691 	.db	1
      00089F 00                    3692 	.db	0
      0008A0 05                    3693 	.uleb128	5
      0008A1 02                    3694 	.db	2
      0008A2 00 00r07r6F           3695 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$365)
      0008A6 03                    3696 	.db	3
      0008A7 AB 08                 3697 	.sleb128	1067
      0008A9 01                    3698 	.db	1
      0008AA 09                    3699 	.db	9
      0008AB 00 0E                 3700 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$367-Sstm8s_tim2$TIM2_GetFlagStatus$365
      0008AD 03                    3701 	.db	3
      0008AE 08                    3702 	.sleb128	8
      0008AF 01                    3703 	.db	1
      0008B0 09                    3704 	.db	9
      0008B1 00 0C                 3705 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$368-Sstm8s_tim2$TIM2_GetFlagStatus$367
      0008B3 03                    3706 	.db	3
      0008B4 01                    3707 	.sleb128	1
      0008B5 01                    3708 	.db	1
      0008B6 09                    3709 	.db	9
      0008B7 00 06                 3710 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$369-Sstm8s_tim2$TIM2_GetFlagStatus$368
      0008B9 03                    3711 	.db	3
      0008BA 02                    3712 	.sleb128	2
      0008BB 01                    3713 	.db	1
      0008BC 09                    3714 	.db	9
      0008BD 00 0B                 3715 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$370-Sstm8s_tim2$TIM2_GetFlagStatus$369
      0008BF 03                    3716 	.db	3
      0008C0 02                    3717 	.sleb128	2
      0008C1 01                    3718 	.db	1
      0008C2 09                    3719 	.db	9
      0008C3 00 04                 3720 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$371-Sstm8s_tim2$TIM2_GetFlagStatus$370
      0008C5 03                    3721 	.db	3
      0008C6 04                    3722 	.sleb128	4
      0008C7 01                    3723 	.db	1
      0008C8 09                    3724 	.db	9
      0008C9 00 01                 3725 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$372-Sstm8s_tim2$TIM2_GetFlagStatus$371
      0008CB 03                    3726 	.db	3
      0008CC 02                    3727 	.sleb128	2
      0008CD 01                    3728 	.db	1
      0008CE 09                    3729 	.db	9
      0008CF 00 00                 3730 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$373-Sstm8s_tim2$TIM2_GetFlagStatus$372
      0008D1 03                    3731 	.db	3
      0008D2 01                    3732 	.sleb128	1
      0008D3 01                    3733 	.db	1
      0008D4 09                    3734 	.db	9
      0008D5 00 09                 3735 	.dw	7+Sstm8s_tim2$TIM2_GetFlagStatus$374-Sstm8s_tim2$TIM2_GetFlagStatus$373
      0008D7 00                    3736 	.db	0
      0008D8 01                    3737 	.uleb128	1
      0008D9 01                    3738 	.db	1
      0008DA 00                    3739 	.db	0
      0008DB 05                    3740 	.uleb128	5
      0008DC 02                    3741 	.db	2
      0008DD 00 00r07rA8           3742 	.dw	0,(Sstm8s_tim2$TIM2_ClearFlag$376)
      0008E1 03                    3743 	.db	3
      0008E2 CE 08                 3744 	.sleb128	1102
      0008E4 01                    3745 	.db	1
      0008E5 09                    3746 	.db	9
      0008E6 00 0E                 3747 	.dw	Sstm8s_tim2$TIM2_ClearFlag$378-Sstm8s_tim2$TIM2_ClearFlag$376
      0008E8 03                    3748 	.db	3
      0008E9 06                    3749 	.sleb128	6
      0008EA 01                    3750 	.db	1
      0008EB 09                    3751 	.db	9
      0008EC 00 07                 3752 	.dw	Sstm8s_tim2$TIM2_ClearFlag$379-Sstm8s_tim2$TIM2_ClearFlag$378
      0008EE 03                    3753 	.db	3
      0008EF 02                    3754 	.sleb128	2
      0008F0 01                    3755 	.db	1
      0008F1 09                    3756 	.db	9
      0008F2 00 09                 3757 	.dw	Sstm8s_tim2$TIM2_ClearFlag$380-Sstm8s_tim2$TIM2_ClearFlag$379
      0008F4 03                    3758 	.db	3
      0008F5 01                    3759 	.sleb128	1
      0008F6 01                    3760 	.db	1
      0008F7 09                    3761 	.db	9
      0008F8 00 09                 3762 	.dw	7+Sstm8s_tim2$TIM2_ClearFlag$381-Sstm8s_tim2$TIM2_ClearFlag$380
      0008FA 00                    3763 	.db	0
      0008FB 01                    3764 	.uleb128	1
      0008FC 01                    3765 	.db	1
      0008FD 00                    3766 	.db	0
      0008FE 05                    3767 	.uleb128	5
      0008FF 02                    3768 	.db	2
      000900 00 00r07rCF           3769 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$383)
      000904 03                    3770 	.db	3
      000905 E3 08                 3771 	.sleb128	1123
      000907 01                    3772 	.db	1
      000908 09                    3773 	.db	9
      000909 00 0D                 3774 	.dw	Sstm8s_tim2$TIM2_GetITStatus$385-Sstm8s_tim2$TIM2_GetITStatus$383
      00090B 03                    3775 	.db	3
      00090C 08                    3776 	.sleb128	8
      00090D 01                    3777 	.db	1
      00090E 09                    3778 	.db	9
      00090F 00 08                 3779 	.dw	Sstm8s_tim2$TIM2_GetITStatus$386-Sstm8s_tim2$TIM2_GetITStatus$385
      000911 03                    3780 	.db	3
      000912 02                    3781 	.sleb128	2
      000913 01                    3782 	.db	1
      000914 09                    3783 	.db	9
      000915 00 06                 3784 	.dw	Sstm8s_tim2$TIM2_GetITStatus$387-Sstm8s_tim2$TIM2_GetITStatus$386
      000917 03                    3785 	.db	3
      000918 02                    3786 	.sleb128	2
      000919 01                    3787 	.db	1
      00091A 09                    3788 	.db	9
      00091B 00 07                 3789 	.dw	Sstm8s_tim2$TIM2_GetITStatus$388-Sstm8s_tim2$TIM2_GetITStatus$387
      00091D 03                    3790 	.db	3
      00091E 02                    3791 	.sleb128	2
      00091F 01                    3792 	.db	1
      000920 09                    3793 	.db	9
      000921 00 04                 3794 	.dw	Sstm8s_tim2$TIM2_GetITStatus$389-Sstm8s_tim2$TIM2_GetITStatus$388
      000923 03                    3795 	.db	3
      000924 04                    3796 	.sleb128	4
      000925 01                    3797 	.db	1
      000926 09                    3798 	.db	9
      000927 00 01                 3799 	.dw	Sstm8s_tim2$TIM2_GetITStatus$390-Sstm8s_tim2$TIM2_GetITStatus$389
      000929 03                    3800 	.db	3
      00092A 02                    3801 	.sleb128	2
      00092B 01                    3802 	.db	1
      00092C 09                    3803 	.db	9
      00092D 00 00                 3804 	.dw	Sstm8s_tim2$TIM2_GetITStatus$391-Sstm8s_tim2$TIM2_GetITStatus$390
      00092F 03                    3805 	.db	3
      000930 01                    3806 	.sleb128	1
      000931 01                    3807 	.db	1
      000932 09                    3808 	.db	9
      000933 00 09                 3809 	.dw	7+Sstm8s_tim2$TIM2_GetITStatus$392-Sstm8s_tim2$TIM2_GetITStatus$391
      000935 00                    3810 	.db	0
      000936 01                    3811 	.uleb128	1
      000937 01                    3812 	.db	1
      000938 00                    3813 	.db	0
      000939 05                    3814 	.uleb128	5
      00093A 02                    3815 	.db	2
      00093B 00 00r07rFF           3816 	.dw	0,(Sstm8s_tim2$TIM2_ClearITPendingBit$394)
      00093F 03                    3817 	.db	3
      000940 84 09                 3818 	.sleb128	1156
      000942 01                    3819 	.db	1
      000943 09                    3820 	.db	9
      000944 00 0C                 3821 	.dw	Sstm8s_tim2$TIM2_ClearITPendingBit$396-Sstm8s_tim2$TIM2_ClearITPendingBit$394
      000946 03                    3822 	.db	3
      000947 06                    3823 	.sleb128	6
      000948 01                    3824 	.db	1
      000949 09                    3825 	.db	9
      00094A 00 07                 3826 	.dw	Sstm8s_tim2$TIM2_ClearITPendingBit$397-Sstm8s_tim2$TIM2_ClearITPendingBit$396
      00094C 03                    3827 	.db	3
      00094D 01                    3828 	.sleb128	1
      00094E 01                    3829 	.db	1
      00094F 09                    3830 	.db	9
      000950 00 07                 3831 	.dw	7+Sstm8s_tim2$TIM2_ClearITPendingBit$398-Sstm8s_tim2$TIM2_ClearITPendingBit$397
      000952 00                    3832 	.db	0
      000953 01                    3833 	.uleb128	1
      000954 01                    3834 	.db	1
      000955 00                    3835 	.db	0
      000956 05                    3836 	.uleb128	5
      000957 02                    3837 	.db	2
      000958 00 00r08r19           3838 	.dw	0,(Sstm8s_tim2$TI1_Config$400)
      00095C 03                    3839 	.db	3
      00095D 9D 09                 3840 	.sleb128	1181
      00095F 01                    3841 	.db	1
      000960 09                    3842 	.db	9
      000961 00 0D                 3843 	.dw	Sstm8s_tim2$TI1_Config$402-Sstm8s_tim2$TI1_Config$400
      000963 03                    3844 	.db	3
      000964 05                    3845 	.sleb128	5
      000965 01                    3846 	.db	1
      000966 09                    3847 	.db	9
      000967 00 04                 3848 	.dw	Sstm8s_tim2$TI1_Config$403-Sstm8s_tim2$TI1_Config$402
      000969 03                    3849 	.db	3
      00096A 03                    3850 	.sleb128	3
      00096B 01                    3851 	.db	1
      00096C 09                    3852 	.db	9
      00096D 00 08                 3853 	.dw	Sstm8s_tim2$TI1_Config$404-Sstm8s_tim2$TI1_Config$403
      00096F 03                    3854 	.db	3
      000970 01                    3855 	.sleb128	1
      000971 01                    3856 	.db	1
      000972 09                    3857 	.db	9
      000973 00 0D                 3858 	.dw	Sstm8s_tim2$TI1_Config$405-Sstm8s_tim2$TI1_Config$404
      000975 03                    3859 	.db	3
      000976 03                    3860 	.sleb128	3
      000977 01                    3861 	.db	1
      000978 09                    3862 	.db	9
      000979 00 04                 3863 	.dw	Sstm8s_tim2$TI1_Config$406-Sstm8s_tim2$TI1_Config$405
      00097B 03                    3864 	.db	3
      00097C 02                    3865 	.sleb128	2
      00097D 01                    3866 	.db	1
      00097E 09                    3867 	.db	9
      00097F 00 09                 3868 	.dw	Sstm8s_tim2$TI1_Config$407-Sstm8s_tim2$TI1_Config$406
      000981 03                    3869 	.db	3
      000982 04                    3870 	.sleb128	4
      000983 01                    3871 	.db	1
      000984 09                    3872 	.db	9
      000985 00 07                 3873 	.dw	Sstm8s_tim2$TI1_Config$408-Sstm8s_tim2$TI1_Config$407
      000987 03                    3874 	.db	3
      000988 03                    3875 	.sleb128	3
      000989 01                    3876 	.db	1
      00098A 09                    3877 	.db	9
      00098B 00 04                 3878 	.dw	Sstm8s_tim2$TI1_Config$409-Sstm8s_tim2$TI1_Config$408
      00098D 03                    3879 	.db	3
      00098E 01                    3880 	.sleb128	1
      00098F 01                    3881 	.db	1
      000990 09                    3882 	.db	9
      000991 00 08                 3883 	.dw	7+Sstm8s_tim2$TI1_Config$410-Sstm8s_tim2$TI1_Config$409
      000993 00                    3884 	.db	0
      000994 01                    3885 	.uleb128	1
      000995 01                    3886 	.db	1
      000996 00                    3887 	.db	0
      000997 05                    3888 	.uleb128	5
      000998 02                    3889 	.db	2
      000999 00 00r08r5F           3890 	.dw	0,(Sstm8s_tim2$TI2_Config$412)
      00099D 03                    3891 	.db	3
      00099E C5 09                 3892 	.sleb128	1221
      0009A0 01                    3893 	.db	1
      0009A1 09                    3894 	.db	9
      0009A2 00 0D                 3895 	.dw	Sstm8s_tim2$TI2_Config$414-Sstm8s_tim2$TI2_Config$412
      0009A4 03                    3896 	.db	3
      0009A5 05                    3897 	.sleb128	5
      0009A6 01                    3898 	.db	1
      0009A7 09                    3899 	.db	9
      0009A8 00 07                 3900 	.dw	Sstm8s_tim2$TI2_Config$415-Sstm8s_tim2$TI2_Config$414
      0009AA 03                    3901 	.db	3
      0009AB 03                    3902 	.sleb128	3
      0009AC 01                    3903 	.db	1
      0009AD 09                    3904 	.db	9
      0009AE 00 08                 3905 	.dw	Sstm8s_tim2$TI2_Config$416-Sstm8s_tim2$TI2_Config$415
      0009B0 03                    3906 	.db	3
      0009B1 01                    3907 	.sleb128	1
      0009B2 01                    3908 	.db	1
      0009B3 09                    3909 	.db	9
      0009B4 00 0D                 3910 	.dw	Sstm8s_tim2$TI2_Config$417-Sstm8s_tim2$TI2_Config$416
      0009B6 03                    3911 	.db	3
      0009B7 04                    3912 	.sleb128	4
      0009B8 01                    3913 	.db	1
      0009B9 09                    3914 	.db	9
      0009BA 00 04                 3915 	.dw	Sstm8s_tim2$TI2_Config$418-Sstm8s_tim2$TI2_Config$417
      0009BC 03                    3916 	.db	3
      0009BD 02                    3917 	.sleb128	2
      0009BE 01                    3918 	.db	1
      0009BF 09                    3919 	.db	9
      0009C0 00 09                 3920 	.dw	Sstm8s_tim2$TI2_Config$419-Sstm8s_tim2$TI2_Config$418
      0009C2 03                    3921 	.db	3
      0009C3 04                    3922 	.sleb128	4
      0009C4 01                    3923 	.db	1
      0009C5 09                    3924 	.db	9
      0009C6 00 07                 3925 	.dw	Sstm8s_tim2$TI2_Config$420-Sstm8s_tim2$TI2_Config$419
      0009C8 03                    3926 	.db	3
      0009C9 04                    3927 	.sleb128	4
      0009CA 01                    3928 	.db	1
      0009CB 09                    3929 	.db	9
      0009CC 00 07                 3930 	.dw	Sstm8s_tim2$TI2_Config$421-Sstm8s_tim2$TI2_Config$420
      0009CE 03                    3931 	.db	3
      0009CF 01                    3932 	.sleb128	1
      0009D0 01                    3933 	.db	1
      0009D1 09                    3934 	.db	9
      0009D2 00 08                 3935 	.dw	7+Sstm8s_tim2$TI2_Config$422-Sstm8s_tim2$TI2_Config$421
      0009D4 00                    3936 	.db	0
      0009D5 01                    3937 	.uleb128	1
      0009D6 01                    3938 	.db	1
      0009D7 00                    3939 	.db	0
      0009D8 05                    3940 	.uleb128	5
      0009D9 02                    3941 	.db	2
      0009DA 00 00r08rAB           3942 	.dw	0,(Sstm8s_tim2$TI3_Config$424)
      0009DE 03                    3943 	.db	3
      0009DF ED 09                 3944 	.sleb128	1261
      0009E1 01                    3945 	.db	1
      0009E2 09                    3946 	.db	9
      0009E3 00 0D                 3947 	.dw	Sstm8s_tim2$TI3_Config$426-Sstm8s_tim2$TI3_Config$424
      0009E5 03                    3948 	.db	3
      0009E6 04                    3949 	.sleb128	4
      0009E7 01                    3950 	.db	1
      0009E8 09                    3951 	.db	9
      0009E9 00 04                 3952 	.dw	Sstm8s_tim2$TI3_Config$427-Sstm8s_tim2$TI3_Config$426
      0009EB 03                    3953 	.db	3
      0009EC 03                    3954 	.sleb128	3
      0009ED 01                    3955 	.db	1
      0009EE 09                    3956 	.db	9
      0009EF 00 08                 3957 	.dw	Sstm8s_tim2$TI3_Config$428-Sstm8s_tim2$TI3_Config$427
      0009F1 03                    3958 	.db	3
      0009F2 01                    3959 	.sleb128	1
      0009F3 01                    3960 	.db	1
      0009F4 09                    3961 	.db	9
      0009F5 00 0D                 3962 	.dw	Sstm8s_tim2$TI3_Config$429-Sstm8s_tim2$TI3_Config$428
      0009F7 03                    3963 	.db	3
      0009F8 04                    3964 	.sleb128	4
      0009F9 01                    3965 	.db	1
      0009FA 09                    3966 	.db	9
      0009FB 00 04                 3967 	.dw	Sstm8s_tim2$TI3_Config$430-Sstm8s_tim2$TI3_Config$429
      0009FD 03                    3968 	.db	3
      0009FE 02                    3969 	.sleb128	2
      0009FF 01                    3970 	.db	1
      000A00 09                    3971 	.db	9
      000A01 00 09                 3972 	.dw	Sstm8s_tim2$TI3_Config$431-Sstm8s_tim2$TI3_Config$430
      000A03 03                    3973 	.db	3
      000A04 04                    3974 	.sleb128	4
      000A05 01                    3975 	.db	1
      000A06 09                    3976 	.db	9
      000A07 00 07                 3977 	.dw	Sstm8s_tim2$TI3_Config$432-Sstm8s_tim2$TI3_Config$431
      000A09 03                    3978 	.db	3
      000A0A 03                    3979 	.sleb128	3
      000A0B 01                    3980 	.db	1
      000A0C 09                    3981 	.db	9
      000A0D 00 04                 3982 	.dw	Sstm8s_tim2$TI3_Config$433-Sstm8s_tim2$TI3_Config$432
      000A0F 03                    3983 	.db	3
      000A10 01                    3984 	.sleb128	1
      000A11 01                    3985 	.db	1
      000A12 09                    3986 	.db	9
      000A13 00 08                 3987 	.dw	7+Sstm8s_tim2$TI3_Config$434-Sstm8s_tim2$TI3_Config$433
      000A15 00                    3988 	.db	0
      000A16 01                    3989 	.uleb128	1
      000A17 01                    3990 	.db	1
      000A18                       3991 Ldebug_line_end:
                                   3992 
                                   3993 	.area .debug_loc (NOLOAD)
      000000                       3994 Ldebug_loc_start:
      000000 00 00r08rB7           3995 	.dw	0,(Sstm8s_tim2$TI3_Config$425)
      000004 00 00r08rF1           3996 	.dw	0,(Sstm8s_tim2$TI3_Config$435)
      000008 00 02                 3997 	.dw	2
      00000A 8F                    3998 	.db	143
      00000B 01                    3999 	.sleb128	1
      00000C 00 00 00 00           4000 	.dw	0,0
      000010 00 00 00 00           4001 	.dw	0,0
      000014 00 00r08r6B           4002 	.dw	0,(Sstm8s_tim2$TI2_Config$413)
      000018 00 00r08rAB           4003 	.dw	0,(Sstm8s_tim2$TI2_Config$423)
      00001C 00 02                 4004 	.dw	2
      00001E 8F                    4005 	.db	143
      00001F 01                    4006 	.sleb128	1
      000020 00 00 00 00           4007 	.dw	0,0
      000024 00 00 00 00           4008 	.dw	0,0
      000028 00 00r08r25           4009 	.dw	0,(Sstm8s_tim2$TI1_Config$401)
      00002C 00 00r08r5F           4010 	.dw	0,(Sstm8s_tim2$TI1_Config$411)
      000030 00 02                 4011 	.dw	2
      000032 8F                    4012 	.db	143
      000033 01                    4013 	.sleb128	1
      000034 00 00 00 00           4014 	.dw	0,0
      000038 00 00 00 00           4015 	.dw	0,0
      00003C 00 00r08r0B           4016 	.dw	0,(Sstm8s_tim2$TIM2_ClearITPendingBit$395)
      000040 00 00r08r19           4017 	.dw	0,(Sstm8s_tim2$TIM2_ClearITPendingBit$399)
      000044 00 02                 4018 	.dw	2
      000046 8F                    4019 	.db	143
      000047 01                    4020 	.sleb128	1
      000048 00 00 00 00           4021 	.dw	0,0
      00004C 00 00 00 00           4022 	.dw	0,0
      000050 00 00r07rDB           4023 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$384)
      000054 00 00r07rFF           4024 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$393)
      000058 00 02                 4025 	.dw	2
      00005A 8F                    4026 	.db	143
      00005B 01                    4027 	.sleb128	1
      00005C 00 00 00 00           4028 	.dw	0,0
      000060 00 00 00 00           4029 	.dw	0,0
      000064 00 00r07rB4           4030 	.dw	0,(Sstm8s_tim2$TIM2_ClearFlag$377)
      000068 00 00r07rCF           4031 	.dw	0,(Sstm8s_tim2$TIM2_ClearFlag$382)
      00006C 00 02                 4032 	.dw	2
      00006E 8F                    4033 	.db	143
      00006F 01                    4034 	.sleb128	1
      000070 00 00 00 00           4035 	.dw	0,0
      000074 00 00 00 00           4036 	.dw	0,0
      000078 00 00r07r7B           4037 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$366)
      00007C 00 00r07rA8           4038 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$375)
      000080 00 02                 4039 	.dw	2
      000082 8F                    4040 	.db	143
      000083 01                    4041 	.sleb128	1
      000084 00 00 00 00           4042 	.dw	0,0
      000088 00 00 00 00           4043 	.dw	0,0
      00008C 00 00r07r64           4044 	.dw	0,(Sstm8s_tim2$TIM2_GetPrescaler$360)
      000090 00 00r07r6F           4045 	.dw	0,(Sstm8s_tim2$TIM2_GetPrescaler$364)
      000094 00 02                 4046 	.dw	2
      000096 8F                    4047 	.db	143
      000097 01                    4048 	.sleb128	1
      000098 00 00 00 00           4049 	.dw	0,0
      00009C 00 00 00 00           4050 	.dw	0,0
      0000A0 00 00r07r36           4051 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$353)
      0000A4 00 00r07r58           4052 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$358)
      0000A8 00 02                 4053 	.dw	2
      0000AA 8F                    4054 	.db	143
      0000AB 01                    4055 	.sleb128	1
      0000AC 00 00 00 00           4056 	.dw	0,0
      0000B0 00 00 00 00           4057 	.dw	0,0
      0000B4 00 00r07r06           4058 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$343)
      0000B8 00 00r07r2A           4059 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$351)
      0000BC 00 02                 4060 	.dw	2
      0000BE 8F                    4061 	.db	143
      0000BF 01                    4062 	.sleb128	1
      0000C0 00 00 00 00           4063 	.dw	0,0
      0000C4 00 00 00 00           4064 	.dw	0,0
      0000C8 00 00r06rD6           4065 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$333)
      0000CC 00 00r06rFA           4066 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$341)
      0000D0 00 02                 4067 	.dw	2
      0000D2 8F                    4068 	.db	143
      0000D3 01                    4069 	.sleb128	1
      0000D4 00 00 00 00           4070 	.dw	0,0
      0000D8 00 00 00 00           4071 	.dw	0,0
      0000DC 00 00r06rA6           4072 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$323)
      0000E0 00 00r06rCA           4073 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$331)
      0000E4 00 02                 4074 	.dw	2
      0000E6 8F                    4075 	.db	143
      0000E7 01                    4076 	.sleb128	1
      0000E8 00 00 00 00           4077 	.dw	0,0
      0000EC 00 00 00 00           4078 	.dw	0,0
      0000F0 00 00r06r87           4079 	.dw	0,(Sstm8s_tim2$TIM2_SetIC3Prescaler$316)
      0000F4 00 00r06r9A           4080 	.dw	0,(Sstm8s_tim2$TIM2_SetIC3Prescaler$321)
      0000F8 00 02                 4081 	.dw	2
      0000FA 8F                    4082 	.db	143
      0000FB 01                    4083 	.sleb128	1
      0000FC 00 00 00 00           4084 	.dw	0,0
      000100 00 00 00 00           4085 	.dw	0,0
      000104 00 00r06r68           4086 	.dw	0,(Sstm8s_tim2$TIM2_SetIC2Prescaler$309)
      000108 00 00r06r7B           4087 	.dw	0,(Sstm8s_tim2$TIM2_SetIC2Prescaler$314)
      00010C 00 02                 4088 	.dw	2
      00010E 8F                    4089 	.db	143
      00010F 01                    4090 	.sleb128	1
      000110 00 00 00 00           4091 	.dw	0,0
      000114 00 00 00 00           4092 	.dw	0,0
      000118 00 00r06r49           4093 	.dw	0,(Sstm8s_tim2$TIM2_SetIC1Prescaler$302)
      00011C 00 00r06r5C           4094 	.dw	0,(Sstm8s_tim2$TIM2_SetIC1Prescaler$307)
      000120 00 02                 4095 	.dw	2
      000122 8F                    4096 	.db	143
      000123 01                    4097 	.sleb128	1
      000124 00 00 00 00           4098 	.dw	0,0
      000128 00 00 00 00           4099 	.dw	0,0
      00012C 00 00r06r24           4100 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare3$295)
      000130 00 00r06r3D           4101 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare3$300)
      000134 00 02                 4102 	.dw	2
      000136 8F                    4103 	.db	143
      000137 01                    4104 	.sleb128	1
      000138 00 00 00 00           4105 	.dw	0,0
      00013C 00 00 00 00           4106 	.dw	0,0
      000140 00 00r05rFF           4107 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare2$288)
      000144 00 00r06r18           4108 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare2$293)
      000148 00 02                 4109 	.dw	2
      00014A 8F                    4110 	.db	143
      00014B 01                    4111 	.sleb128	1
      00014C 00 00 00 00           4112 	.dw	0,0
      000150 00 00 00 00           4113 	.dw	0,0
      000154 00 00r05rDA           4114 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare1$281)
      000158 00 00r05rF3           4115 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare1$286)
      00015C 00 02                 4116 	.dw	2
      00015E 8F                    4117 	.db	143
      00015F 01                    4118 	.sleb128	1
      000160 00 00 00 00           4119 	.dw	0,0
      000164 00 00 00 00           4120 	.dw	0,0
      000168 00 00r05rB5           4121 	.dw	0,(Sstm8s_tim2$TIM2_SetAutoreload$274)
      00016C 00 00r05rCE           4122 	.dw	0,(Sstm8s_tim2$TIM2_SetAutoreload$279)
      000170 00 02                 4123 	.dw	2
      000172 8F                    4124 	.db	143
      000173 01                    4125 	.sleb128	1
      000174 00 00 00 00           4126 	.dw	0,0
      000178 00 00 00 00           4127 	.dw	0,0
      00017C 00 00r05r90           4128 	.dw	0,(Sstm8s_tim2$TIM2_SetCounter$267)
      000180 00 00r05rA9           4129 	.dw	0,(Sstm8s_tim2$TIM2_SetCounter$272)
      000184 00 02                 4130 	.dw	2
      000186 8F                    4131 	.db	143
      000187 01                    4132 	.sleb128	1
      000188 00 00 00 00           4133 	.dw	0,0
      00018C 00 00 00 00           4134 	.dw	0,0
      000190 00 00r05r3C           4135 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$251)
      000194 00 00r05r84           4136 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$265)
      000198 00 02                 4137 	.dw	2
      00019A 8F                    4138 	.db	143
      00019B 01                    4139 	.sleb128	1
      00019C 00 00 00 00           4140 	.dw	0,0
      0001A0 00 00 00 00           4141 	.dw	0,0
      0001A4 00 00r04rEB           4142 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$235)
      0001A8 00 00r05r30           4143 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$249)
      0001AC 00 02                 4144 	.dw	2
      0001AE 8F                    4145 	.db	143
      0001AF 01                    4146 	.sleb128	1
      0001B0 00 00 00 00           4147 	.dw	0,0
      0001B4 00 00 00 00           4148 	.dw	0,0
      0001B8 00 00r04rC4           4149 	.dw	0,(Sstm8s_tim2$TIM2_OC3PolarityConfig$227)
      0001BC 00 00r04rDF           4150 	.dw	0,(Sstm8s_tim2$TIM2_OC3PolarityConfig$233)
      0001C0 00 02                 4151 	.dw	2
      0001C2 8F                    4152 	.db	143
      0001C3 01                    4153 	.sleb128	1
      0001C4 00 00 00 00           4154 	.dw	0,0
      0001C8 00 00 00 00           4155 	.dw	0,0
      0001CC 00 00r04r9D           4156 	.dw	0,(Sstm8s_tim2$TIM2_OC2PolarityConfig$219)
      0001D0 00 00r04rB8           4157 	.dw	0,(Sstm8s_tim2$TIM2_OC2PolarityConfig$225)
      0001D4 00 02                 4158 	.dw	2
      0001D6 8F                    4159 	.db	143
      0001D7 01                    4160 	.sleb128	1
      0001D8 00 00 00 00           4161 	.dw	0,0
      0001DC 00 00 00 00           4162 	.dw	0,0
      0001E0 00 00r04r76           4163 	.dw	0,(Sstm8s_tim2$TIM2_OC1PolarityConfig$211)
      0001E4 00 00r04r91           4164 	.dw	0,(Sstm8s_tim2$TIM2_OC1PolarityConfig$217)
      0001E8 00 02                 4165 	.dw	2
      0001EA 8F                    4166 	.db	143
      0001EB 01                    4167 	.sleb128	1
      0001EC 00 00 00 00           4168 	.dw	0,0
      0001F0 00 00 00 00           4169 	.dw	0,0
      0001F4 00 00r04r5D           4170 	.dw	0,(Sstm8s_tim2$TIM2_GenerateEvent$205)
      0001F8 00 00r04r6A           4171 	.dw	0,(Sstm8s_tim2$TIM2_GenerateEvent$209)
      0001FC 00 02                 4172 	.dw	2
      0001FE 8F                    4173 	.db	143
      0001FF 01                    4174 	.sleb128	1
      000200 00 00 00 00           4175 	.dw	0,0
      000204 00 00 00 00           4176 	.dw	0,0
      000208 00 00r04r36           4177 	.dw	0,(Sstm8s_tim2$TIM2_OC3PreloadConfig$197)
      00020C 00 00r04r51           4178 	.dw	0,(Sstm8s_tim2$TIM2_OC3PreloadConfig$203)
      000210 00 02                 4179 	.dw	2
      000212 8F                    4180 	.db	143
      000213 01                    4181 	.sleb128	1
      000214 00 00 00 00           4182 	.dw	0,0
      000218 00 00 00 00           4183 	.dw	0,0
      00021C 00 00r04r0F           4184 	.dw	0,(Sstm8s_tim2$TIM2_OC2PreloadConfig$189)
      000220 00 00r04r2A           4185 	.dw	0,(Sstm8s_tim2$TIM2_OC2PreloadConfig$195)
      000224 00 02                 4186 	.dw	2
      000226 8F                    4187 	.db	143
      000227 01                    4188 	.sleb128	1
      000228 00 00 00 00           4189 	.dw	0,0
      00022C 00 00 00 00           4190 	.dw	0,0
      000230 00 00r03rE8           4191 	.dw	0,(Sstm8s_tim2$TIM2_OC1PreloadConfig$181)
      000234 00 00r04r03           4192 	.dw	0,(Sstm8s_tim2$TIM2_OC1PreloadConfig$187)
      000238 00 02                 4193 	.dw	2
      00023A 8F                    4194 	.db	143
      00023B 01                    4195 	.sleb128	1
      00023C 00 00 00 00           4196 	.dw	0,0
      000240 00 00 00 00           4197 	.dw	0,0
      000244 00 00r03rC7           4198 	.dw	0,(Sstm8s_tim2$TIM2_ARRPreloadConfig$173)
      000248 00 00r03rDC           4199 	.dw	0,(Sstm8s_tim2$TIM2_ARRPreloadConfig$179)
      00024C 00 02                 4200 	.dw	2
      00024E 8F                    4201 	.db	143
      00024F 01                    4202 	.sleb128	1
      000250 00 00 00 00           4203 	.dw	0,0
      000254 00 00 00 00           4204 	.dw	0,0
      000258 00 00r03rA8           4205 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC3Config$166)
      00025C 00 00r03rBB           4206 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC3Config$171)
      000260 00 02                 4207 	.dw	2
      000262 8F                    4208 	.db	143
      000263 01                    4209 	.sleb128	1
      000264 00 00 00 00           4210 	.dw	0,0
      000268 00 00 00 00           4211 	.dw	0,0
      00026C 00 00r03r89           4212 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC2Config$159)
      000270 00 00r03r9C           4213 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC2Config$164)
      000274 00 02                 4214 	.dw	2
      000276 8F                    4215 	.db	143
      000277 01                    4216 	.sleb128	1
      000278 00 00 00 00           4217 	.dw	0,0
      00027C 00 00 00 00           4218 	.dw	0,0
      000280 00 00r03r6A           4219 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC1Config$152)
      000284 00 00r03r7D           4220 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC1Config$157)
      000288 00 02                 4221 	.dw	2
      00028A 8F                    4222 	.db	143
      00028B 01                    4223 	.sleb128	1
      00028C 00 00 00 00           4224 	.dw	0,0
      000290 00 00 00 00           4225 	.dw	0,0
      000294 00 00r03r4B           4226 	.dw	0,(Sstm8s_tim2$TIM2_PrescalerConfig$145)
      000298 00 00r03r5E           4227 	.dw	0,(Sstm8s_tim2$TIM2_PrescalerConfig$150)
      00029C 00 02                 4228 	.dw	2
      00029E 8F                    4229 	.db	143
      00029F 01                    4230 	.sleb128	1
      0002A0 00 00 00 00           4231 	.dw	0,0
      0002A4 00 00 00 00           4232 	.dw	0,0
      0002A8 00 00r03r24           4233 	.dw	0,(Sstm8s_tim2$TIM2_SelectOnePulseMode$137)
      0002AC 00 00r03r3F           4234 	.dw	0,(Sstm8s_tim2$TIM2_SelectOnePulseMode$143)
      0002B0 00 02                 4235 	.dw	2
      0002B2 8F                    4236 	.db	143
      0002B3 01                    4237 	.sleb128	1
      0002B4 00 00 00 00           4238 	.dw	0,0
      0002B8 00 00 00 00           4239 	.dw	0,0
      0002BC 00 00r02rFD           4240 	.dw	0,(Sstm8s_tim2$TIM2_UpdateRequestConfig$129)
      0002C0 00 00r03r18           4241 	.dw	0,(Sstm8s_tim2$TIM2_UpdateRequestConfig$135)
      0002C4 00 02                 4242 	.dw	2
      0002C6 8F                    4243 	.db	143
      0002C7 01                    4244 	.sleb128	1
      0002C8 00 00 00 00           4245 	.dw	0,0
      0002CC 00 00 00 00           4246 	.dw	0,0
      0002D0 00 00r02rD6           4247 	.dw	0,(Sstm8s_tim2$TIM2_UpdateDisableConfig$121)
      0002D4 00 00r02rF1           4248 	.dw	0,(Sstm8s_tim2$TIM2_UpdateDisableConfig$127)
      0002D8 00 02                 4249 	.dw	2
      0002DA 8F                    4250 	.db	143
      0002DB 01                    4251 	.sleb128	1
      0002DC 00 00 00 00           4252 	.dw	0,0
      0002E0 00 00 00 00           4253 	.dw	0,0
      0002E4 00 00r02rA2           4254 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$113)
      0002E8 00 00r02rCA           4255 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$119)
      0002EC 00 02                 4256 	.dw	2
      0002EE 8F                    4257 	.db	143
      0002EF 01                    4258 	.sleb128	1
      0002F0 00 00 00 00           4259 	.dw	0,0
      0002F4 00 00 00 00           4260 	.dw	0,0
      0002F8 00 00r02r81           4261 	.dw	0,(Sstm8s_tim2$TIM2_Cmd$105)
      0002FC 00 00r02r96           4262 	.dw	0,(Sstm8s_tim2$TIM2_Cmd$111)
      000300 00 02                 4263 	.dw	2
      000302 8F                    4264 	.db	143
      000303 01                    4265 	.sleb128	1
      000304 00 00 00 00           4266 	.dw	0,0
      000308 00 00 00 00           4267 	.dw	0,0
      00030C 00 00r01rF2           4268 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$85)
      000310 00 00r02r75           4269 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$103)
      000314 00 02                 4270 	.dw	2
      000316 8F                    4271 	.db	143
      000317 01                    4272 	.sleb128	1
      000318 00 00 00 00           4273 	.dw	0,0
      00031C 00 00 00 00           4274 	.dw	0,0
      000320 00 00r01r92           4275 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$72)
      000324 00 00r01rE6           4276 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$83)
      000328 00 02                 4277 	.dw	2
      00032A 8F                    4278 	.db	143
      00032B 01                    4279 	.sleb128	1
      00032C 00 00 00 00           4280 	.dw	0,0
      000330 00 00 00 00           4281 	.dw	0,0
      000334 00 00r01r42           4282 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$60)
      000338 00 00r01r86           4283 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$70)
      00033C 00 02                 4284 	.dw	2
      00033E 8F                    4285 	.db	143
      00033F 01                    4286 	.sleb128	1
      000340 00 00 00 00           4287 	.dw	0,0
      000344 00 00 00 00           4288 	.dw	0,0
      000348 00 00r00rF2           4289 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$48)
      00034C 00 00r01r36           4290 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$58)
      000350 00 02                 4291 	.dw	2
      000352 8F                    4292 	.db	143
      000353 01                    4293 	.sleb128	1
      000354 00 00 00 00           4294 	.dw	0,0
      000358 00 00 00 00           4295 	.dw	0,0
      00035C 00 00r00rA2           4296 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$36)
      000360 00 00r00rE6           4297 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$46)
      000364 00 02                 4298 	.dw	2
      000366 8F                    4299 	.db	143
      000367 01                    4300 	.sleb128	1
      000368 00 00 00 00           4301 	.dw	0,0
      00036C 00 00 00 00           4302 	.dw	0,0
      000370 00 00r00r77           4303 	.dw	0,(Sstm8s_tim2$TIM2_TimeBaseInit$28)
      000374 00 00r00r96           4304 	.dw	0,(Sstm8s_tim2$TIM2_TimeBaseInit$34)
      000378 00 02                 4305 	.dw	2
      00037A 8F                    4306 	.db	143
      00037B 01                    4307 	.sleb128	1
      00037C 00 00 00 00           4308 	.dw	0,0
      000380 00 00 00 00           4309 	.dw	0,0
      000384 00 00r00r0C           4310 	.dw	0,(Sstm8s_tim2$TIM2_DeInit$1)
      000388 00 00r00r6B           4311 	.dw	0,(Sstm8s_tim2$TIM2_DeInit$26)
      00038C 00 02                 4312 	.dw	2
      00038E 8F                    4313 	.db	143
      00038F 01                    4314 	.sleb128	1
      000390 00 00 00 00           4315 	.dw	0,0
      000394 00 00 00 00           4316 	.dw	0,0
                                   4317 
                                   4318 	.area .debug_abbrev (NOLOAD)
      000000                       4319 Ldebug_abbrev:
      000000 0B                    4320 	.uleb128	11
      000001 34                    4321 	.uleb128	52
      000002 00                    4322 	.db	0
      000003 03                    4323 	.uleb128	3
      000004 08                    4324 	.uleb128	8
      000005 49                    4325 	.uleb128	73
      000006 13                    4326 	.uleb128	19
      000007 00                    4327 	.uleb128	0
      000008 00                    4328 	.uleb128	0
      000009 06                    4329 	.uleb128	6
      00000A 0B                    4330 	.uleb128	11
      00000B 00                    4331 	.db	0
      00000C 00                    4332 	.uleb128	0
      00000D 00                    4333 	.uleb128	0
      00000E 09                    4334 	.uleb128	9
      00000F 0B                    4335 	.uleb128	11
      000010 01                    4336 	.db	1
      000011 00                    4337 	.uleb128	0
      000012 00                    4338 	.uleb128	0
      000013 0C                    4339 	.uleb128	12
      000014 2E                    4340 	.uleb128	46
      000015 00                    4341 	.db	0
      000016 03                    4342 	.uleb128	3
      000017 08                    4343 	.uleb128	8
      000018 11                    4344 	.uleb128	17
      000019 01                    4345 	.uleb128	1
      00001A 12                    4346 	.uleb128	18
      00001B 01                    4347 	.uleb128	1
      00001C 3F                    4348 	.uleb128	63
      00001D 0C                    4349 	.uleb128	12
      00001E 40                    4350 	.uleb128	64
      00001F 06                    4351 	.uleb128	6
      000020 49                    4352 	.uleb128	73
      000021 13                    4353 	.uleb128	19
      000022 00                    4354 	.uleb128	0
      000023 00                    4355 	.uleb128	0
      000024 04                    4356 	.uleb128	4
      000025 05                    4357 	.uleb128	5
      000026 00                    4358 	.db	0
      000027 02                    4359 	.uleb128	2
      000028 0A                    4360 	.uleb128	10
      000029 03                    4361 	.uleb128	3
      00002A 08                    4362 	.uleb128	8
      00002B 49                    4363 	.uleb128	73
      00002C 13                    4364 	.uleb128	19
      00002D 00                    4365 	.uleb128	0
      00002E 00                    4366 	.uleb128	0
      00002F 03                    4367 	.uleb128	3
      000030 2E                    4368 	.uleb128	46
      000031 01                    4369 	.db	1
      000032 01                    4370 	.uleb128	1
      000033 13                    4371 	.uleb128	19
      000034 03                    4372 	.uleb128	3
      000035 08                    4373 	.uleb128	8
      000036 11                    4374 	.uleb128	17
      000037 01                    4375 	.uleb128	1
      000038 12                    4376 	.uleb128	18
      000039 01                    4377 	.uleb128	1
      00003A 3F                    4378 	.uleb128	63
      00003B 0C                    4379 	.uleb128	12
      00003C 40                    4380 	.uleb128	64
      00003D 06                    4381 	.uleb128	6
      00003E 00                    4382 	.uleb128	0
      00003F 00                    4383 	.uleb128	0
      000040 07                    4384 	.uleb128	7
      000041 34                    4385 	.uleb128	52
      000042 00                    4386 	.db	0
      000043 02                    4387 	.uleb128	2
      000044 0A                    4388 	.uleb128	10
      000045 03                    4389 	.uleb128	3
      000046 08                    4390 	.uleb128	8
      000047 49                    4391 	.uleb128	73
      000048 13                    4392 	.uleb128	19
      000049 00                    4393 	.uleb128	0
      00004A 00                    4394 	.uleb128	0
      00004B 0A                    4395 	.uleb128	10
      00004C 2E                    4396 	.uleb128	46
      00004D 01                    4397 	.db	1
      00004E 01                    4398 	.uleb128	1
      00004F 13                    4399 	.uleb128	19
      000050 03                    4400 	.uleb128	3
      000051 08                    4401 	.uleb128	8
      000052 11                    4402 	.uleb128	17
      000053 01                    4403 	.uleb128	1
      000054 12                    4404 	.uleb128	18
      000055 01                    4405 	.uleb128	1
      000056 3F                    4406 	.uleb128	63
      000057 0C                    4407 	.uleb128	12
      000058 40                    4408 	.uleb128	64
      000059 06                    4409 	.uleb128	6
      00005A 49                    4410 	.uleb128	73
      00005B 13                    4411 	.uleb128	19
      00005C 00                    4412 	.uleb128	0
      00005D 00                    4413 	.uleb128	0
      00005E 08                    4414 	.uleb128	8
      00005F 0B                    4415 	.uleb128	11
      000060 01                    4416 	.db	1
      000061 01                    4417 	.uleb128	1
      000062 13                    4418 	.uleb128	19
      000063 00                    4419 	.uleb128	0
      000064 00                    4420 	.uleb128	0
      000065 01                    4421 	.uleb128	1
      000066 11                    4422 	.uleb128	17
      000067 01                    4423 	.db	1
      000068 03                    4424 	.uleb128	3
      000069 08                    4425 	.uleb128	8
      00006A 10                    4426 	.uleb128	16
      00006B 06                    4427 	.uleb128	6
      00006C 13                    4428 	.uleb128	19
      00006D 0B                    4429 	.uleb128	11
      00006E 25                    4430 	.uleb128	37
      00006F 08                    4431 	.uleb128	8
      000070 00                    4432 	.uleb128	0
      000071 00                    4433 	.uleb128	0
      000072 02                    4434 	.uleb128	2
      000073 2E                    4435 	.uleb128	46
      000074 00                    4436 	.db	0
      000075 03                    4437 	.uleb128	3
      000076 08                    4438 	.uleb128	8
      000077 11                    4439 	.uleb128	17
      000078 01                    4440 	.uleb128	1
      000079 12                    4441 	.uleb128	18
      00007A 01                    4442 	.uleb128	1
      00007B 3F                    4443 	.uleb128	63
      00007C 0C                    4444 	.uleb128	12
      00007D 40                    4445 	.uleb128	64
      00007E 06                    4446 	.uleb128	6
      00007F 00                    4447 	.uleb128	0
      000080 00                    4448 	.uleb128	0
      000081 0D                    4449 	.uleb128	13
      000082 2E                    4450 	.uleb128	46
      000083 01                    4451 	.db	1
      000084 03                    4452 	.uleb128	3
      000085 08                    4453 	.uleb128	8
      000086 11                    4454 	.uleb128	17
      000087 01                    4455 	.uleb128	1
      000088 12                    4456 	.uleb128	18
      000089 01                    4457 	.uleb128	1
      00008A 3F                    4458 	.uleb128	63
      00008B 0C                    4459 	.uleb128	12
      00008C 40                    4460 	.uleb128	64
      00008D 06                    4461 	.uleb128	6
      00008E 00                    4462 	.uleb128	0
      00008F 00                    4463 	.uleb128	0
      000090 05                    4464 	.uleb128	5
      000091 24                    4465 	.uleb128	36
      000092 00                    4466 	.db	0
      000093 03                    4467 	.uleb128	3
      000094 08                    4468 	.uleb128	8
      000095 0B                    4469 	.uleb128	11
      000096 0B                    4470 	.uleb128	11
      000097 3E                    4471 	.uleb128	62
      000098 0B                    4472 	.uleb128	11
      000099 00                    4473 	.uleb128	0
      00009A 00                    4474 	.uleb128	0
      00009B 00                    4475 	.uleb128	0
                                   4476 
                                   4477 	.area .debug_info (NOLOAD)
      000000 00 00 0E 40           4478 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                       4479 Ldebug_info_start:
      000004 00 02                 4480 	.dw	2
      000006 00 00r00r00           4481 	.dw	0,(Ldebug_abbrev)
      00000A 04                    4482 	.db	4
      00000B 01                    4483 	.uleb128	1
      00000C 53 74 64 50 65 72 69  4484 	.ascii "StdPeriphLib/src/stm8s_tim2.c"
             70 68 4C 69 62 2F 73
             72 63 2F 73 74 6D 38
             73 5F 74 69 6D 32 2E
             63
      000029 00                    4485 	.db	0
      00002A 00 00r00r00           4486 	.dw	0,(Ldebug_line_start+-4)
      00002E 01                    4487 	.db	1
      00002F 53 44 43 43 20 76 65  4488 	.ascii "SDCC version 3.6.0 #9615"
             72 73 69 6F 6E 20 33
             2E 36 2E 30 20 23 39
             36 31 35
      000047 00                    4489 	.db	0
      000048 02                    4490 	.uleb128	2
      000049 54 49 4D 32 5F 44 65  4491 	.ascii "TIM2_DeInit"
             49 6E 69 74
      000054 00                    4492 	.db	0
      000055 00 00r00r00           4493 	.dw	0,(_TIM2_DeInit)
      000059 00 00r00r6B           4494 	.dw	0,(XG$TIM2_DeInit$0$0+7)
      00005D 01                    4495 	.db	1
      00005E 00 00r03r84           4496 	.dw	0,(Ldebug_loc_start+900)
      000062 03                    4497 	.uleb128	3
      000063 00 00 00 B2           4498 	.dw	0,178
      000067 54 49 4D 32 5F 54 69  4499 	.ascii "TIM2_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000078 00                    4500 	.db	0
      000079 00 00r00r6B           4501 	.dw	0,(_TIM2_TimeBaseInit)
      00007D 00 00r00r96           4502 	.dw	0,(XG$TIM2_TimeBaseInit$0$0+7)
      000081 01                    4503 	.db	1
      000082 00 00r03r70           4504 	.dw	0,(Ldebug_loc_start+880)
      000086 04                    4505 	.uleb128	4
      000087 02                    4506 	.db	2
      000088 91                    4507 	.db	145
      000089 04                    4508 	.sleb128	4
      00008A 54 49 4D 32 5F 50 72  4509 	.ascii "TIM2_Prescaler"
             65 73 63 61 6C 65 72
      000098 00                    4510 	.db	0
      000099 00 00 00 B2           4511 	.dw	0,178
      00009D 04                    4512 	.uleb128	4
      00009E 02                    4513 	.db	2
      00009F 91                    4514 	.db	145
      0000A0 05                    4515 	.sleb128	5
      0000A1 54 49 4D 32 5F 50 65  4516 	.ascii "TIM2_Period"
             72 69 6F 64
      0000AC 00                    4517 	.db	0
      0000AD 00 00 00 C3           4518 	.dw	0,195
      0000B1 00                    4519 	.uleb128	0
      0000B2 05                    4520 	.uleb128	5
      0000B3 75 6E 73 69 67 6E 65  4521 	.ascii "unsigned char"
             64 20 63 68 61 72
      0000C0 00                    4522 	.db	0
      0000C1 01                    4523 	.db	1
      0000C2 08                    4524 	.db	8
      0000C3 05                    4525 	.uleb128	5
      0000C4 75 6E 73 69 67 6E 65  4526 	.ascii "unsigned int"
             64 20 69 6E 74
      0000D0 00                    4527 	.db	0
      0000D1 02                    4528 	.db	2
      0000D2 07                    4529 	.db	7
      0000D3 03                    4530 	.uleb128	3
      0000D4 00 00 01 4B           4531 	.dw	0,331
      0000D8 54 49 4D 32 5F 4F 43  4532 	.ascii "TIM2_OC1Init"
             31 49 6E 69 74
      0000E4 00                    4533 	.db	0
      0000E5 00 00r00r96           4534 	.dw	0,(_TIM2_OC1Init)
      0000E9 00 00r00rE6           4535 	.dw	0,(XG$TIM2_OC1Init$0$0+7)
      0000ED 01                    4536 	.db	1
      0000EE 00 00r03r5C           4537 	.dw	0,(Ldebug_loc_start+860)
      0000F2 04                    4538 	.uleb128	4
      0000F3 02                    4539 	.db	2
      0000F4 91                    4540 	.db	145
      0000F5 04                    4541 	.sleb128	4
      0000F6 54 49 4D 32 5F 4F 43  4542 	.ascii "TIM2_OCMode"
             4D 6F 64 65
      000101 00                    4543 	.db	0
      000102 00 00 00 B2           4544 	.dw	0,178
      000106 04                    4545 	.uleb128	4
      000107 02                    4546 	.db	2
      000108 91                    4547 	.db	145
      000109 05                    4548 	.sleb128	5
      00010A 54 49 4D 32 5F 4F 75  4549 	.ascii "TIM2_OutputState"
             74 70 75 74 53 74 61
             74 65
      00011A 00                    4550 	.db	0
      00011B 00 00 00 B2           4551 	.dw	0,178
      00011F 04                    4552 	.uleb128	4
      000120 02                    4553 	.db	2
      000121 91                    4554 	.db	145
      000122 06                    4555 	.sleb128	6
      000123 54 49 4D 32 5F 50 75  4556 	.ascii "TIM2_Pulse"
             6C 73 65
      00012D 00                    4557 	.db	0
      00012E 00 00 00 C3           4558 	.dw	0,195
      000132 04                    4559 	.uleb128	4
      000133 02                    4560 	.db	2
      000134 91                    4561 	.db	145
      000135 08                    4562 	.sleb128	8
      000136 54 49 4D 32 5F 4F 43  4563 	.ascii "TIM2_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      000145 00                    4564 	.db	0
      000146 00 00 00 B2           4565 	.dw	0,178
      00014A 00                    4566 	.uleb128	0
      00014B 03                    4567 	.uleb128	3
      00014C 00 00 01 C3           4568 	.dw	0,451
      000150 54 49 4D 32 5F 4F 43  4569 	.ascii "TIM2_OC2Init"
             32 49 6E 69 74
      00015C 00                    4570 	.db	0
      00015D 00 00r00rE6           4571 	.dw	0,(_TIM2_OC2Init)
      000161 00 00r01r36           4572 	.dw	0,(XG$TIM2_OC2Init$0$0+7)
      000165 01                    4573 	.db	1
      000166 00 00r03r48           4574 	.dw	0,(Ldebug_loc_start+840)
      00016A 04                    4575 	.uleb128	4
      00016B 02                    4576 	.db	2
      00016C 91                    4577 	.db	145
      00016D 04                    4578 	.sleb128	4
      00016E 54 49 4D 32 5F 4F 43  4579 	.ascii "TIM2_OCMode"
             4D 6F 64 65
      000179 00                    4580 	.db	0
      00017A 00 00 00 B2           4581 	.dw	0,178
      00017E 04                    4582 	.uleb128	4
      00017F 02                    4583 	.db	2
      000180 91                    4584 	.db	145
      000181 05                    4585 	.sleb128	5
      000182 54 49 4D 32 5F 4F 75  4586 	.ascii "TIM2_OutputState"
             74 70 75 74 53 74 61
             74 65
      000192 00                    4587 	.db	0
      000193 00 00 00 B2           4588 	.dw	0,178
      000197 04                    4589 	.uleb128	4
      000198 02                    4590 	.db	2
      000199 91                    4591 	.db	145
      00019A 06                    4592 	.sleb128	6
      00019B 54 49 4D 32 5F 50 75  4593 	.ascii "TIM2_Pulse"
             6C 73 65
      0001A5 00                    4594 	.db	0
      0001A6 00 00 00 C3           4595 	.dw	0,195
      0001AA 04                    4596 	.uleb128	4
      0001AB 02                    4597 	.db	2
      0001AC 91                    4598 	.db	145
      0001AD 08                    4599 	.sleb128	8
      0001AE 54 49 4D 32 5F 4F 43  4600 	.ascii "TIM2_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0001BD 00                    4601 	.db	0
      0001BE 00 00 00 B2           4602 	.dw	0,178
      0001C2 00                    4603 	.uleb128	0
      0001C3 03                    4604 	.uleb128	3
      0001C4 00 00 02 3B           4605 	.dw	0,571
      0001C8 54 49 4D 32 5F 4F 43  4606 	.ascii "TIM2_OC3Init"
             33 49 6E 69 74
      0001D4 00                    4607 	.db	0
      0001D5 00 00r01r36           4608 	.dw	0,(_TIM2_OC3Init)
      0001D9 00 00r01r86           4609 	.dw	0,(XG$TIM2_OC3Init$0$0+7)
      0001DD 01                    4610 	.db	1
      0001DE 00 00r03r34           4611 	.dw	0,(Ldebug_loc_start+820)
      0001E2 04                    4612 	.uleb128	4
      0001E3 02                    4613 	.db	2
      0001E4 91                    4614 	.db	145
      0001E5 04                    4615 	.sleb128	4
      0001E6 54 49 4D 32 5F 4F 43  4616 	.ascii "TIM2_OCMode"
             4D 6F 64 65
      0001F1 00                    4617 	.db	0
      0001F2 00 00 00 B2           4618 	.dw	0,178
      0001F6 04                    4619 	.uleb128	4
      0001F7 02                    4620 	.db	2
      0001F8 91                    4621 	.db	145
      0001F9 05                    4622 	.sleb128	5
      0001FA 54 49 4D 32 5F 4F 75  4623 	.ascii "TIM2_OutputState"
             74 70 75 74 53 74 61
             74 65
      00020A 00                    4624 	.db	0
      00020B 00 00 00 B2           4625 	.dw	0,178
      00020F 04                    4626 	.uleb128	4
      000210 02                    4627 	.db	2
      000211 91                    4628 	.db	145
      000212 06                    4629 	.sleb128	6
      000213 54 49 4D 32 5F 50 75  4630 	.ascii "TIM2_Pulse"
             6C 73 65
      00021D 00                    4631 	.db	0
      00021E 00 00 00 C3           4632 	.dw	0,195
      000222 04                    4633 	.uleb128	4
      000223 02                    4634 	.db	2
      000224 91                    4635 	.db	145
      000225 08                    4636 	.sleb128	8
      000226 54 49 4D 32 5F 4F 43  4637 	.ascii "TIM2_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      000235 00                    4638 	.db	0
      000236 00 00 00 B2           4639 	.dw	0,178
      00023A 00                    4640 	.uleb128	0
      00023B 03                    4641 	.uleb128	3
      00023C 00 00 02 D2           4642 	.dw	0,722
      000240 54 49 4D 32 5F 49 43  4643 	.ascii "TIM2_ICInit"
             49 6E 69 74
      00024B 00                    4644 	.db	0
      00024C 00 00r01r86           4645 	.dw	0,(_TIM2_ICInit)
      000250 00 00r01rE6           4646 	.dw	0,(XG$TIM2_ICInit$0$0+7)
      000254 01                    4647 	.db	1
      000255 00 00r03r20           4648 	.dw	0,(Ldebug_loc_start+800)
      000259 04                    4649 	.uleb128	4
      00025A 02                    4650 	.db	2
      00025B 91                    4651 	.db	145
      00025C 04                    4652 	.sleb128	4
      00025D 54 49 4D 32 5F 43 68  4653 	.ascii "TIM2_Channel"
             61 6E 6E 65 6C
      000269 00                    4654 	.db	0
      00026A 00 00 00 B2           4655 	.dw	0,178
      00026E 04                    4656 	.uleb128	4
      00026F 02                    4657 	.db	2
      000270 91                    4658 	.db	145
      000271 05                    4659 	.sleb128	5
      000272 54 49 4D 32 5F 49 43  4660 	.ascii "TIM2_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      000281 00                    4661 	.db	0
      000282 00 00 00 B2           4662 	.dw	0,178
      000286 04                    4663 	.uleb128	4
      000287 02                    4664 	.db	2
      000288 91                    4665 	.db	145
      000289 06                    4666 	.sleb128	6
      00028A 54 49 4D 32 5F 49 43  4667 	.ascii "TIM2_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      00029A 00                    4668 	.db	0
      00029B 00 00 00 B2           4669 	.dw	0,178
      00029F 04                    4670 	.uleb128	4
      0002A0 02                    4671 	.db	2
      0002A1 91                    4672 	.db	145
      0002A2 07                    4673 	.sleb128	7
      0002A3 54 49 4D 32 5F 49 43  4674 	.ascii "TIM2_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      0002B3 00                    4675 	.db	0
      0002B4 00 00 00 B2           4676 	.dw	0,178
      0002B8 04                    4677 	.uleb128	4
      0002B9 02                    4678 	.db	2
      0002BA 91                    4679 	.db	145
      0002BB 08                    4680 	.sleb128	8
      0002BC 54 49 4D 32 5F 49 43  4681 	.ascii "TIM2_ICFilter"
             46 69 6C 74 65 72
      0002C9 00                    4682 	.db	0
      0002CA 00 00 00 B2           4683 	.dw	0,178
      0002CE 06                    4684 	.uleb128	6
      0002CF 06                    4685 	.uleb128	6
      0002D0 06                    4686 	.uleb128	6
      0002D1 00                    4687 	.uleb128	0
      0002D2 03                    4688 	.uleb128	3
      0002D3 00 00 03 97           4689 	.dw	0,919
      0002D7 54 49 4D 32 5F 50 57  4690 	.ascii "TIM2_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      0002E6 00                    4691 	.db	0
      0002E7 00 00r01rE6           4692 	.dw	0,(_TIM2_PWMIConfig)
      0002EB 00 00r02r75           4693 	.dw	0,(XG$TIM2_PWMIConfig$0$0+7)
      0002EF 01                    4694 	.db	1
      0002F0 00 00r03r0C           4695 	.dw	0,(Ldebug_loc_start+780)
      0002F4 04                    4696 	.uleb128	4
      0002F5 02                    4697 	.db	2
      0002F6 91                    4698 	.db	145
      0002F7 04                    4699 	.sleb128	4
      0002F8 54 49 4D 32 5F 43 68  4700 	.ascii "TIM2_Channel"
             61 6E 6E 65 6C
      000304 00                    4701 	.db	0
      000305 00 00 00 B2           4702 	.dw	0,178
      000309 04                    4703 	.uleb128	4
      00030A 02                    4704 	.db	2
      00030B 91                    4705 	.db	145
      00030C 05                    4706 	.sleb128	5
      00030D 54 49 4D 32 5F 49 43  4707 	.ascii "TIM2_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      00031C 00                    4708 	.db	0
      00031D 00 00 00 B2           4709 	.dw	0,178
      000321 04                    4710 	.uleb128	4
      000322 02                    4711 	.db	2
      000323 91                    4712 	.db	145
      000324 06                    4713 	.sleb128	6
      000325 54 49 4D 32 5F 49 43  4714 	.ascii "TIM2_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      000335 00                    4715 	.db	0
      000336 00 00 00 B2           4716 	.dw	0,178
      00033A 04                    4717 	.uleb128	4
      00033B 02                    4718 	.db	2
      00033C 91                    4719 	.db	145
      00033D 07                    4720 	.sleb128	7
      00033E 54 49 4D 32 5F 49 43  4721 	.ascii "TIM2_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      00034E 00                    4722 	.db	0
      00034F 00 00 00 B2           4723 	.dw	0,178
      000353 04                    4724 	.uleb128	4
      000354 02                    4725 	.db	2
      000355 91                    4726 	.db	145
      000356 08                    4727 	.sleb128	8
      000357 54 49 4D 32 5F 49 43  4728 	.ascii "TIM2_ICFilter"
             46 69 6C 74 65 72
      000364 00                    4729 	.db	0
      000365 00 00 00 B2           4730 	.dw	0,178
      000369 06                    4731 	.uleb128	6
      00036A 06                    4732 	.uleb128	6
      00036B 06                    4733 	.uleb128	6
      00036C 06                    4734 	.uleb128	6
      00036D 06                    4735 	.uleb128	6
      00036E 06                    4736 	.uleb128	6
      00036F 07                    4737 	.uleb128	7
      000370 02                    4738 	.db	2
      000371 91                    4739 	.db	145
      000372 7F                    4740 	.sleb128	-1
      000373 69 63 70 6F 6C 61 72  4741 	.ascii "icpolarity"
             69 74 79
      00037D 00                    4742 	.db	0
      00037E 00 00 00 B2           4743 	.dw	0,178
      000382 07                    4744 	.uleb128	7
      000383 02                    4745 	.db	2
      000384 91                    4746 	.db	145
      000385 7E                    4747 	.sleb128	-2
      000386 69 63 73 65 6C 65 63  4748 	.ascii "icselection"
             74 69 6F 6E
      000391 00                    4749 	.db	0
      000392 00 00 00 B2           4750 	.dw	0,178
      000396 00                    4751 	.uleb128	0
      000397 03                    4752 	.uleb128	3
      000398 00 00 03 C6           4753 	.dw	0,966
      00039C 54 49 4D 32 5F 43 6D  4754 	.ascii "TIM2_Cmd"
             64
      0003A4 00                    4755 	.db	0
      0003A5 00 00r02r75           4756 	.dw	0,(_TIM2_Cmd)
      0003A9 00 00r02r96           4757 	.dw	0,(XG$TIM2_Cmd$0$0+7)
      0003AD 01                    4758 	.db	1
      0003AE 00 00r02rF8           4759 	.dw	0,(Ldebug_loc_start+760)
      0003B2 04                    4760 	.uleb128	4
      0003B3 02                    4761 	.db	2
      0003B4 91                    4762 	.db	145
      0003B5 04                    4763 	.sleb128	4
      0003B6 4E 65 77 53 74 61 74  4764 	.ascii "NewState"
             65
      0003BE 00                    4765 	.db	0
      0003BF 00 00 00 B2           4766 	.dw	0,178
      0003C3 06                    4767 	.uleb128	6
      0003C4 06                    4768 	.uleb128	6
      0003C5 00                    4769 	.uleb128	0
      0003C6 03                    4770 	.uleb128	3
      0003C7 00 00 04 0A           4771 	.dw	0,1034
      0003CB 54 49 4D 32 5F 49 54  4772 	.ascii "TIM2_ITConfig"
             43 6F 6E 66 69 67
      0003D8 00                    4773 	.db	0
      0003D9 00 00r02r96           4774 	.dw	0,(_TIM2_ITConfig)
      0003DD 00 00r02rCA           4775 	.dw	0,(XG$TIM2_ITConfig$0$0+7)
      0003E1 01                    4776 	.db	1
      0003E2 00 00r02rE4           4777 	.dw	0,(Ldebug_loc_start+740)
      0003E6 04                    4778 	.uleb128	4
      0003E7 02                    4779 	.db	2
      0003E8 91                    4780 	.db	145
      0003E9 04                    4781 	.sleb128	4
      0003EA 54 49 4D 32 5F 49 54  4782 	.ascii "TIM2_IT"
      0003F1 00                    4783 	.db	0
      0003F2 00 00 00 B2           4784 	.dw	0,178
      0003F6 04                    4785 	.uleb128	4
      0003F7 02                    4786 	.db	2
      0003F8 91                    4787 	.db	145
      0003F9 05                    4788 	.sleb128	5
      0003FA 4E 65 77 53 74 61 74  4789 	.ascii "NewState"
             65
      000402 00                    4790 	.db	0
      000403 00 00 00 B2           4791 	.dw	0,178
      000407 06                    4792 	.uleb128	6
      000408 06                    4793 	.uleb128	6
      000409 00                    4794 	.uleb128	0
      00040A 03                    4795 	.uleb128	3
      00040B 00 00 04 49           4796 	.dw	0,1097
      00040F 54 49 4D 32 5F 55 70  4797 	.ascii "TIM2_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      000427 00                    4798 	.db	0
      000428 00 00r02rCA           4799 	.dw	0,(_TIM2_UpdateDisableConfig)
      00042C 00 00r02rF1           4800 	.dw	0,(XG$TIM2_UpdateDisableConfig$0$0+7)
      000430 01                    4801 	.db	1
      000431 00 00r02rD0           4802 	.dw	0,(Ldebug_loc_start+720)
      000435 04                    4803 	.uleb128	4
      000436 02                    4804 	.db	2
      000437 91                    4805 	.db	145
      000438 04                    4806 	.sleb128	4
      000439 4E 65 77 53 74 61 74  4807 	.ascii "NewState"
             65
      000441 00                    4808 	.db	0
      000442 00 00 00 B2           4809 	.dw	0,178
      000446 06                    4810 	.uleb128	6
      000447 06                    4811 	.uleb128	6
      000448 00                    4812 	.uleb128	0
      000449 03                    4813 	.uleb128	3
      00044A 00 00 04 91           4814 	.dw	0,1169
      00044E 54 49 4D 32 5F 55 70  4815 	.ascii "TIM2_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      000466 00                    4816 	.db	0
      000467 00 00r02rF1           4817 	.dw	0,(_TIM2_UpdateRequestConfig)
      00046B 00 00r03r18           4818 	.dw	0,(XG$TIM2_UpdateRequestConfig$0$0+7)
      00046F 01                    4819 	.db	1
      000470 00 00r02rBC           4820 	.dw	0,(Ldebug_loc_start+700)
      000474 04                    4821 	.uleb128	4
      000475 02                    4822 	.db	2
      000476 91                    4823 	.db	145
      000477 04                    4824 	.sleb128	4
      000478 54 49 4D 32 5F 55 70  4825 	.ascii "TIM2_UpdateSource"
             64 61 74 65 53 6F 75
             72 63 65
      000489 00                    4826 	.db	0
      00048A 00 00 00 B2           4827 	.dw	0,178
      00048E 06                    4828 	.uleb128	6
      00048F 06                    4829 	.uleb128	6
      000490 00                    4830 	.uleb128	0
      000491 03                    4831 	.uleb128	3
      000492 00 00 04 D2           4832 	.dw	0,1234
      000496 54 49 4D 32 5F 53 65  4833 	.ascii "TIM2_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      0004AD 00                    4834 	.db	0
      0004AE 00 00r03r18           4835 	.dw	0,(_TIM2_SelectOnePulseMode)
      0004B2 00 00r03r3F           4836 	.dw	0,(XG$TIM2_SelectOnePulseMode$0$0+7)
      0004B6 01                    4837 	.db	1
      0004B7 00 00r02rA8           4838 	.dw	0,(Ldebug_loc_start+680)
      0004BB 04                    4839 	.uleb128	4
      0004BC 02                    4840 	.db	2
      0004BD 91                    4841 	.db	145
      0004BE 04                    4842 	.sleb128	4
      0004BF 54 49 4D 32 5F 4F 50  4843 	.ascii "TIM2_OPMode"
             4D 6F 64 65
      0004CA 00                    4844 	.db	0
      0004CB 00 00 00 B2           4845 	.dw	0,178
      0004CF 06                    4846 	.uleb128	6
      0004D0 06                    4847 	.uleb128	6
      0004D1 00                    4848 	.uleb128	0
      0004D2 03                    4849 	.uleb128	3
      0004D3 00 00 05 27           4850 	.dw	0,1319
      0004D7 54 49 4D 32 5F 50 72  4851 	.ascii "TIM2_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      0004EB 00                    4852 	.db	0
      0004EC 00 00r03r3F           4853 	.dw	0,(_TIM2_PrescalerConfig)
      0004F0 00 00r03r5E           4854 	.dw	0,(XG$TIM2_PrescalerConfig$0$0+7)
      0004F4 01                    4855 	.db	1
      0004F5 00 00r02r94           4856 	.dw	0,(Ldebug_loc_start+660)
      0004F9 04                    4857 	.uleb128	4
      0004FA 02                    4858 	.db	2
      0004FB 91                    4859 	.db	145
      0004FC 04                    4860 	.sleb128	4
      0004FD 50 72 65 73 63 61 6C  4861 	.ascii "Prescaler"
             65 72
      000506 00                    4862 	.db	0
      000507 00 00 00 B2           4863 	.dw	0,178
      00050B 04                    4864 	.uleb128	4
      00050C 02                    4865 	.db	2
      00050D 91                    4866 	.db	145
      00050E 05                    4867 	.sleb128	5
      00050F 54 49 4D 32 5F 50 53  4868 	.ascii "TIM2_PSCReloadMode"
             43 52 65 6C 6F 61 64
             4D 6F 64 65
      000521 00                    4869 	.db	0
      000522 00 00 00 B2           4870 	.dw	0,178
      000526 00                    4871 	.uleb128	0
      000527 03                    4872 	.uleb128	3
      000528 00 00 05 69           4873 	.dw	0,1385
      00052C 54 49 4D 32 5F 46 6F  4874 	.ascii "TIM2_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      000540 00                    4875 	.db	0
      000541 00 00r03r5E           4876 	.dw	0,(_TIM2_ForcedOC1Config)
      000545 00 00r03r7D           4877 	.dw	0,(XG$TIM2_ForcedOC1Config$0$0+7)
      000549 01                    4878 	.db	1
      00054A 00 00r02r80           4879 	.dw	0,(Ldebug_loc_start+640)
      00054E 04                    4880 	.uleb128	4
      00054F 02                    4881 	.db	2
      000550 91                    4882 	.db	145
      000551 04                    4883 	.sleb128	4
      000552 54 49 4D 32 5F 46 6F  4884 	.ascii "TIM2_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      000563 00                    4885 	.db	0
      000564 00 00 00 B2           4886 	.dw	0,178
      000568 00                    4887 	.uleb128	0
      000569 03                    4888 	.uleb128	3
      00056A 00 00 05 AB           4889 	.dw	0,1451
      00056E 54 49 4D 32 5F 46 6F  4890 	.ascii "TIM2_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      000582 00                    4891 	.db	0
      000583 00 00r03r7D           4892 	.dw	0,(_TIM2_ForcedOC2Config)
      000587 00 00r03r9C           4893 	.dw	0,(XG$TIM2_ForcedOC2Config$0$0+7)
      00058B 01                    4894 	.db	1
      00058C 00 00r02r6C           4895 	.dw	0,(Ldebug_loc_start+620)
      000590 04                    4896 	.uleb128	4
      000591 02                    4897 	.db	2
      000592 91                    4898 	.db	145
      000593 04                    4899 	.sleb128	4
      000594 54 49 4D 32 5F 46 6F  4900 	.ascii "TIM2_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      0005A5 00                    4901 	.db	0
      0005A6 00 00 00 B2           4902 	.dw	0,178
      0005AA 00                    4903 	.uleb128	0
      0005AB 03                    4904 	.uleb128	3
      0005AC 00 00 05 ED           4905 	.dw	0,1517
      0005B0 54 49 4D 32 5F 46 6F  4906 	.ascii "TIM2_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      0005C4 00                    4907 	.db	0
      0005C5 00 00r03r9C           4908 	.dw	0,(_TIM2_ForcedOC3Config)
      0005C9 00 00r03rBB           4909 	.dw	0,(XG$TIM2_ForcedOC3Config$0$0+7)
      0005CD 01                    4910 	.db	1
      0005CE 00 00r02r58           4911 	.dw	0,(Ldebug_loc_start+600)
      0005D2 04                    4912 	.uleb128	4
      0005D3 02                    4913 	.db	2
      0005D4 91                    4914 	.db	145
      0005D5 04                    4915 	.sleb128	4
      0005D6 54 49 4D 32 5F 46 6F  4916 	.ascii "TIM2_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      0005E7 00                    4917 	.db	0
      0005E8 00 00 00 B2           4918 	.dw	0,178
      0005EC 00                    4919 	.uleb128	0
      0005ED 03                    4920 	.uleb128	3
      0005EE 00 00 06 29           4921 	.dw	0,1577
      0005F2 54 49 4D 32 5F 41 52  4922 	.ascii "TIM2_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000607 00                    4923 	.db	0
      000608 00 00r03rBB           4924 	.dw	0,(_TIM2_ARRPreloadConfig)
      00060C 00 00r03rDC           4925 	.dw	0,(XG$TIM2_ARRPreloadConfig$0$0+7)
      000610 01                    4926 	.db	1
      000611 00 00r02r44           4927 	.dw	0,(Ldebug_loc_start+580)
      000615 04                    4928 	.uleb128	4
      000616 02                    4929 	.db	2
      000617 91                    4930 	.db	145
      000618 04                    4931 	.sleb128	4
      000619 4E 65 77 53 74 61 74  4932 	.ascii "NewState"
             65
      000621 00                    4933 	.db	0
      000622 00 00 00 B2           4934 	.dw	0,178
      000626 06                    4935 	.uleb128	6
      000627 06                    4936 	.uleb128	6
      000628 00                    4937 	.uleb128	0
      000629 03                    4938 	.uleb128	3
      00062A 00 00 06 65           4939 	.dw	0,1637
      00062E 54 49 4D 32 5F 4F 43  4940 	.ascii "TIM2_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000643 00                    4941 	.db	0
      000644 00 00r03rDC           4942 	.dw	0,(_TIM2_OC1PreloadConfig)
      000648 00 00r04r03           4943 	.dw	0,(XG$TIM2_OC1PreloadConfig$0$0+7)
      00064C 01                    4944 	.db	1
      00064D 00 00r02r30           4945 	.dw	0,(Ldebug_loc_start+560)
      000651 04                    4946 	.uleb128	4
      000652 02                    4947 	.db	2
      000653 91                    4948 	.db	145
      000654 04                    4949 	.sleb128	4
      000655 4E 65 77 53 74 61 74  4950 	.ascii "NewState"
             65
      00065D 00                    4951 	.db	0
      00065E 00 00 00 B2           4952 	.dw	0,178
      000662 06                    4953 	.uleb128	6
      000663 06                    4954 	.uleb128	6
      000664 00                    4955 	.uleb128	0
      000665 03                    4956 	.uleb128	3
      000666 00 00 06 A1           4957 	.dw	0,1697
      00066A 54 49 4D 32 5F 4F 43  4958 	.ascii "TIM2_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      00067F 00                    4959 	.db	0
      000680 00 00r04r03           4960 	.dw	0,(_TIM2_OC2PreloadConfig)
      000684 00 00r04r2A           4961 	.dw	0,(XG$TIM2_OC2PreloadConfig$0$0+7)
      000688 01                    4962 	.db	1
      000689 00 00r02r1C           4963 	.dw	0,(Ldebug_loc_start+540)
      00068D 04                    4964 	.uleb128	4
      00068E 02                    4965 	.db	2
      00068F 91                    4966 	.db	145
      000690 04                    4967 	.sleb128	4
      000691 4E 65 77 53 74 61 74  4968 	.ascii "NewState"
             65
      000699 00                    4969 	.db	0
      00069A 00 00 00 B2           4970 	.dw	0,178
      00069E 06                    4971 	.uleb128	6
      00069F 06                    4972 	.uleb128	6
      0006A0 00                    4973 	.uleb128	0
      0006A1 03                    4974 	.uleb128	3
      0006A2 00 00 06 DD           4975 	.dw	0,1757
      0006A6 54 49 4D 32 5F 4F 43  4976 	.ascii "TIM2_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0006BB 00                    4977 	.db	0
      0006BC 00 00r04r2A           4978 	.dw	0,(_TIM2_OC3PreloadConfig)
      0006C0 00 00r04r51           4979 	.dw	0,(XG$TIM2_OC3PreloadConfig$0$0+7)
      0006C4 01                    4980 	.db	1
      0006C5 00 00r02r08           4981 	.dw	0,(Ldebug_loc_start+520)
      0006C9 04                    4982 	.uleb128	4
      0006CA 02                    4983 	.db	2
      0006CB 91                    4984 	.db	145
      0006CC 04                    4985 	.sleb128	4
      0006CD 4E 65 77 53 74 61 74  4986 	.ascii "NewState"
             65
      0006D5 00                    4987 	.db	0
      0006D6 00 00 00 B2           4988 	.dw	0,178
      0006DA 06                    4989 	.uleb128	6
      0006DB 06                    4990 	.uleb128	6
      0006DC 00                    4991 	.uleb128	0
      0006DD 03                    4992 	.uleb128	3
      0006DE 00 00 07 1C           4993 	.dw	0,1820
      0006E2 54 49 4D 32 5F 47 65  4994 	.ascii "TIM2_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      0006F4 00                    4995 	.db	0
      0006F5 00 00r04r51           4996 	.dw	0,(_TIM2_GenerateEvent)
      0006F9 00 00r04r6A           4997 	.dw	0,(XG$TIM2_GenerateEvent$0$0+7)
      0006FD 01                    4998 	.db	1
      0006FE 00 00r01rF4           4999 	.dw	0,(Ldebug_loc_start+500)
      000702 04                    5000 	.uleb128	4
      000703 02                    5001 	.db	2
      000704 91                    5002 	.db	145
      000705 04                    5003 	.sleb128	4
      000706 54 49 4D 32 5F 45 76  5004 	.ascii "TIM2_EventSource"
             65 6E 74 53 6F 75 72
             63 65
      000716 00                    5005 	.db	0
      000717 00 00 00 B2           5006 	.dw	0,178
      00071B 00                    5007 	.uleb128	0
      00071C 03                    5008 	.uleb128	3
      00071D 00 00 07 60           5009 	.dw	0,1888
      000721 54 49 4D 32 5F 4F 43  5010 	.ascii "TIM2_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      000737 00                    5011 	.db	0
      000738 00 00r04r6A           5012 	.dw	0,(_TIM2_OC1PolarityConfig)
      00073C 00 00r04r91           5013 	.dw	0,(XG$TIM2_OC1PolarityConfig$0$0+7)
      000740 01                    5014 	.db	1
      000741 00 00r01rE0           5015 	.dw	0,(Ldebug_loc_start+480)
      000745 04                    5016 	.uleb128	4
      000746 02                    5017 	.db	2
      000747 91                    5018 	.db	145
      000748 04                    5019 	.sleb128	4
      000749 54 49 4D 32 5F 4F 43  5020 	.ascii "TIM2_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      000758 00                    5021 	.db	0
      000759 00 00 00 B2           5022 	.dw	0,178
      00075D 06                    5023 	.uleb128	6
      00075E 06                    5024 	.uleb128	6
      00075F 00                    5025 	.uleb128	0
      000760 03                    5026 	.uleb128	3
      000761 00 00 07 A4           5027 	.dw	0,1956
      000765 54 49 4D 32 5F 4F 43  5028 	.ascii "TIM2_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      00077B 00                    5029 	.db	0
      00077C 00 00r04r91           5030 	.dw	0,(_TIM2_OC2PolarityConfig)
      000780 00 00r04rB8           5031 	.dw	0,(XG$TIM2_OC2PolarityConfig$0$0+7)
      000784 01                    5032 	.db	1
      000785 00 00r01rCC           5033 	.dw	0,(Ldebug_loc_start+460)
      000789 04                    5034 	.uleb128	4
      00078A 02                    5035 	.db	2
      00078B 91                    5036 	.db	145
      00078C 04                    5037 	.sleb128	4
      00078D 54 49 4D 32 5F 4F 43  5038 	.ascii "TIM2_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      00079C 00                    5039 	.db	0
      00079D 00 00 00 B2           5040 	.dw	0,178
      0007A1 06                    5041 	.uleb128	6
      0007A2 06                    5042 	.uleb128	6
      0007A3 00                    5043 	.uleb128	0
      0007A4 03                    5044 	.uleb128	3
      0007A5 00 00 07 E8           5045 	.dw	0,2024
      0007A9 54 49 4D 32 5F 4F 43  5046 	.ascii "TIM2_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0007BF 00                    5047 	.db	0
      0007C0 00 00r04rB8           5048 	.dw	0,(_TIM2_OC3PolarityConfig)
      0007C4 00 00r04rDF           5049 	.dw	0,(XG$TIM2_OC3PolarityConfig$0$0+7)
      0007C8 01                    5050 	.db	1
      0007C9 00 00r01rB8           5051 	.dw	0,(Ldebug_loc_start+440)
      0007CD 04                    5052 	.uleb128	4
      0007CE 02                    5053 	.db	2
      0007CF 91                    5054 	.db	145
      0007D0 04                    5055 	.sleb128	4
      0007D1 54 49 4D 32 5F 4F 43  5056 	.ascii "TIM2_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0007E0 00                    5057 	.db	0
      0007E1 00 00 00 B2           5058 	.dw	0,178
      0007E5 06                    5059 	.uleb128	6
      0007E6 06                    5060 	.uleb128	6
      0007E7 00                    5061 	.uleb128	0
      0007E8 03                    5062 	.uleb128	3
      0007E9 00 00 08 41           5063 	.dw	0,2113
      0007ED 54 49 4D 32 5F 43 43  5064 	.ascii "TIM2_CCxCmd"
             78 43 6D 64
      0007F8 00                    5065 	.db	0
      0007F9 00 00r04rDF           5066 	.dw	0,(_TIM2_CCxCmd)
      0007FD 00 00r05r30           5067 	.dw	0,(XG$TIM2_CCxCmd$0$0+7)
      000801 01                    5068 	.db	1
      000802 00 00r01rA4           5069 	.dw	0,(Ldebug_loc_start+420)
      000806 04                    5070 	.uleb128	4
      000807 02                    5071 	.db	2
      000808 91                    5072 	.db	145
      000809 04                    5073 	.sleb128	4
      00080A 54 49 4D 32 5F 43 68  5074 	.ascii "TIM2_Channel"
             61 6E 6E 65 6C
      000816 00                    5075 	.db	0
      000817 00 00 00 B2           5076 	.dw	0,178
      00081B 04                    5077 	.uleb128	4
      00081C 02                    5078 	.db	2
      00081D 91                    5079 	.db	145
      00081E 05                    5080 	.sleb128	5
      00081F 4E 65 77 53 74 61 74  5081 	.ascii "NewState"
             65
      000827 00                    5082 	.db	0
      000828 00 00 00 B2           5083 	.dw	0,178
      00082C 08                    5084 	.uleb128	8
      00082D 00 00 08 34           5085 	.dw	0,2100
      000831 06                    5086 	.uleb128	6
      000832 06                    5087 	.uleb128	6
      000833 00                    5088 	.uleb128	0
      000834 08                    5089 	.uleb128	8
      000835 00 00 08 3C           5090 	.dw	0,2108
      000839 06                    5091 	.uleb128	6
      00083A 06                    5092 	.uleb128	6
      00083B 00                    5093 	.uleb128	0
      00083C 09                    5094 	.uleb128	9
      00083D 06                    5095 	.uleb128	6
      00083E 06                    5096 	.uleb128	6
      00083F 00                    5097 	.uleb128	0
      000840 00                    5098 	.uleb128	0
      000841 03                    5099 	.uleb128	3
      000842 00 00 08 90           5100 	.dw	0,2192
      000846 54 49 4D 32 5F 53 65  5101 	.ascii "TIM2_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      000855 00                    5102 	.db	0
      000856 00 00r05r30           5103 	.dw	0,(_TIM2_SelectOCxM)
      00085A 00 00r05r84           5104 	.dw	0,(XG$TIM2_SelectOCxM$0$0+7)
      00085E 01                    5105 	.db	1
      00085F 00 00r01r90           5106 	.dw	0,(Ldebug_loc_start+400)
      000863 04                    5107 	.uleb128	4
      000864 02                    5108 	.db	2
      000865 91                    5109 	.db	145
      000866 04                    5110 	.sleb128	4
      000867 54 49 4D 32 5F 43 68  5111 	.ascii "TIM2_Channel"
             61 6E 6E 65 6C
      000873 00                    5112 	.db	0
      000874 00 00 00 B2           5113 	.dw	0,178
      000878 04                    5114 	.uleb128	4
      000879 02                    5115 	.db	2
      00087A 91                    5116 	.db	145
      00087B 05                    5117 	.sleb128	5
      00087C 54 49 4D 32 5F 4F 43  5118 	.ascii "TIM2_OCMode"
             4D 6F 64 65
      000887 00                    5119 	.db	0
      000888 00 00 00 B2           5120 	.dw	0,178
      00088C 06                    5121 	.uleb128	6
      00088D 06                    5122 	.uleb128	6
      00088E 06                    5123 	.uleb128	6
      00088F 00                    5124 	.uleb128	0
      000890 03                    5125 	.uleb128	3
      000891 00 00 08 C3           5126 	.dw	0,2243
      000895 54 49 4D 32 5F 53 65  5127 	.ascii "TIM2_SetCounter"
             74 43 6F 75 6E 74 65
             72
      0008A4 00                    5128 	.db	0
      0008A5 00 00r05r84           5129 	.dw	0,(_TIM2_SetCounter)
      0008A9 00 00r05rA9           5130 	.dw	0,(XG$TIM2_SetCounter$0$0+7)
      0008AD 01                    5131 	.db	1
      0008AE 00 00r01r7C           5132 	.dw	0,(Ldebug_loc_start+380)
      0008B2 04                    5133 	.uleb128	4
      0008B3 02                    5134 	.db	2
      0008B4 91                    5135 	.db	145
      0008B5 04                    5136 	.sleb128	4
      0008B6 43 6F 75 6E 74 65 72  5137 	.ascii "Counter"
      0008BD 00                    5138 	.db	0
      0008BE 00 00 00 C3           5139 	.dw	0,195
      0008C2 00                    5140 	.uleb128	0
      0008C3 03                    5141 	.uleb128	3
      0008C4 00 00 08 FC           5142 	.dw	0,2300
      0008C8 54 49 4D 32 5F 53 65  5143 	.ascii "TIM2_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      0008DA 00                    5144 	.db	0
      0008DB 00 00r05rA9           5145 	.dw	0,(_TIM2_SetAutoreload)
      0008DF 00 00r05rCE           5146 	.dw	0,(XG$TIM2_SetAutoreload$0$0+7)
      0008E3 01                    5147 	.db	1
      0008E4 00 00r01r68           5148 	.dw	0,(Ldebug_loc_start+360)
      0008E8 04                    5149 	.uleb128	4
      0008E9 02                    5150 	.db	2
      0008EA 91                    5151 	.db	145
      0008EB 04                    5152 	.sleb128	4
      0008EC 41 75 74 6F 72 65 6C  5153 	.ascii "Autoreload"
             6F 61 64
      0008F6 00                    5154 	.db	0
      0008F7 00 00 00 C3           5155 	.dw	0,195
      0008FB 00                    5156 	.uleb128	0
      0008FC 03                    5157 	.uleb128	3
      0008FD 00 00 09 31           5158 	.dw	0,2353
      000901 54 49 4D 32 5F 53 65  5159 	.ascii "TIM2_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      000911 00                    5160 	.db	0
      000912 00 00r05rCE           5161 	.dw	0,(_TIM2_SetCompare1)
      000916 00 00r05rF3           5162 	.dw	0,(XG$TIM2_SetCompare1$0$0+7)
      00091A 01                    5163 	.db	1
      00091B 00 00r01r54           5164 	.dw	0,(Ldebug_loc_start+340)
      00091F 04                    5165 	.uleb128	4
      000920 02                    5166 	.db	2
      000921 91                    5167 	.db	145
      000922 04                    5168 	.sleb128	4
      000923 43 6F 6D 70 61 72 65  5169 	.ascii "Compare1"
             31
      00092B 00                    5170 	.db	0
      00092C 00 00 00 C3           5171 	.dw	0,195
      000930 00                    5172 	.uleb128	0
      000931 03                    5173 	.uleb128	3
      000932 00 00 09 66           5174 	.dw	0,2406
      000936 54 49 4D 32 5F 53 65  5175 	.ascii "TIM2_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      000946 00                    5176 	.db	0
      000947 00 00r05rF3           5177 	.dw	0,(_TIM2_SetCompare2)
      00094B 00 00r06r18           5178 	.dw	0,(XG$TIM2_SetCompare2$0$0+7)
      00094F 01                    5179 	.db	1
      000950 00 00r01r40           5180 	.dw	0,(Ldebug_loc_start+320)
      000954 04                    5181 	.uleb128	4
      000955 02                    5182 	.db	2
      000956 91                    5183 	.db	145
      000957 04                    5184 	.sleb128	4
      000958 43 6F 6D 70 61 72 65  5185 	.ascii "Compare2"
             32
      000960 00                    5186 	.db	0
      000961 00 00 00 C3           5187 	.dw	0,195
      000965 00                    5188 	.uleb128	0
      000966 03                    5189 	.uleb128	3
      000967 00 00 09 9B           5190 	.dw	0,2459
      00096B 54 49 4D 32 5F 53 65  5191 	.ascii "TIM2_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      00097B 00                    5192 	.db	0
      00097C 00 00r06r18           5193 	.dw	0,(_TIM2_SetCompare3)
      000980 00 00r06r3D           5194 	.dw	0,(XG$TIM2_SetCompare3$0$0+7)
      000984 01                    5195 	.db	1
      000985 00 00r01r2C           5196 	.dw	0,(Ldebug_loc_start+300)
      000989 04                    5197 	.uleb128	4
      00098A 02                    5198 	.db	2
      00098B 91                    5199 	.db	145
      00098C 04                    5200 	.sleb128	4
      00098D 43 6F 6D 70 61 72 65  5201 	.ascii "Compare3"
             33
      000995 00                    5202 	.db	0
      000996 00 00 00 C3           5203 	.dw	0,195
      00099A 00                    5204 	.uleb128	0
      00099B 03                    5205 	.uleb128	3
      00099C 00 00 09 DD           5206 	.dw	0,2525
      0009A0 54 49 4D 32 5F 53 65  5207 	.ascii "TIM2_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      0009B4 00                    5208 	.db	0
      0009B5 00 00r06r3D           5209 	.dw	0,(_TIM2_SetIC1Prescaler)
      0009B9 00 00r06r5C           5210 	.dw	0,(XG$TIM2_SetIC1Prescaler$0$0+7)
      0009BD 01                    5211 	.db	1
      0009BE 00 00r01r18           5212 	.dw	0,(Ldebug_loc_start+280)
      0009C2 04                    5213 	.uleb128	4
      0009C3 02                    5214 	.db	2
      0009C4 91                    5215 	.db	145
      0009C5 04                    5216 	.sleb128	4
      0009C6 54 49 4D 32 5F 49 43  5217 	.ascii "TIM2_IC1Prescaler"
             31 50 72 65 73 63 61
             6C 65 72
      0009D7 00                    5218 	.db	0
      0009D8 00 00 00 B2           5219 	.dw	0,178
      0009DC 00                    5220 	.uleb128	0
      0009DD 03                    5221 	.uleb128	3
      0009DE 00 00 0A 1F           5222 	.dw	0,2591
      0009E2 54 49 4D 32 5F 53 65  5223 	.ascii "TIM2_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      0009F6 00                    5224 	.db	0
      0009F7 00 00r06r5C           5225 	.dw	0,(_TIM2_SetIC2Prescaler)
      0009FB 00 00r06r7B           5226 	.dw	0,(XG$TIM2_SetIC2Prescaler$0$0+7)
      0009FF 01                    5227 	.db	1
      000A00 00 00r01r04           5228 	.dw	0,(Ldebug_loc_start+260)
      000A04 04                    5229 	.uleb128	4
      000A05 02                    5230 	.db	2
      000A06 91                    5231 	.db	145
      000A07 04                    5232 	.sleb128	4
      000A08 54 49 4D 32 5F 49 43  5233 	.ascii "TIM2_IC2Prescaler"
             32 50 72 65 73 63 61
             6C 65 72
      000A19 00                    5234 	.db	0
      000A1A 00 00 00 B2           5235 	.dw	0,178
      000A1E 00                    5236 	.uleb128	0
      000A1F 03                    5237 	.uleb128	3
      000A20 00 00 0A 61           5238 	.dw	0,2657
      000A24 54 49 4D 32 5F 53 65  5239 	.ascii "TIM2_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      000A38 00                    5240 	.db	0
      000A39 00 00r06r7B           5241 	.dw	0,(_TIM2_SetIC3Prescaler)
      000A3D 00 00r06r9A           5242 	.dw	0,(XG$TIM2_SetIC3Prescaler$0$0+7)
      000A41 01                    5243 	.db	1
      000A42 00 00r00rF0           5244 	.dw	0,(Ldebug_loc_start+240)
      000A46 04                    5245 	.uleb128	4
      000A47 02                    5246 	.db	2
      000A48 91                    5247 	.db	145
      000A49 04                    5248 	.sleb128	4
      000A4A 54 49 4D 32 5F 49 43  5249 	.ascii "TIM2_IC3Prescaler"
             33 50 72 65 73 63 61
             6C 65 72
      000A5B 00                    5250 	.db	0
      000A5C 00 00 00 B2           5251 	.dw	0,178
      000A60 00                    5252 	.uleb128	0
      000A61 0A                    5253 	.uleb128	10
      000A62 00 00 0A B4           5254 	.dw	0,2740
      000A66 54 49 4D 32 5F 47 65  5255 	.ascii "TIM2_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      000A76 00                    5256 	.db	0
      000A77 00 00r06r9A           5257 	.dw	0,(_TIM2_GetCapture1)
      000A7B 00 00r06rCA           5258 	.dw	0,(XG$TIM2_GetCapture1$0$0+7)
      000A7F 01                    5259 	.db	1
      000A80 00 00r00rDC           5260 	.dw	0,(Ldebug_loc_start+220)
      000A84 00 00 00 C3           5261 	.dw	0,195
      000A88 0B                    5262 	.uleb128	11
      000A89 74 6D 70 63 63 72 31  5263 	.ascii "tmpccr1"
      000A90 00                    5264 	.db	0
      000A91 00 00 00 C3           5265 	.dw	0,195
      000A95 07                    5266 	.uleb128	7
      000A96 01                    5267 	.db	1
      000A97 51                    5268 	.db	81
      000A98 74 6D 70 63 63 72 31  5269 	.ascii "tmpccr1l"
             6C
      000AA0 00                    5270 	.db	0
      000AA1 00 00 00 B2           5271 	.dw	0,178
      000AA5 0B                    5272 	.uleb128	11
      000AA6 74 6D 70 63 63 72 31  5273 	.ascii "tmpccr1h"
             68
      000AAE 00                    5274 	.db	0
      000AAF 00 00 00 B2           5275 	.dw	0,178
      000AB3 00                    5276 	.uleb128	0
      000AB4 0A                    5277 	.uleb128	10
      000AB5 00 00 0B 07           5278 	.dw	0,2823
      000AB9 54 49 4D 32 5F 47 65  5279 	.ascii "TIM2_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      000AC9 00                    5280 	.db	0
      000ACA 00 00r06rCA           5281 	.dw	0,(_TIM2_GetCapture2)
      000ACE 00 00r06rFA           5282 	.dw	0,(XG$TIM2_GetCapture2$0$0+7)
      000AD2 01                    5283 	.db	1
      000AD3 00 00r00rC8           5284 	.dw	0,(Ldebug_loc_start+200)
      000AD7 00 00 00 C3           5285 	.dw	0,195
      000ADB 0B                    5286 	.uleb128	11
      000ADC 74 6D 70 63 63 72 32  5287 	.ascii "tmpccr2"
      000AE3 00                    5288 	.db	0
      000AE4 00 00 00 C3           5289 	.dw	0,195
      000AE8 07                    5290 	.uleb128	7
      000AE9 01                    5291 	.db	1
      000AEA 51                    5292 	.db	81
      000AEB 74 6D 70 63 63 72 32  5293 	.ascii "tmpccr2l"
             6C
      000AF3 00                    5294 	.db	0
      000AF4 00 00 00 B2           5295 	.dw	0,178
      000AF8 0B                    5296 	.uleb128	11
      000AF9 74 6D 70 63 63 72 32  5297 	.ascii "tmpccr2h"
             68
      000B01 00                    5298 	.db	0
      000B02 00 00 00 B2           5299 	.dw	0,178
      000B06 00                    5300 	.uleb128	0
      000B07 0A                    5301 	.uleb128	10
      000B08 00 00 0B 5A           5302 	.dw	0,2906
      000B0C 54 49 4D 32 5F 47 65  5303 	.ascii "TIM2_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      000B1C 00                    5304 	.db	0
      000B1D 00 00r06rFA           5305 	.dw	0,(_TIM2_GetCapture3)
      000B21 00 00r07r2A           5306 	.dw	0,(XG$TIM2_GetCapture3$0$0+7)
      000B25 01                    5307 	.db	1
      000B26 00 00r00rB4           5308 	.dw	0,(Ldebug_loc_start+180)
      000B2A 00 00 00 C3           5309 	.dw	0,195
      000B2E 0B                    5310 	.uleb128	11
      000B2F 74 6D 70 63 63 72 33  5311 	.ascii "tmpccr3"
      000B36 00                    5312 	.db	0
      000B37 00 00 00 C3           5313 	.dw	0,195
      000B3B 07                    5314 	.uleb128	7
      000B3C 01                    5315 	.db	1
      000B3D 51                    5316 	.db	81
      000B3E 74 6D 70 63 63 72 33  5317 	.ascii "tmpccr3l"
             6C
      000B46 00                    5318 	.db	0
      000B47 00 00 00 B2           5319 	.dw	0,178
      000B4B 0B                    5320 	.uleb128	11
      000B4C 74 6D 70 63 63 72 33  5321 	.ascii "tmpccr3h"
             68
      000B54 00                    5322 	.db	0
      000B55 00 00 00 B2           5323 	.dw	0,178
      000B59 00                    5324 	.uleb128	0
      000B5A 0A                    5325 	.uleb128	10
      000B5B 00 00 0B 91           5326 	.dw	0,2961
      000B5F 54 49 4D 32 5F 47 65  5327 	.ascii "TIM2_GetCounter"
             74 43 6F 75 6E 74 65
             72
      000B6E 00                    5328 	.db	0
      000B6F 00 00r07r2A           5329 	.dw	0,(_TIM2_GetCounter)
      000B73 00 00r07r58           5330 	.dw	0,(XG$TIM2_GetCounter$0$0+7)
      000B77 01                    5331 	.db	1
      000B78 00 00r00rA0           5332 	.dw	0,(Ldebug_loc_start+160)
      000B7C 00 00 00 C3           5333 	.dw	0,195
      000B80 07                    5334 	.uleb128	7
      000B81 02                    5335 	.db	2
      000B82 91                    5336 	.db	145
      000B83 7C                    5337 	.sleb128	-4
      000B84 74 6D 70 63 6E 74 72  5338 	.ascii "tmpcntr"
      000B8B 00                    5339 	.db	0
      000B8C 00 00 00 C3           5340 	.dw	0,195
      000B90 00                    5341 	.uleb128	0
      000B91 0C                    5342 	.uleb128	12
      000B92 54 49 4D 32 5F 47 65  5343 	.ascii "TIM2_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      000BA3 00                    5344 	.db	0
      000BA4 00 00r07r58           5345 	.dw	0,(_TIM2_GetPrescaler)
      000BA8 00 00r07r6F           5346 	.dw	0,(XG$TIM2_GetPrescaler$0$0+7)
      000BAC 01                    5347 	.db	1
      000BAD 00 00r00r8C           5348 	.dw	0,(Ldebug_loc_start+140)
      000BB1 00 00 00 B2           5349 	.dw	0,178
      000BB5 0A                    5350 	.uleb128	10
      000BB6 00 00 0C 2C           5351 	.dw	0,3116
      000BBA 54 49 4D 32 5F 47 65  5352 	.ascii "TIM2_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      000BCC 00                    5353 	.db	0
      000BCD 00 00r07r6F           5354 	.dw	0,(_TIM2_GetFlagStatus)
      000BD1 00 00r07rA8           5355 	.dw	0,(XG$TIM2_GetFlagStatus$0$0+7)
      000BD5 01                    5356 	.db	1
      000BD6 00 00r00r78           5357 	.dw	0,(Ldebug_loc_start+120)
      000BDA 00 00 00 B2           5358 	.dw	0,178
      000BDE 04                    5359 	.uleb128	4
      000BDF 02                    5360 	.db	2
      000BE0 91                    5361 	.db	145
      000BE1 04                    5362 	.sleb128	4
      000BE2 54 49 4D 32 5F 46 4C  5363 	.ascii "TIM2_FLAG"
             41 47
      000BEB 00                    5364 	.db	0
      000BEC 00 00 00 C3           5365 	.dw	0,195
      000BF0 06                    5366 	.uleb128	6
      000BF1 06                    5367 	.uleb128	6
      000BF2 07                    5368 	.uleb128	7
      000BF3 01                    5369 	.db	1
      000BF4 51                    5370 	.db	81
      000BF5 62 69 74 73 74 61 74  5371 	.ascii "bitstatus"
             75 73
      000BFE 00                    5372 	.db	0
      000BFF 00 00 00 B2           5373 	.dw	0,178
      000C03 07                    5374 	.uleb128	7
      000C04 02                    5375 	.db	2
      000C05 91                    5376 	.db	145
      000C06 7C                    5377 	.sleb128	-4
      000C07 74 69 6D 32 5F 66 6C  5378 	.ascii "tim2_flag_l"
             61 67 5F 6C
      000C12 00                    5379 	.db	0
      000C13 00 00 00 B2           5380 	.dw	0,178
      000C17 07                    5381 	.uleb128	7
      000C18 02                    5382 	.db	2
      000C19 91                    5383 	.db	145
      000C1A 7B                    5384 	.sleb128	-5
      000C1B 74 69 6D 32 5F 66 6C  5385 	.ascii "tim2_flag_h"
             61 67 5F 68
      000C26 00                    5386 	.db	0
      000C27 00 00 00 B2           5387 	.dw	0,178
      000C2B 00                    5388 	.uleb128	0
      000C2C 03                    5389 	.uleb128	3
      000C2D 00 00 0C 60           5390 	.dw	0,3168
      000C31 54 49 4D 32 5F 43 6C  5391 	.ascii "TIM2_ClearFlag"
             65 61 72 46 6C 61 67
      000C3F 00                    5392 	.db	0
      000C40 00 00r07rA8           5393 	.dw	0,(_TIM2_ClearFlag)
      000C44 00 00r07rCF           5394 	.dw	0,(XG$TIM2_ClearFlag$0$0+7)
      000C48 01                    5395 	.db	1
      000C49 00 00r00r64           5396 	.dw	0,(Ldebug_loc_start+100)
      000C4D 04                    5397 	.uleb128	4
      000C4E 02                    5398 	.db	2
      000C4F 91                    5399 	.db	145
      000C50 04                    5400 	.sleb128	4
      000C51 54 49 4D 32 5F 46 4C  5401 	.ascii "TIM2_FLAG"
             41 47
      000C5A 00                    5402 	.db	0
      000C5B 00 00 00 C3           5403 	.dw	0,195
      000C5F 00                    5404 	.uleb128	0
      000C60 0A                    5405 	.uleb128	10
      000C61 00 00 0C D6           5406 	.dw	0,3286
      000C65 54 49 4D 32 5F 47 65  5407 	.ascii "TIM2_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      000C75 00                    5408 	.db	0
      000C76 00 00r07rCF           5409 	.dw	0,(_TIM2_GetITStatus)
      000C7A 00 00r07rFF           5410 	.dw	0,(XG$TIM2_GetITStatus$0$0+7)
      000C7E 01                    5411 	.db	1
      000C7F 00 00r00r50           5412 	.dw	0,(Ldebug_loc_start+80)
      000C83 00 00 00 B2           5413 	.dw	0,178
      000C87 04                    5414 	.uleb128	4
      000C88 02                    5415 	.db	2
      000C89 91                    5416 	.db	145
      000C8A 04                    5417 	.sleb128	4
      000C8B 54 49 4D 32 5F 49 54  5418 	.ascii "TIM2_IT"
      000C92 00                    5419 	.db	0
      000C93 00 00 00 B2           5420 	.dw	0,178
      000C97 06                    5421 	.uleb128	6
      000C98 06                    5422 	.uleb128	6
      000C99 07                    5423 	.uleb128	7
      000C9A 01                    5424 	.db	1
      000C9B 51                    5425 	.db	81
      000C9C 62 69 74 73 74 61 74  5426 	.ascii "bitstatus"
             75 73
      000CA5 00                    5427 	.db	0
      000CA6 00 00 00 B2           5428 	.dw	0,178
      000CAA 07                    5429 	.uleb128	7
      000CAB 02                    5430 	.db	2
      000CAC 91                    5431 	.db	145
      000CAD 7F                    5432 	.sleb128	-1
      000CAE 54 49 4D 32 5F 69 74  5433 	.ascii "TIM2_itStatus"
             53 74 61 74 75 73
      000CBB 00                    5434 	.db	0
      000CBC 00 00 00 B2           5435 	.dw	0,178
      000CC0 07                    5436 	.uleb128	7
      000CC1 01                    5437 	.db	1
      000CC2 51                    5438 	.db	81
      000CC3 54 49 4D 32 5F 69 74  5439 	.ascii "TIM2_itEnable"
             45 6E 61 62 6C 65
      000CD0 00                    5440 	.db	0
      000CD1 00 00 00 B2           5441 	.dw	0,178
      000CD5 00                    5442 	.uleb128	0
      000CD6 03                    5443 	.uleb128	3
      000CD7 00 00 0D 10           5444 	.dw	0,3344
      000CDB 54 49 4D 32 5F 43 6C  5445 	.ascii "TIM2_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      000CF1 00                    5446 	.db	0
      000CF2 00 00r07rFF           5447 	.dw	0,(_TIM2_ClearITPendingBit)
      000CF6 00 00r08r19           5448 	.dw	0,(XG$TIM2_ClearITPendingBit$0$0+7)
      000CFA 01                    5449 	.db	1
      000CFB 00 00r00r3C           5450 	.dw	0,(Ldebug_loc_start+60)
      000CFF 04                    5451 	.uleb128	4
      000D00 02                    5452 	.db	2
      000D01 91                    5453 	.db	145
      000D02 04                    5454 	.sleb128	4
      000D03 54 49 4D 32 5F 49 54  5455 	.ascii "TIM2_IT"
      000D0A 00                    5456 	.db	0
      000D0B 00 00 00 B2           5457 	.dw	0,178
      000D0F 00                    5458 	.uleb128	0
      000D10 03                    5459 	.uleb128	3
      000D11 00 00 0D 77           5460 	.dw	0,3447
      000D15 54 49 31 5F 43 6F 6E  5461 	.ascii "TI1_Config"
             66 69 67
      000D1F 00                    5462 	.db	0
      000D20 00 00r08r19           5463 	.dw	0,(_TI1_Config)
      000D24 00 00r08r5F           5464 	.dw	0,(XFstm8s_tim2$TI1_Config$0$0+7)
      000D28 00                    5465 	.db	0
      000D29 00 00r00r28           5466 	.dw	0,(Ldebug_loc_start+40)
      000D2D 04                    5467 	.uleb128	4
      000D2E 02                    5468 	.db	2
      000D2F 91                    5469 	.db	145
      000D30 04                    5470 	.sleb128	4
      000D31 54 49 4D 32 5F 49 43  5471 	.ascii "TIM2_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      000D40 00                    5472 	.db	0
      000D41 00 00 00 B2           5473 	.dw	0,178
      000D45 04                    5474 	.uleb128	4
      000D46 02                    5475 	.db	2
      000D47 91                    5476 	.db	145
      000D48 05                    5477 	.sleb128	5
      000D49 54 49 4D 32 5F 49 43  5478 	.ascii "TIM2_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      000D59 00                    5479 	.db	0
      000D5A 00 00 00 B2           5480 	.dw	0,178
      000D5E 04                    5481 	.uleb128	4
      000D5F 02                    5482 	.db	2
      000D60 91                    5483 	.db	145
      000D61 06                    5484 	.sleb128	6
      000D62 54 49 4D 32 5F 49 43  5485 	.ascii "TIM2_ICFilter"
             46 69 6C 74 65 72
      000D6F 00                    5486 	.db	0
      000D70 00 00 00 B2           5487 	.dw	0,178
      000D74 06                    5488 	.uleb128	6
      000D75 06                    5489 	.uleb128	6
      000D76 00                    5490 	.uleb128	0
      000D77 03                    5491 	.uleb128	3
      000D78 00 00 0D DE           5492 	.dw	0,3550
      000D7C 54 49 32 5F 43 6F 6E  5493 	.ascii "TI2_Config"
             66 69 67
      000D86 00                    5494 	.db	0
      000D87 00 00r08r5F           5495 	.dw	0,(_TI2_Config)
      000D8B 00 00r08rAB           5496 	.dw	0,(XFstm8s_tim2$TI2_Config$0$0+7)
      000D8F 00                    5497 	.db	0
      000D90 00 00r00r14           5498 	.dw	0,(Ldebug_loc_start+20)
      000D94 04                    5499 	.uleb128	4
      000D95 02                    5500 	.db	2
      000D96 91                    5501 	.db	145
      000D97 04                    5502 	.sleb128	4
      000D98 54 49 4D 32 5F 49 43  5503 	.ascii "TIM2_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      000DA7 00                    5504 	.db	0
      000DA8 00 00 00 B2           5505 	.dw	0,178
      000DAC 04                    5506 	.uleb128	4
      000DAD 02                    5507 	.db	2
      000DAE 91                    5508 	.db	145
      000DAF 05                    5509 	.sleb128	5
      000DB0 54 49 4D 32 5F 49 43  5510 	.ascii "TIM2_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      000DC0 00                    5511 	.db	0
      000DC1 00 00 00 B2           5512 	.dw	0,178
      000DC5 04                    5513 	.uleb128	4
      000DC6 02                    5514 	.db	2
      000DC7 91                    5515 	.db	145
      000DC8 06                    5516 	.sleb128	6
      000DC9 54 49 4D 32 5F 49 43  5517 	.ascii "TIM2_ICFilter"
             46 69 6C 74 65 72
      000DD6 00                    5518 	.db	0
      000DD7 00 00 00 B2           5519 	.dw	0,178
      000DDB 06                    5520 	.uleb128	6
      000DDC 06                    5521 	.uleb128	6
      000DDD 00                    5522 	.uleb128	0
      000DDE 0D                    5523 	.uleb128	13
      000DDF 54 49 33 5F 43 6F 6E  5524 	.ascii "TI3_Config"
             66 69 67
      000DE9 00                    5525 	.db	0
      000DEA 00 00r08rAB           5526 	.dw	0,(_TI3_Config)
      000DEE 00 00r08rF1           5527 	.dw	0,(XFstm8s_tim2$TI3_Config$0$0+7)
      000DF2 00                    5528 	.db	0
      000DF3 00 00r00r00           5529 	.dw	0,(Ldebug_loc_start)
      000DF7 04                    5530 	.uleb128	4
      000DF8 02                    5531 	.db	2
      000DF9 91                    5532 	.db	145
      000DFA 04                    5533 	.sleb128	4
      000DFB 54 49 4D 32 5F 49 43  5534 	.ascii "TIM2_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      000E0A 00                    5535 	.db	0
      000E0B 00 00 00 B2           5536 	.dw	0,178
      000E0F 04                    5537 	.uleb128	4
      000E10 02                    5538 	.db	2
      000E11 91                    5539 	.db	145
      000E12 05                    5540 	.sleb128	5
      000E13 54 49 4D 32 5F 49 43  5541 	.ascii "TIM2_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      000E23 00                    5542 	.db	0
      000E24 00 00 00 B2           5543 	.dw	0,178
      000E28 04                    5544 	.uleb128	4
      000E29 02                    5545 	.db	2
      000E2A 91                    5546 	.db	145
      000E2B 06                    5547 	.sleb128	6
      000E2C 54 49 4D 32 5F 49 43  5548 	.ascii "TIM2_ICFilter"
             46 69 6C 74 65 72
      000E39 00                    5549 	.db	0
      000E3A 00 00 00 B2           5550 	.dw	0,178
      000E3E 06                    5551 	.uleb128	6
      000E3F 06                    5552 	.uleb128	6
      000E40 00                    5553 	.uleb128	0
      000E41 00                    5554 	.uleb128	0
      000E42 00                    5555 	.uleb128	0
      000E43 00                    5556 	.uleb128	0
      000E44                       5557 Ldebug_info_end:
                                   5558 
                                   5559 	.area .debug_pubnames (NOLOAD)
      000000 00 00 03 D0           5560 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                       5561 Ldebug_pubnames_start:
      000004 00 02                 5562 	.dw	2
      000006 00 00r00r00           5563 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 0E 44           5564 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 48           5565 	.dw	0,72
      000012 54 49 4D 32 5F 44 65  5566 	.ascii "TIM2_DeInit"
             49 6E 69 74
      00001D 00                    5567 	.db	0
      00001E 00 00 00 62           5568 	.dw	0,98
      000022 54 49 4D 32 5F 54 69  5569 	.ascii "TIM2_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000033 00                    5570 	.db	0
      000034 00 00 00 D3           5571 	.dw	0,211
      000038 54 49 4D 32 5F 4F 43  5572 	.ascii "TIM2_OC1Init"
             31 49 6E 69 74
      000044 00                    5573 	.db	0
      000045 00 00 01 4B           5574 	.dw	0,331
      000049 54 49 4D 32 5F 4F 43  5575 	.ascii "TIM2_OC2Init"
             32 49 6E 69 74
      000055 00                    5576 	.db	0
      000056 00 00 01 C3           5577 	.dw	0,451
      00005A 54 49 4D 32 5F 4F 43  5578 	.ascii "TIM2_OC3Init"
             33 49 6E 69 74
      000066 00                    5579 	.db	0
      000067 00 00 02 3B           5580 	.dw	0,571
      00006B 54 49 4D 32 5F 49 43  5581 	.ascii "TIM2_ICInit"
             49 6E 69 74
      000076 00                    5582 	.db	0
      000077 00 00 02 D2           5583 	.dw	0,722
      00007B 54 49 4D 32 5F 50 57  5584 	.ascii "TIM2_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      00008A 00                    5585 	.db	0
      00008B 00 00 03 97           5586 	.dw	0,919
      00008F 54 49 4D 32 5F 43 6D  5587 	.ascii "TIM2_Cmd"
             64
      000097 00                    5588 	.db	0
      000098 00 00 03 C6           5589 	.dw	0,966
      00009C 54 49 4D 32 5F 49 54  5590 	.ascii "TIM2_ITConfig"
             43 6F 6E 66 69 67
      0000A9 00                    5591 	.db	0
      0000AA 00 00 04 0A           5592 	.dw	0,1034
      0000AE 54 49 4D 32 5F 55 70  5593 	.ascii "TIM2_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      0000C6 00                    5594 	.db	0
      0000C7 00 00 04 49           5595 	.dw	0,1097
      0000CB 54 49 4D 32 5F 55 70  5596 	.ascii "TIM2_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      0000E3 00                    5597 	.db	0
      0000E4 00 00 04 91           5598 	.dw	0,1169
      0000E8 54 49 4D 32 5F 53 65  5599 	.ascii "TIM2_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      0000FF 00                    5600 	.db	0
      000100 00 00 04 D2           5601 	.dw	0,1234
      000104 54 49 4D 32 5F 50 72  5602 	.ascii "TIM2_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      000118 00                    5603 	.db	0
      000119 00 00 05 27           5604 	.dw	0,1319
      00011D 54 49 4D 32 5F 46 6F  5605 	.ascii "TIM2_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      000131 00                    5606 	.db	0
      000132 00 00 05 69           5607 	.dw	0,1385
      000136 54 49 4D 32 5F 46 6F  5608 	.ascii "TIM2_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      00014A 00                    5609 	.db	0
      00014B 00 00 05 AB           5610 	.dw	0,1451
      00014F 54 49 4D 32 5F 46 6F  5611 	.ascii "TIM2_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      000163 00                    5612 	.db	0
      000164 00 00 05 ED           5613 	.dw	0,1517
      000168 54 49 4D 32 5F 41 52  5614 	.ascii "TIM2_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      00017D 00                    5615 	.db	0
      00017E 00 00 06 29           5616 	.dw	0,1577
      000182 54 49 4D 32 5F 4F 43  5617 	.ascii "TIM2_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000197 00                    5618 	.db	0
      000198 00 00 06 65           5619 	.dw	0,1637
      00019C 54 49 4D 32 5F 4F 43  5620 	.ascii "TIM2_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0001B1 00                    5621 	.db	0
      0001B2 00 00 06 A1           5622 	.dw	0,1697
      0001B6 54 49 4D 32 5F 4F 43  5623 	.ascii "TIM2_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0001CB 00                    5624 	.db	0
      0001CC 00 00 06 DD           5625 	.dw	0,1757
      0001D0 54 49 4D 32 5F 47 65  5626 	.ascii "TIM2_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      0001E2 00                    5627 	.db	0
      0001E3 00 00 07 1C           5628 	.dw	0,1820
      0001E7 54 49 4D 32 5F 4F 43  5629 	.ascii "TIM2_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0001FD 00                    5630 	.db	0
      0001FE 00 00 07 60           5631 	.dw	0,1888
      000202 54 49 4D 32 5F 4F 43  5632 	.ascii "TIM2_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      000218 00                    5633 	.db	0
      000219 00 00 07 A4           5634 	.dw	0,1956
      00021D 54 49 4D 32 5F 4F 43  5635 	.ascii "TIM2_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      000233 00                    5636 	.db	0
      000234 00 00 07 E8           5637 	.dw	0,2024
      000238 54 49 4D 32 5F 43 43  5638 	.ascii "TIM2_CCxCmd"
             78 43 6D 64
      000243 00                    5639 	.db	0
      000244 00 00 08 41           5640 	.dw	0,2113
      000248 54 49 4D 32 5F 53 65  5641 	.ascii "TIM2_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      000257 00                    5642 	.db	0
      000258 00 00 08 90           5643 	.dw	0,2192
      00025C 54 49 4D 32 5F 53 65  5644 	.ascii "TIM2_SetCounter"
             74 43 6F 75 6E 74 65
             72
      00026B 00                    5645 	.db	0
      00026C 00 00 08 C3           5646 	.dw	0,2243
      000270 54 49 4D 32 5F 53 65  5647 	.ascii "TIM2_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      000282 00                    5648 	.db	0
      000283 00 00 08 FC           5649 	.dw	0,2300
      000287 54 49 4D 32 5F 53 65  5650 	.ascii "TIM2_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      000297 00                    5651 	.db	0
      000298 00 00 09 31           5652 	.dw	0,2353
      00029C 54 49 4D 32 5F 53 65  5653 	.ascii "TIM2_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      0002AC 00                    5654 	.db	0
      0002AD 00 00 09 66           5655 	.dw	0,2406
      0002B1 54 49 4D 32 5F 53 65  5656 	.ascii "TIM2_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      0002C1 00                    5657 	.db	0
      0002C2 00 00 09 9B           5658 	.dw	0,2459
      0002C6 54 49 4D 32 5F 53 65  5659 	.ascii "TIM2_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      0002DA 00                    5660 	.db	0
      0002DB 00 00 09 DD           5661 	.dw	0,2525
      0002DF 54 49 4D 32 5F 53 65  5662 	.ascii "TIM2_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      0002F3 00                    5663 	.db	0
      0002F4 00 00 0A 1F           5664 	.dw	0,2591
      0002F8 54 49 4D 32 5F 53 65  5665 	.ascii "TIM2_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      00030C 00                    5666 	.db	0
      00030D 00 00 0A 61           5667 	.dw	0,2657
      000311 54 49 4D 32 5F 47 65  5668 	.ascii "TIM2_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      000321 00                    5669 	.db	0
      000322 00 00 0A B4           5670 	.dw	0,2740
      000326 54 49 4D 32 5F 47 65  5671 	.ascii "TIM2_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      000336 00                    5672 	.db	0
      000337 00 00 0B 07           5673 	.dw	0,2823
      00033B 54 49 4D 32 5F 47 65  5674 	.ascii "TIM2_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      00034B 00                    5675 	.db	0
      00034C 00 00 0B 5A           5676 	.dw	0,2906
      000350 54 49 4D 32 5F 47 65  5677 	.ascii "TIM2_GetCounter"
             74 43 6F 75 6E 74 65
             72
      00035F 00                    5678 	.db	0
      000360 00 00 0B 91           5679 	.dw	0,2961
      000364 54 49 4D 32 5F 47 65  5680 	.ascii "TIM2_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      000375 00                    5681 	.db	0
      000376 00 00 0B B5           5682 	.dw	0,2997
      00037A 54 49 4D 32 5F 47 65  5683 	.ascii "TIM2_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      00038C 00                    5684 	.db	0
      00038D 00 00 0C 2C           5685 	.dw	0,3116
      000391 54 49 4D 32 5F 43 6C  5686 	.ascii "TIM2_ClearFlag"
             65 61 72 46 6C 61 67
      00039F 00                    5687 	.db	0
      0003A0 00 00 0C 60           5688 	.dw	0,3168
      0003A4 54 49 4D 32 5F 47 65  5689 	.ascii "TIM2_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      0003B4 00                    5690 	.db	0
      0003B5 00 00 0C D6           5691 	.dw	0,3286
      0003B9 54 49 4D 32 5F 43 6C  5692 	.ascii "TIM2_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      0003CF 00                    5693 	.db	0
      0003D0 00 00 00 00           5694 	.dw	0,0
      0003D4                       5695 Ldebug_pubnames_end:
                                   5696 
                                   5697 	.area .debug_frame (NOLOAD)
      000000 00 00                 5698 	.dw	0
      000002 00 0E                 5699 	.dw	Ldebug_CIE_end-Ldebug_CIE_start
      000004                       5700 Ldebug_CIE_start:
      000004 FF FF                 5701 	.dw	0xffff
      000006 FF FF                 5702 	.dw	0xffff
      000008 01                    5703 	.db	1
      000009 00                    5704 	.db	0
      00000A 01                    5705 	.uleb128	1
      00000B 01                    5706 	.sleb128	1
      00000C 00                    5707 	.db	0
      00000D 0C                    5708 	.db	12
      00000E 00                    5709 	.uleb128	0
      00000F 00                    5710 	.uleb128	0
      000010 80                    5711 	.db	128
      000011 00                    5712 	.uleb128	0
      000012                       5713 Ldebug_CIE_end:
