#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jul  6 01:45:01 2023
# Process ID: 66900
# Current directory: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1
# Command line: vivado -log design_1_top_graph_top_rfi_C_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_graph_top_rfi_C_0_0.tcl
# Log file: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/design_1_top_graph_top_rfi_C_0_0.vds
# Journal file: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/vivado.jou
# Running On: pc-eii26, OS: Linux, CPU Frequency: 3601.507 MHz, CPU Physical cores: 4, Host memory: 33456 MB
#-----------------------------------------------------------
source design_1_top_graph_top_rfi_C_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/orenaud/preesm2/RFI/CodeFPGA/generated'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/orenaud/preesm2/RFI/CodeFPGA/generated' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/orenaud/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_top_graph_top_rfi_C_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 66923
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2614.816 ; gain = 0.000 ; free physical = 2471 ; free virtual = 16077
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_graph_top_rfi_C_0_0' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_top_graph_top_rfi_C_0_0/synth/design_1_top_graph_top_rfi_C_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_Acq_Im' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_Acq_Im.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_regslice_both' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_regslice_both' (1#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_Acq_Im' (2#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_Acq_Im.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_Acq_Real' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_Acq_Real.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_Acq_Real' (3#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_Acq_Real.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_s' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W' (4#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W' (5#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init' (6#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1' (7#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sortList' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sortList.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W' (8#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_1' (9#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_23_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_23_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/orenaud/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (10#1) [/home/orenaud/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip' (22#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1' (23#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_23_1' (24#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_23_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_38_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_38_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_38_1' (25#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_38_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_45_3' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_45_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_45_3' (26#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_45_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip' (35#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1' (36#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_sortList' (37#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_sortList.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1' (38#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115' (39#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2' (40#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3' (41#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip' (45#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1' (46#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip' (47#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1' (48#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip' (60#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1' (61#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip' (68#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1' (69#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_MADCpt_2048_3_double_s' (70#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_s' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W' (71#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_2' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_2' (72#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (73#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (74#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1' (75#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112' (76#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (77#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (78#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1' (79#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_3' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_3' (80#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' (81#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' (82#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' (83#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' (84#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' (85#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' (86#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' (87#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' (88#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' (89#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' (90#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' (91#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.v:6]
INFO: [Synth 8-3876] $readmem data file './top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.dat' is read successfully [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' (92#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_54s_6ns_54_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_54s_6ns_54_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_54s_6ns_54_5_1' (93#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_54s_6ns_54_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_71ns_4ns_75_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_71ns_4ns_75_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_71ns_4ns_75_5_1' (94#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_71ns_4ns_75_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_6ns_73ns_79_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_6ns_73ns_79_5_1' (95#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_83ns_6ns_89_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_83ns_6ns_89_5_1' (96#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_6ns_92ns_98_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_6ns_92ns_98_5_1' (97#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_6ns_87ns_93_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_6ns_87ns_93_5_1' (98#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_6ns_82ns_88_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_6ns_82ns_88_5_1' (99#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_6ns_77ns_83_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_6ns_77ns_83_5_1' (100#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_12s_80ns_90_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_12s_80ns_90_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_12s_80ns_90_5_1' (101#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_12s_80ns_90_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_40ns_40ns_80_2_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_40ns_40ns_80_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_40ns_40ns_80_2_1' (102#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_40ns_40ns_80_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_13s_71s_71_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_13s_71s_71_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_13s_71s_71_5_1' (103#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_13s_71s_71_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_43ns_36ns_79_3_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_43ns_36ns_79_3_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_43ns_36ns_79_3_1' (104#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_43ns_36ns_79_3_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_49ns_44ns_93_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_49ns_44ns_93_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_49ns_44ns_93_5_1' (105#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_49ns_44ns_93_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mul_50ns_50ns_100_5_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_50ns_50ns_100_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mul_50ns_50ns_100_5_1' (106#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_50ns_50ns_100_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0' (107#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1' (108#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_pow_generic_double_s' (109#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_pow_generic_double_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' (114#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1' (115#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_STDCpt_2048_3_double_s' (116#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_MAD_R' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_MAD_R.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_MAD_R' (117#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_MAD_R.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_STD_R' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_STD_R.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_STD_R' (118#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_STD_R.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_MAD_I' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_MAD_I.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_MAD_I' (119#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_MAD_I.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_STD_I' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_STD_I.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_STD_I' (120#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_STD_I.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_double_s' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W' (121#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_2' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_2' (122#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_1' (123#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_114' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_114.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_114' (124#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_114.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_3' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_3' (125#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1_ip' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1_ip' (126#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/ip/top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1' (127#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_RFIFilter_0_2048_double_s' (128#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_Res_Real' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_Res_Real.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_Res_Real' (129#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_Res_Real.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_Brd_Res_Im' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_Res_Im.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_Brd_Res_Im' (130#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_Brd_Res_Im.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fifo_w64_d4078_A' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_fifo_w64_d4078_A.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fifo_w64_d4078_A_ram' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_fifo_w64_d4078_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fifo_w64_d4078_A_ram' (131#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_fifo_w64_d4078_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fifo_w64_d4078_A' (132#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_fifo_w64_d4078_A.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fifo_w64_d8156_A' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_fifo_w64_d8156_A.v:50]
INFO: [Synth 8-6157] synthesizing module 'top_graph_top_rfi_C_fifo_w64_d8156_A_ram' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_fifo_w64_d8156_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fifo_w64_d8156_A_ram' (133#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_fifo_w64_d8156_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C_fifo_w64_d8156_A' (134#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_fifo_w64_d8156_A.v:50]
INFO: [Synth 8-6155] done synthesizing module 'top_graph_top_rfi_C' (135#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_graph_top_rfi_C_0_0' (136#1) [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_top_graph_top_rfi_C_0_0/synth/design_1_top_graph_top_rfi_C_0_0.v:58]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[18] in module carry_chain__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2856.188 ; gain = 241.371 ; free physical = 4036 ; free virtual = 17683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2856.188 ; gain = 241.371 ; free physical = 4080 ; free virtual = 17727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2856.188 ; gain = 241.371 ; free physical = 4080 ; free virtual = 17727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2856.188 ; gain = 0.000 ; free physical = 4208 ; free virtual = 17853
INFO: [Netlist 29-17] Analyzing 10133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_top_graph_top_rfi_C_0_0/constraints/top_graph_top_rfi_C_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_top_graph_top_rfi_C_0_0/constraints/top_graph_top_rfi_C_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3027.938 ; gain = 0.000 ; free physical = 4802 ; free virtual = 18446
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 127 instances were transformed.
  FDE => FDRE: 127 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3067.750 ; gain = 39.812 ; free physical = 4784 ; free virtual = 18428
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 3067.750 ; gain = 452.934 ; free physical = 4044 ; free virtual = 17689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 3067.750 ; gain = 452.934 ; free physical = 4044 ; free virtual = 17689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 3067.750 ; gain = 452.934 ; free physical = 4044 ; free virtual = 17689
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_12_reg_131_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.v:160]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_14_cast_i_reg_144_pp0_iter8_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.v:300]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_14_cast_i_reg_144_pp0_iter7_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.v:299]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_14_cast_i_reg_144_pp0_iter6_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.v:298]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_14_cast_i_reg_144_pp0_iter5_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.v:297]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_14_cast_i_reg_144_pp0_iter4_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.v:296]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_14_cast_i_reg_144_pp0_iter3_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.v:295]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_14_cast_i_reg_144_pp0_iter2_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.v:294]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_14_cast_i_reg_144_pp0_iter1_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.v:281]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_14_cast_i_reg_144_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.v:307]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_15_cast_i_reg_144_pp0_iter8_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.v:300]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_15_cast_i_reg_144_pp0_iter7_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.v:299]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_15_cast_i_reg_144_pp0_iter6_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.v:298]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_15_cast_i_reg_144_pp0_iter5_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.v:297]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_15_cast_i_reg_144_pp0_iter4_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.v:296]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_15_cast_i_reg_144_pp0_iter3_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.v:295]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_15_cast_i_reg_144_pp0_iter2_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.v:294]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_15_cast_i_reg_144_pp0_iter1_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.v:281]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_15_cast_i_reg_144_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.v:307]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_4_reg_131_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_2.v:160]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter146_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2586]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter145_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2585]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter144_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2584]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter143_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2583]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter142_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2582]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter141_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2581]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter140_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2580]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter139_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2578]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter138_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2577]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter137_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2576]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter136_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2575]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter135_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2574]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter134_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2573]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter133_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2572]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter132_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2571]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter131_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2570]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter130_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2569]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter129_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2567]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter128_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2566]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter127_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2565]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter126_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2564]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter125_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2563]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter124_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2562]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter123_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2561]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter122_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2560]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter121_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2559]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter120_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2558]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter119_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2556]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter118_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2555]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter117_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2554]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter116_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2553]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter115_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2552]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter114_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2551]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter113_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2550]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter112_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2549]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter111_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2548]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter110_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2547]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter109_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2545]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter108_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2544]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter107_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2543]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter106_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2542]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter105_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2541]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter104_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2540]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter103_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2539]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter102_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2538]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter101_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2537]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter100_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2536]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter99_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2536]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter98_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2678]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter97_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2677]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter96_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2676]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter95_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2675]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter94_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2674]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter93_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2673]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter92_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2672]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter91_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2671]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter90_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2670]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter89_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2668]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter88_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2667]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter87_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2666]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter86_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2665]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter85_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2664]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter84_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2663]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter83_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2662]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter82_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2661]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter81_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2660]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter80_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2659]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter79_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2657]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter78_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2656]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter77_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2655]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter76_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2654]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter75_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2653]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter74_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2652]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter73_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2651]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter72_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2650]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter71_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2649]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter70_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2648]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter69_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2646]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter68_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2645]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_5_cast_i_reg_182_pp0_iter67_reg_reg' and it is trimmed from '12' to '11' bits. [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.v:2644]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 3067.750 ; gain = 452.934 ; free physical = 4106 ; free virtual = 17761
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1:/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1:/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1:/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1:/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1:/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1:/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1:/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1:/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized5) to 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized5) to 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized20) to 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized20) to 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'top_graph_top_rfi_C_sortList:/sitodp_32ns_64_6_no_dsp_1_U36/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1:/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized5) to 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1:/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1:/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized5) to 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1:/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1:/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1:/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1:/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1:/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1:/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1:/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1:/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1:/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1:/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1:/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1:/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1:/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized5) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized5) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1:/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1:/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1:/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1:/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1:/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1:/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1:/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1:/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized5) to 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized5) to 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized20) to 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized20) to 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1:/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/RFIFilter_0_2048_double_U0/dadd_64ns_64ns_64_7_full_dsp_1_U210/top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/RFIFilter_0_2048_double_U0/dadd_64ns_64ns_64_7_full_dsp_1_U210/top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/RFIFilter_0_2048_double_U0/dadd_64ns_64ns_64_7_full_dsp_1_U210/top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/RFIFilter_0_2048_double_U0/dadd_64ns_64ns_64_7_full_dsp_1_U210/top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element mul_71ns_4ns_75_5_1_U86/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_71ns_4ns_75_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_13s_71s_71_5_1_U95/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_13s_71s_71_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_54s_6ns_54_5_1_U85/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_54s_6ns_54_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_71ns_4ns_75_5_1_U86/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_71ns_4ns_75_5_1.v:35]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "deviation_list_R_U/ram_reg" due to constant propagation. Old ram width 64 bits, new ram width 63 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "deviation_list_I_U/ram_reg" due to constant propagation. Old ram width 64 bits, new ram width 63 bits.
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[18]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[17]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[16]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[15]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[14]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[13]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[12]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[11]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[0]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[1]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[2]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[3]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[4]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[5]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[6]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[7]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[8]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[9]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/result_V_reg_397_reg[10]' (FDE) to 'grp_sortList_fu_202/trunc_ln58_reg_402_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/count_load_reg_428_reg[10]' (FDE) to 'grp_sortList_fu_202/empty_93_reg_433_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/count_load_reg_428_reg[9]' (FDE) to 'grp_sortList_fu_202/empty_93_reg_433_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/count_load_reg_428_reg[8]' (FDE) to 'grp_sortList_fu_202/empty_93_reg_433_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/count_load_reg_428_reg[7]' (FDE) to 'grp_sortList_fu_202/empty_93_reg_433_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/count_load_reg_428_reg[6]' (FDE) to 'grp_sortList_fu_202/empty_93_reg_433_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/count_load_reg_428_reg[5]' (FDE) to 'grp_sortList_fu_202/empty_93_reg_433_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/count_load_reg_428_reg[4]' (FDE) to 'grp_sortList_fu_202/empty_93_reg_433_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/count_load_reg_428_reg[3]' (FDE) to 'grp_sortList_fu_202/empty_93_reg_433_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/count_load_reg_428_reg[2]' (FDE) to 'grp_sortList_fu_202/empty_93_reg_433_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/count_load_reg_428_reg[1]' (FDE) to 'grp_sortList_fu_202/empty_93_reg_433_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_sortList_fu_202/count_load_reg_428_reg[0]' (FDE) to 'grp_sortList_fu_202/empty_93_reg_433_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fptrunc_64ns_32_2_no_dsp_1_U58/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fptrunc_64ns_32_2_no_dsp_1_U57/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_sortList_fu_202/\sitodp_32ns_64_6_no_dsp_1_U36/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'dadddsub_64ns_64ns_64_7_full_dsp_1_U61/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dadddsub_64ns_64ns_64_7_full_dsp_1_U61/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[55]'
INFO: [Synth 8-3886] merging instance 'dadddsub_64ns_64ns_64_7_full_dsp_1_U61/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadddsub_64ns_64ns_64_7_full_dsp_1_U61/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[54]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[63]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[63]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[0]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[1]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[2]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[3]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[4]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[5]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[6]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[7]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[8]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[9]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[10]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[11]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[12]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[13]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[14]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[15]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[52]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[16]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpext_32ns_64_2_no_dsp_1_U60/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[0]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[1]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[2]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[3]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[4]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[5]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[6]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[7]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[8]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[9]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[10]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[11]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[12]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[13]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[14]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[15]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[52]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[16]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpext_32ns_64_2_no_dsp_1_U59/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dadddsub_64ns_64ns_64_7_full_dsp_1_U61/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_sortList_fu_202/\grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113/dcmp_64ns_64ns_1_2_no_dsp_1_U24/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_sortList_fu_202/\grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113/dcmp_64ns_64ns_1_2_no_dsp_1_U24/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_sortList_fu_202/\grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113/dcmp_64ns_64ns_1_2_no_dsp_1_U24/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_sortList_fu_202/\grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113/dcmp_64ns_64ns_1_2_no_dsp_1_U24/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_sortList_fu_202/\grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113/dcmp_64ns_64ns_1_2_no_dsp_1_U24/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_sortList_fu_202/\grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113/dcmp_64ns_64ns_1_2_no_dsp_1_U24/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[62]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[61]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[52]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[53]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[54]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[55]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[55]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[56]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[57]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[58]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[59]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[62]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[61]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[52]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[53]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[54]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[55]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[55]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[56]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[57]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[58]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[59]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U63/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[17]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[18]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[19]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[20]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[21]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[22]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[23]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[24]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[25]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[26]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[27]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[28]' (FDE) to 'dmul_64ns_64ns_64_7_max_dsp_1_U64/din1_buf1_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_7_max_dsp_1_U64/\din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_7_max_dsp_1_U63/\din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_sortList_fu_202/\grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_sortList_fu_202/\grp_sortList_Pipeline_1_fu_108/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_7_max_dsp_1_U64/\top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst /i_synth/\MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dmul_64ns_64ns_64_7_max_dsp_1_U63/\top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/inst /i_synth/\MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_7_max_dsp_1_U64/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dmul_64ns_64ns_64_7_max_dsp_1_U63/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dadddsub_64ns_64ns_64_7_full_dsp_1_U62/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_sortList_fu_202/\grp_sortList_Pipeline_VITIS_LOOP_38_1_fu_121/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_sortList_fu_202/\grp_sortList_Pipeline_VITIS_LOOP_45_3_fu_129/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_sortList_fu_202/\grp_sortList_Pipeline_VITIS_LOOP_45_3_fu_129/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_sortList_fu_202/\grp_sortList_Pipeline_VITIS_LOOP_38_1_fu_121/ush_reg_386_reg[11] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_50ns_50ns_100_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_12s_80ns_90_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_40ns_40ns_80_2_1.v:24]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_73ns_79_5_1_U87/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_1_U88/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_92ns_98_5_1_U89/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_87ns_93_5_1_U90/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_82ns_88_5_1_U91/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_12s_80ns_90_5_1_U93/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_12s_80ns_90_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_77ns_83_5_1_U92/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_73ns_79_5_1_U87/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_83ns_6ns_89_5_1_U88/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_92ns_98_5_1_U89/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_87ns_93_5_1_U90/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_82ns_88_5_1_U91/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_6ns_77ns_83_5_1_U92/buff0_reg was removed.  [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.v:35]
DSP Report: Generating DSP mul_6ns_73ns_79_5_1_U87/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff0_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff0_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff0_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff0_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff0_reg.
DSP Report: operator mul_6ns_73ns_79_5_1_U87/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff0_reg.
DSP Report: operator mul_6ns_73ns_79_5_1_U87/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff0_reg.
DSP Report: Generating DSP mul_6ns_73ns_79_5_1_U87/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff1_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff1_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff1_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff1_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff1_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff1_reg.
DSP Report: operator mul_6ns_73ns_79_5_1_U87/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff1_reg.
DSP Report: operator mul_6ns_73ns_79_5_1_U87/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff1_reg.
DSP Report: Generating DSP mul_6ns_73ns_79_5_1_U87/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_73ns_79_5_1_U87/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U87/tmp_product.
DSP Report: register mul_6ns_73ns_79_5_1_U87/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U87/tmp_product.
DSP Report: register mul_6ns_73ns_79_5_1_U87/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U87/tmp_product.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/tmp_product.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/tmp_product.
DSP Report: operator mul_6ns_73ns_79_5_1_U87/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U87/tmp_product.
DSP Report: operator mul_6ns_73ns_79_5_1_U87/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U87/tmp_product.
DSP Report: Generating DSP mul_6ns_73ns_79_5_1_U87/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff2_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff2_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff2_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff2_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff2_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff2_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff0_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff2_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff2_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff2_reg.
DSP Report: register mul_6ns_73ns_79_5_1_U87/buff1_reg is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff2_reg.
DSP Report: operator mul_6ns_73ns_79_5_1_U87/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff2_reg.
DSP Report: operator mul_6ns_73ns_79_5_1_U87/tmp_product is absorbed into DSP mul_6ns_73ns_79_5_1_U87/buff2_reg.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U88/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff0_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff0_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff0_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff0_reg.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U88/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: operator mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: operator mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U88/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff1_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff1_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff1_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff1_reg.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U88/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: operator mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: operator mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/tmp_product.
DSP Report: Generating DSP mul_83ns_6ns_89_5_1_U88/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff0_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff2_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff2_reg.
DSP Report: register mul_83ns_6ns_89_5_1_U88/buff1_reg is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff2_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff2_reg.
DSP Report: operator mul_83ns_6ns_89_5_1_U88/tmp_product is absorbed into DSP mul_83ns_6ns_89_5_1_U88/buff2_reg.
DSP Report: Generating DSP mul_6ns_92ns_98_5_1_U89/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff0_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff0_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff0_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff0_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff0_reg.
DSP Report: operator mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff0_reg.
DSP Report: operator mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff0_reg.
DSP Report: Generating DSP mul_6ns_92ns_98_5_1_U89/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: operator mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: operator mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: Generating DSP mul_6ns_92ns_98_5_1_U89/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff1_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff1_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff1_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff1_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff1_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff1_reg.
DSP Report: operator mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff1_reg.
DSP Report: operator mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff1_reg.
DSP Report: Generating DSP mul_6ns_92ns_98_5_1_U89/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: operator mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: operator mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/tmp_product.
DSP Report: Generating DSP mul_6ns_92ns_98_5_1_U89/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff2_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff2_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff2_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff2_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff2_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff2_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff0_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff2_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff2_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff2_reg.
DSP Report: register mul_6ns_92ns_98_5_1_U89/buff1_reg is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff2_reg.
DSP Report: operator mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff2_reg.
DSP Report: operator mul_6ns_92ns_98_5_1_U89/tmp_product is absorbed into DSP mul_6ns_92ns_98_5_1_U89/buff2_reg.
DSP Report: Generating DSP mul_6ns_87ns_93_5_1_U90/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff0_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff0_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff0_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff0_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff0_reg.
DSP Report: operator mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff0_reg.
DSP Report: operator mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff0_reg.
DSP Report: Generating DSP mul_6ns_87ns_93_5_1_U90/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: operator mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: operator mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: Generating DSP mul_6ns_87ns_93_5_1_U90/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff1_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff1_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff1_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff1_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff1_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff1_reg.
DSP Report: operator mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff1_reg.
DSP Report: operator mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff1_reg.
DSP Report: Generating DSP mul_6ns_87ns_93_5_1_U90/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: operator mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: operator mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/tmp_product.
DSP Report: Generating DSP mul_6ns_87ns_93_5_1_U90/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff2_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff2_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff2_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff2_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff2_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff2_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff0_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff2_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff2_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff2_reg.
DSP Report: register mul_6ns_87ns_93_5_1_U90/buff1_reg is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff2_reg.
DSP Report: operator mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff2_reg.
DSP Report: operator mul_6ns_87ns_93_5_1_U90/tmp_product is absorbed into DSP mul_6ns_87ns_93_5_1_U90/buff2_reg.
DSP Report: Generating DSP mul_6ns_82ns_88_5_1_U91/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff0_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff0_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff0_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff0_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff0_reg.
DSP Report: operator mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff0_reg.
DSP Report: operator mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff0_reg.
DSP Report: Generating DSP mul_6ns_82ns_88_5_1_U91/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: operator mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: operator mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: Generating DSP mul_6ns_82ns_88_5_1_U91/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff1_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff1_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff1_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff1_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff1_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff1_reg.
DSP Report: operator mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff1_reg.
DSP Report: operator mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff1_reg.
DSP Report: Generating DSP mul_6ns_82ns_88_5_1_U91/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: operator mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: operator mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/tmp_product.
DSP Report: Generating DSP mul_6ns_82ns_88_5_1_U91/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff2_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff2_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff2_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff2_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff2_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff2_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff0_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff2_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff2_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff2_reg.
DSP Report: register mul_6ns_82ns_88_5_1_U91/buff1_reg is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff2_reg.
DSP Report: operator mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff2_reg.
DSP Report: operator mul_6ns_82ns_88_5_1_U91/tmp_product is absorbed into DSP mul_6ns_82ns_88_5_1_U91/buff2_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U98/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U98/tmp_product, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U98/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U98/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U98/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U98/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U98/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U98/tmp_product, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U98/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U98/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U98/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U98/buff1_reg.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U93/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_12s_80ns_90_5_1_U93/a_reg0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff0_reg.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff0_reg.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff0_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U93/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff0_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U93/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff0_reg.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U93/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_12s_80ns_90_5_1_U93/a_reg0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U93/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U93/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/tmp_product.
DSP Report: operator mul_12s_80ns_90_5_1_U93/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U93/tmp_product.
DSP Report: operator mul_12s_80ns_90_5_1_U93/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U93/tmp_product.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U93/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_1_U93/a_reg0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff1_reg.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff1_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U93/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff1_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U93/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff1_reg.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U93/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_12s_80ns_90_5_1_U93/a_reg0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U93/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U93/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/tmp_product.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/tmp_product.
DSP Report: operator mul_12s_80ns_90_5_1_U93/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U93/tmp_product.
DSP Report: operator mul_12s_80ns_90_5_1_U93/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U93/tmp_product.
DSP Report: Generating DSP mul_12s_80ns_90_5_1_U93/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_12s_80ns_90_5_1_U93/a_reg0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff2_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff0_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff2_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff2_reg.
DSP Report: register mul_12s_80ns_90_5_1_U93/buff1_reg is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff2_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U93/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff2_reg.
DSP Report: operator mul_12s_80ns_90_5_1_U93/tmp_product is absorbed into DSP mul_12s_80ns_90_5_1_U93/buff2_reg.
DSP Report: Generating DSP mul_6ns_77ns_83_5_1_U92/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff0_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff0_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff0_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff0_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff0_reg.
DSP Report: operator mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff0_reg.
DSP Report: operator mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff0_reg.
DSP Report: Generating DSP mul_6ns_77ns_83_5_1_U92/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: register mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: register mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: register mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: operator mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: operator mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: Generating DSP mul_6ns_77ns_83_5_1_U92/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff1_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff1_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff1_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff1_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff1_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff1_reg.
DSP Report: operator mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff1_reg.
DSP Report: operator mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff1_reg.
DSP Report: Generating DSP mul_6ns_77ns_83_5_1_U92/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: register mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: register mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: operator mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: operator mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/tmp_product.
DSP Report: Generating DSP mul_6ns_77ns_83_5_1_U92/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff2_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff2_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff2_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff2_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff2_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff2_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff0_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff2_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff2_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff2_reg.
DSP Report: register mul_6ns_77ns_83_5_1_U92/buff1_reg is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff2_reg.
DSP Report: operator mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff2_reg.
DSP Report: operator mul_6ns_77ns_83_5_1_U92/tmp_product is absorbed into DSP mul_6ns_77ns_83_5_1_U92/buff2_reg.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U94/dout_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_40ns_40ns_80_2_1_U94/dout_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: register tmp_17_reg_2551_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: register mul_40ns_40ns_80_2_1_U94/dout_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U94/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/tmp_product.
DSP Report: register tmp_17_reg_2551_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U94/tmp_product.
DSP Report: operator mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/tmp_product.
DSP Report: operator mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/tmp_product.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U94/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_40ns_40ns_80_2_1_U94/dout_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: register tmp_17_reg_2551_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: register mul_40ns_40ns_80_2_1_U94/dout_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U94/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/tmp_product.
DSP Report: register mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/tmp_product.
DSP Report: operator mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/tmp_product.
DSP Report: operator mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/tmp_product.
DSP Report: Generating DSP mul_40ns_40ns_80_2_1_U94/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_40ns_40ns_80_2_1_U94/dout_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: register tmp_17_reg_2551_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: register mul_40ns_40ns_80_2_1_U94/dout_reg is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
DSP Report: operator mul_40ns_40ns_80_2_1_U94/tmp_product is absorbed into DSP mul_40ns_40ns_80_2_1_U94/dout_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[4].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[4].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[6].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[6].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[6].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[6].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[10].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[10].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[10].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[10].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[12].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[12].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[12].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[12].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[13].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[13].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[14].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[14].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[15].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[15].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[16].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[16].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[16].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U185/ce_r_reg' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/ce_r_reg' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U185/din0_buf1_reg[63:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/din0_buf1_reg[63:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U185/opcode_buf1_reg[4:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/opcode_buf1_reg[4:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U186/ce_r_reg' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/ce_r_reg' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U186/din0_buf1_reg[63:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/din0_buf1_reg[63:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U186/din1_buf1_reg[63:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/din1_buf1_reg[63:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:74]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U187/ce_r_reg' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/ce_r_reg' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U187/din0_buf1_reg[63:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/din0_buf1_reg[63:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U187/opcode_buf1_reg[4:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U186/opcode_buf1_reg[4:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/ap_CS_fsm_reg[0:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_2_fu_84/ap_CS_fsm_reg[0:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_1.v:223]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U195/ce_r_reg' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/ce_r_reg' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U195/din1_buf1_reg[63:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/din1_buf1_reg[63:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:74]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U195/opcode_buf1_reg[4:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/opcode_buf1_reg[4:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U196/ce_r_reg' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/ce_r_reg' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U196/din0_buf1_reg[63:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U195/din0_buf1_reg[63:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U196/din1_buf1_reg[63:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U185/din1_buf1_reg[63:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:74]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U196/opcode_buf1_reg[4:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/opcode_buf1_reg[4:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U197/ce_r_reg' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/ce_r_reg' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U197/din0_buf1_reg[63:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U195/din0_buf1_reg[63:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U197/din1_buf1_reg[63:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/din1_buf1_reg[63:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:74]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U197/opcode_buf1_reg[4:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U186/opcode_buf1_reg[4:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U198/ce_r_reg' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/ce_r_reg' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U198/din0_buf1_reg[63:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U195/din0_buf1_reg[63:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U198/din1_buf1_reg[63:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U187/din1_buf1_reg[63:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:74]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/dcmp_64ns_64ns_1_2_no_dsp_1_U198/opcode_buf1_reg[4:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U186/opcode_buf1_reg[4:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_114_fu_105/ap_CS_fsm_reg[0:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_2_fu_84/ap_CS_fsm_reg[0:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_114.v:223]
INFO: [Synth 8-4471] merging register 'grp_RFIFilter_0_2048_double_Pipeline_loop_3_fu_116/ap_CS_fsm_reg[0:0]' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_2_fu_84/ap_CS_fsm_reg[0:0]' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_3.v:112]
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_7_max_dsp_1_U211/ce_r_reg' into 'grp_RFIFilter_0_2048_double_Pipeline_loop_1_fu_94/dcmp_64ns_64ns_1_2_no_dsp_1_U184/ce_r_reg' [/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ipshared/84df/hdl/verilog/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1.v:51]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d8156_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d8156_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM U_top_graph_top_rfi_C_fifo_w64_d4078_A_ram/mem_reg to conserve power
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:02:23 . Memory (MB): peak = 3067.750 ; gain = 452.934 ; free physical = 1333 ; free virtual = 13962
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 2087, Available = 280. Will try to implement using LUT-RAM. 
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 1728, Available = 280. 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:51 . Memory (MB): peak = 3067.750 ; gain = 452.934 ; free physical = 796 ; free virtual = 13527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:43 ; elapsed = 00:03:24 . Memory (MB): peak = 3161.297 ; gain = 546.480 ; free physical = 834 ; free virtual = 13572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MADCpt_2048_3_double_U0i_16_1/MADCpt_2048_3_double_U0/grp_sortList_fu_202/count_U/ram_reg_3_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:45 ; elapsed = 00:04:53 . Memory (MB): peak = 3197.246 ; gain = 582.430 ; free physical = 1334 ; free virtual = 12541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:40 ; elapsed = 00:05:50 . Memory (MB): peak = 3753.691 ; gain = 1138.875 ; free physical = 2160 ; free virtual = 13088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:41 ; elapsed = 00:05:50 . Memory (MB): peak = 3753.691 ; gain = 1138.875 ; free physical = 2160 ; free virtual = 13088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:07 ; elapsed = 00:06:16 . Memory (MB): peak = 3753.691 ; gain = 1138.875 ; free physical = 1929 ; free virtual = 12858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:07 ; elapsed = 00:06:17 . Memory (MB): peak = 3753.691 ; gain = 1138.875 ; free physical = 1920 ; free virtual = 12850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:09 ; elapsed = 00:06:18 . Memory (MB): peak = 3753.691 ; gain = 1138.875 ; free physical = 1922 ; free virtual = 12853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:09 ; elapsed = 00:06:19 . Memory (MB): peak = 3753.691 ; gain = 1138.875 ; free physical = 1922 ; free virtual = 12853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   975|
|2     |DSP48E1   |   145|
|36    |LUT1      |   446|
|37    |LUT2      |  3329|
|38    |LUT3      |  6336|
|39    |LUT4      |  3671|
|40    |LUT5      |  2505|
|41    |LUT6      | 26937|
|42    |MUXCY     |  5411|
|43    |MUXF7     |  7769|
|44    |MUXF8     |  3301|
|45    |RAM128X1D |  2048|
|46    |RAM256X1S |  8176|
|47    |RAM64M    | 16128|
|48    |RAM64X1D  |   768|
|49    |RAMB36E1  |   872|
|54    |SRL16E    |  1110|
|55    |SRLC32E   |   312|
|56    |XORCY     |  4183|
|57    |FDE       |   127|
|58    |FDRE      | 31866|
|59    |FDSE      |    63|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:09 ; elapsed = 00:06:19 . Memory (MB): peak = 3753.691 ; gain = 1138.875 ; free physical = 1922 ; free virtual = 12853
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 745 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:58 ; elapsed = 00:06:08 . Memory (MB): peak = 3757.602 ; gain = 931.223 ; free physical = 7272 ; free virtual = 18202
Synthesis Optimization Complete : Time (s): cpu = 00:05:15 ; elapsed = 00:06:22 . Memory (MB): peak = 3757.602 ; gain = 1142.785 ; free physical = 7279 ; free virtual = 18197
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3757.602 ; gain = 0.000 ; free physical = 6894 ; free virtual = 17812
INFO: [Netlist 29-17] Analyzing 49903 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 17 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3956.270 ; gain = 0.000 ; free physical = 6658 ; free virtual = 17578
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28726 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1479 instances
  FDE => FDRE: 127 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 2048 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8176 instances
  RAM64M => RAM64M (RAMD64E(x4)): 16128 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 768 instances

Synth Design complete, checksum: fae9b066
INFO: [Common 17-83] Releasing license: Synthesis
750 Infos, 219 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:19 ; elapsed = 00:07:27 . Memory (MB): peak = 3956.270 ; gain = 1341.551 ; free physical = 7343 ; free virtual = 18263
INFO: [Common 17-1381] The checkpoint '/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/design_1_top_graph_top_rfi_C_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 3988.285 ; gain = 32.016 ; free physical = 6971 ; free virtual = 17957
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3988.285 ; gain = 0.000 ; free physical = 7012 ; free virtual = 18065
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3988.285 ; gain = 0.000 ; free physical = 7151 ; free virtual = 18300
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 2135 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.runs/design_1_top_graph_top_rfi_C_0_0_synth_1/design_1_top_graph_top_rfi_C_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 3988.285 ; gain = 0.000 ; free physical = 7071 ; free virtual = 18259
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_graph_top_rfi_C_0_0_utilization_synth.rpt -pb design_1_top_graph_top_rfi_C_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3988.285 ; gain = 0.000 ; free physical = 6754 ; free virtual = 18055
write_vhdl: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3988.285 ; gain = 0.000 ; free physical = 6071 ; free virtual = 17471
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 01:54:32 2023...
