WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/../scripts/synth.tcl
# source ../target.tcl
## set ABS_TOP                         /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3
## set TOP                            z1top
## set FPGA_PART                      xc7z020clg400-1
## set_param general.maxThreads       4
## set_param general.maxBackupLogs    0
## set RTL { /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/button_parser.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/counter.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/dac.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/debouncer.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/edge_detector.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/sq_wave_gen.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/synchronizer.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.v }
## set CONSTRAINTS { /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.xdc }
# if {[string trim ${RTL}] ne ""} {
#   read_verilog -v ${RTL}
# }
# if {[string trim ${CONSTRAINTS}] ne ""} {
#   read_xdc ${CONSTRAINTS}
# }
# synth_design -top ${TOP} -part ${FPGA_PART}
Command: synth_design -top z1top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 713655
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2537.723 ; gain = 0.000 ; free physical = 8148 ; free virtual = 17170
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z1top' [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.v:3]
	Parameter B_SAMPLE_CNT_MAX bound to: 62500 - type: integer 
	Parameter B_PULSE_CNT_MAX bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'button_parser' [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/button_parser.v:2]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter SAMPLE_CNT_MAX bound to: 62500 - type: integer 
	Parameter PULSE_CNT_MAX bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/synchronizer.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (1#1) [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/synchronizer.v:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/debouncer.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter SAMPLE_CNT_MAX bound to: 62500 - type: integer 
	Parameter PULSE_CNT_MAX bound to: 200 - type: integer 
	Parameter WRAPPING_CNT_WIDTH bound to: 16 - type: integer 
	Parameter SAT_CNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/edge_detector.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (3#1) [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/edge_detector.v:1]
INFO: [Synth 8-6155] done synthesizing module 'button_parser' (4#1) [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/button_parser.v:2]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/counter.v:2]
	Parameter CYCLES_PER_SECOND bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/counter.v:2]
INFO: [Synth 8-6157] synthesizing module 'dac' [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/dac.v:1]
	Parameter CYCLES_PER_WINDOW bound to: 1024 - type: integer 
	Parameter CODE_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dac' (6#1) [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/dac.v:1]
INFO: [Synth 8-6157] synthesizing module 'sq_wave_gen' [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/sq_wave_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sq_wave_gen' (7#1) [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/sq_wave_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'z1top' (8#1) [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2537.723 ; gain = 0.000 ; free physical = 8181 ; free virtual = 17208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2537.723 ; gain = 0.000 ; free physical = 8179 ; free virtual = 17206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2537.723 ; gain = 0.000 ; free physical = 8179 ; free virtual = 17206
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.723 ; gain = 0.000 ; free physical = 8172 ; free virtual = 17198
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.xdc]
Finished Parsing XDC File [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z1top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z1top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.676 ; gain = 0.000 ; free physical = 8005 ; free virtual = 17031
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.676 ; gain = 0.000 ; free physical = 8005 ; free virtual = 17031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 8151 ; free virtual = 17173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 8151 ; free virtual = 17173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 8147 ; free virtual = 17173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 8138 ; free virtual = 17165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 8120 ; free virtual = 17150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 7995 ; free virtual = 17021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 7981 ; free virtual = 17011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 7980 ; free virtual = 17011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 7985 ; free virtual = 17011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 7985 ; free virtual = 17011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 7981 ; free virtual = 17011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 7981 ; free virtual = 17011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 7981 ; free virtual = 17011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 7981 ; free virtual = 17011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     9|
|4     |LUT2   |    16|
|5     |LUT3   |    17|
|6     |LUT4   |    32|
|7     |LUT5   |    20|
|8     |LUT6   |    21|
|9     |FDRE   |   119|
|10    |IBUF   |     6|
|11    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2569.676 ; gain = 31.953 ; free physical = 7981 ; free virtual = 17011
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2569.676 ; gain = 0.000 ; free physical = 8015 ; free virtual = 17045
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2569.684 ; gain = 31.953 ; free physical = 8016 ; free virtual = 17046
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.684 ; gain = 0.000 ; free physical = 8106 ; free virtual = 17136
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.xdc]
Finished Parsing XDC File [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.684 ; gain = 0.000 ; free physical = 8047 ; free virtual = 17077
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2569.684 ; gain = 36.145 ; free physical = 8107 ; free virtual = 17137
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2609.695 ; gain = 0.000 ; free physical = 8105 ; free virtual = 17136
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/build/synth/z1top.dcp' has been generated.
# report_timing_summary -file post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_drc -file post_synth_drc.rpt
Command: report_drc -file post_synth_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/current/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/build/synth/post_synth_drc.rpt.
report_drc completed successfully
# report_utilization -file post_synth_utilization.rpt
# write_verilog -force -file post_synth.v
# write_xdc -force -file post_synth.xdc
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 09:23:30 2023...
