

================================================================
== Vitis HLS Report for 'conv2d_1'
================================================================
* Date:           Sun Dec 24 00:40:13 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  27177121|  27177121|  0.327 sec|  0.327 sec|  27177121|  27177121|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                                  |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- conv2d1_conv2d1_2_conv2d1_3     |  27177120|  27177120|      1165|          -|          -|  23328|        no|
        | + conv2d1_4_conv2d1_5_conv2d1_6  |      1160|      1160|        13|          4|          1|    288|       yes|
        +----------------------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    592|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     46|    -|
|Memory           |       19|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    225|    -|
|Register         |        -|    -|     377|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       19|    1|     377|    895|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_6ns_10_1_1_U36  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_10_1_1_U37  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  46|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_6ns_5ns_10_4_1_U38  |mac_muladd_5ns_6ns_5ns_10_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer_4_bias_U     |conv2d_1_layer_4_bias     |        1|  0|   0|    0|    32|   32|     1|         1024|
    |layer_4_weights_U  |conv2d_1_layer_4_weights  |       18|  0|   0|    0|  9216|   32|     1|       294912|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                          |       19|  0|   0|    0|  9248|   64|     2|       295936|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_765_p2               |         +|   0|  0|  22|          15|          15|
    |add_ln66_2_fu_356_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln66_fu_300_p2                |         +|   0|  0|  22|          15|           1|
    |add_ln69_2_fu_774_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln69_fu_412_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln72_fu_769_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln77_1_fu_551_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln77_fu_718_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln80_3_fu_712_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln80_fu_655_p2                |         +|   0|  0|  12|           5|           5|
    |add_ln87_2_fu_743_p2              |         +|   0|  0|  22|          15|          15|
    |add_ln87_fu_730_p2                |         +|   0|  0|  17|          10|          10|
    |add_ln91_fu_702_p2                |         +|   0|  0|  21|          14|          14|
    |add_ln92_3_fu_525_p2              |         +|   0|  0|   7|           4|           1|
    |add_ln92_4_fu_664_p2              |         +|   0|  0|   7|           4|           1|
    |add_ln92_5_fu_686_p2              |         +|   0|  0|  12|           4|           4|
    |add_ln92_fu_754_p2                |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next37_dup_fu_595_p2   |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next37_fu_497_p2       |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next37_mid1_fu_615_p2  |         +|   0|  0|  10|           3|           2|
    |mul4811_fu_330_p2                 |         +|   0|  0|  17|          10|          10|
    |mul4811_mid165_fu_380_p2          |         +|   0|  0|  17|          10|           6|
    |mul4811_mid1_fu_454_p2            |         +|   0|  0|  17|          10|          10|
    |tmp_fu_320_p2                     |         +|   0|  0|  13|           6|           6|
    |tmp_mid1_fu_444_p2                |         +|   0|  0|  13|           6|           6|
    |sub_ln91_2_fu_637_p2              |         -|   0|  0|   7|           4|           4|
    |sub_ln91_fu_519_p2                |         -|   0|  0|   7|           4|           4|
    |and_ln49_fu_823_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln66_fu_398_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_589_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_5_fu_811_p2             |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_805_p2               |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln66_fu_336_p2               |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln69_fu_342_p2               |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln72_fu_392_p2               |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln77_fu_531_p2               |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln80_fu_537_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln83_fu_583_p2               |      icmp|   0|  0|   8|           3|           2|
    |empty_70_fu_418_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln49_fu_817_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln80_fu_601_p2                 |        or|   0|  0|   2|           1|           1|
    |empty_71_fu_468_p3                |    select|   0|  0|   9|           1|          10|
    |ii_cast4_mid2_fu_432_p3           |    select|   0|  0|   5|           1|           5|
    |iii_mid2_fu_424_p3                |    select|   0|  0|   6|           1|           1|
    |output_r_d0                       |    select|   0|  0|  32|           1|           1|
    |select_ln66_4_fu_372_p3           |    select|   0|  0|   9|           1|          10|
    |select_ln66_5_fu_404_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln66_6_fu_460_p3           |    select|   0|  0|   9|           1|          10|
    |select_ln66_fu_348_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln69_fu_780_p3             |    select|   0|  0|  10|           1|           1|
    |select_ln77_5_fu_557_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln77_6_fu_569_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln77_fu_543_p3             |    select|   0|  0|   3|           1|           2|
    |select_ln80_5_fu_643_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln80_6_fu_670_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln80_7_fu_759_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln80_fu_607_p3             |    select|   0|  0|   3|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_386_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_fu_577_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 592|         298|         249|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |add4115_reg_274                            |   9|          2|   32|         64|
    |ap_NS_fsm                                  |  54|         10|    1|         10|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_add4115_phi_fu_277_p4           |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten36_phi_fu_222_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_245_p4    |   9|          2|    4|          8|
    |ap_phi_mux_iv_phi_fu_234_p4                |   9|          2|    6|         12|
    |ap_phi_mux_v_phi_fu_256_p4                 |   9|          2|    3|          6|
    |ap_phi_mux_vi_phi_fu_267_p4                |   9|          2|    3|          6|
    |i_reg_173                                  |   9|          2|    5|         10|
    |ii_reg_196                                 |   9|          2|    5|         10|
    |iii_reg_207                                |   9|          2|    6|         12|
    |indvar_flatten36_reg_218                   |   9|          2|    9|         18|
    |indvar_flatten44_reg_184                   |   9|          2|   11|         22|
    |indvar_flatten73_reg_162                   |   9|          2|   15|         30|
    |indvar_flatten_reg_241                     |   9|          2|    4|          8|
    |iv_reg_230                                 |   9|          2|    6|         12|
    |v_reg_252                                  |   9|          2|    3|          6|
    |vi_reg_263                                 |   9|          2|    3|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 225|         48|  159|        326|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add4115_reg_274               |  32|   0|   32|          0|
    |add52_mid2_reg_897            |  10|   0|   15|          5|
    |add_ln102_reg_1002            |  15|   0|   15|          0|
    |add_ln66_reg_850              |  15|   0|   15|          0|
    |add_ln72_reg_1007             |   6|   0|    6|          0|
    |add_ln77_reg_967              |   9|   0|    9|          0|
    |add_ln80_3_reg_957            |   4|   0|    4|          0|
    |add_ln92_reg_977              |   3|   0|    3|          0|
    |ap_CS_fsm                     |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |empty_71_reg_882              |  10|   0|   10|          0|
    |i_reg_173                     |   5|   0|    5|          0|
    |icmp_ln69_reg_858             |   1|   0|    1|          0|
    |icmp_ln77_reg_917             |   1|   0|    1|          0|
    |icmp_ln80_reg_921             |   1|   0|    1|          0|
    |ii_cast4_mid2_cast_reg_892    |   5|   0|   10|          5|
    |ii_cast4_mid2_reg_876         |   5|   0|    5|          0|
    |ii_reg_196                    |   5|   0|    5|          0|
    |iii_mid2_reg_869              |   6|   0|    6|          0|
    |iii_reg_207                   |   6|   0|    6|          0|
    |indvar_flatten36_reg_218      |   9|   0|    9|          0|
    |indvar_flatten44_reg_184      |  11|   0|   11|          0|
    |indvar_flatten73_reg_162      |  15|   0|   15|          0|
    |indvar_flatten_reg_241        |   4|   0|    4|          0|
    |iv_reg_230                    |   6|   0|    6|          0|
    |layer_4_weights_load_reg_962  |  32|   0|   32|          0|
    |mul_reg_992                   |  32|   0|   32|          0|
    |select_ln66_5_reg_863         |   5|   0|    5|          0|
    |select_ln69_reg_1012          |  11|   0|   11|          0|
    |select_ln77_5_reg_926         |   6|   0|    6|          0|
    |select_ln80_5_reg_937         |   3|   0|    3|          0|
    |select_ln80_7_reg_982         |   4|   0|    4|          0|
    |select_ln80_reg_932           |   3|   0|    3|          0|
    |trunc_ln87_reg_947            |   2|   0|    2|          0|
    |v_reg_252                     |   3|   0|    3|          0|
    |vi_reg_263                    |   3|   0|    3|          0|
    |zext_ln72_3_reg_902           |   6|   0|   14|          8|
    |zext_ln72_4_reg_907           |   6|   0|   15|          9|
    |icmp_ln77_reg_917             |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 377|  32|  341|         27|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_852_p_din0     |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_852_p_din1     |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_852_p_opcode   |  out|    2|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_852_p_dout0    |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_852_p_ce       |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_856_p_din0     |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_856_p_din1     |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_856_p_dout0    |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_856_p_ce       |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_1954_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_1954_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_1954_p_opcode  |  out|    5|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_1954_p_dout0   |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_1954_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|input_r_address0      |  out|   15|   ap_memory|       input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0     |  out|   15|   ap_memory|      output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|      output_r|         array|
+----------------------+-----+-----+------------+--------------+--------------+

