#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Dec 17 16:48:47 2023
# Process ID: 52016
# Current directory: /home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/project/loongson.runs/impl_1
# Command line: vivado -log soc_mini_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_mini_top.tcl -notrace
# Log file: /home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/project/loongson.runs/impl_1/soc_mini_top.vdi
# Journal file: /home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/project/loongson.runs/impl_1/vivado.jou
# Running On: ysxAshore-Ubuntu, OS: Linux, CPU Frequency: 4596.891 MHz, CPU Physical cores: 6, Host memory: 16662 MB
#-----------------------------------------------------------
source soc_mini_top.tcl -notrace
Command: link_design -top soc_mini_top -part xc7a200tfbg676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-454] Reading design checkpoint '/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/rtl/xilinx_ip/inst_ram/inst_ram.dcp' for cell 'inst_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll.dcp' for cell 'pll.clk_pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.242 ; gain = 0.000 ; free physical = 3646 ; free virtual = 11368
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Finished Parsing XDC File [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.859 ; gain = 626.961 ; free physical = 3070 ; free virtual = 10811
Finished Parsing XDC File [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/constraints/soc_mini_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/constraints/soc_mini_top.xdc:5]
Finished Parsing XDC File [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/constraints/soc_mini_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.828 ; gain = 0.000 ; free physical = 3064 ; free virtual = 10806
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2411.828 ; gain = 1073.148 ; free physical = 3064 ; free virtual = 10806
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2475.859 ; gain = 64.031 ; free physical = 3051 ; free virtual = 10792

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 147ef6a37

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2475.859 ; gain = 0.000 ; free physical = 3051 ; free virtual = 10792

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 147ef6a37

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2729.602 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10511
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b1cd8ef1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2729.602 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10511
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b24a199d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2729.602 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10511
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 33 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b24a199d

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2729.602 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10511
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e4fd9522

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2729.602 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10511
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e4fd9522

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2729.602 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10511
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              33  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.602 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10511
Ending Logic Optimization Task | Checksum: 1e4fd9522

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2729.602 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10511

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e4fd9522

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.602 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10511

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e4fd9522

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.602 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10511

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.602 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10511
Ending Netlist Obfuscation Task | Checksum: 1e4fd9522

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.602 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10511
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file soc_mini_top_drc_opted.rpt -pb soc_mini_top_drc_opted.pb -rpx soc_mini_top_drc_opted.rpx
Command: report_drc -file soc_mini_top_drc_opted.rpt -pb soc_mini_top_drc_opted.pb -rpx soc_mini_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/project/loongson.runs/impl_1/soc_mini_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2817.645 ; gain = 0.000 ; free physical = 2770 ; free virtual = 10511
INFO: [Common 17-1381] The checkpoint '/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/project/loongson.runs/impl_1/soc_mini_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.652 ; gain = 0.000 ; free physical = 2767 ; free virtual = 10509
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b975b018

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2833.652 ; gain = 0.000 ; free physical = 2767 ; free virtual = 10509
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.652 ; gain = 0.000 ; free physical = 2768 ; free virtual = 10510

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9290d8ce

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2833.652 ; gain = 0.000 ; free physical = 2748 ; free virtual = 10493

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13a939854

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2743 ; free virtual = 10490

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13a939854

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2743 ; free virtual = 10490
Phase 1 Placer Initialization | Checksum: 13a939854

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2743 ; free virtual = 10490

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f16b52d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2732 ; free virtual = 10480

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15e253077

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2732 ; free virtual = 10480

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15e253077

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2732 ; free virtual = 10480

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: d5474ab5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2715 ; free virtual = 10463

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 36 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 16 nets or LUTs. Breaked 0 LUT, combined 16 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2840.680 ; gain = 0.000 ; free physical = 2711 ; free virtual = 10461

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             16  |                    16  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             16  |                    16  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11ace2f05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2711 ; free virtual = 10460
Phase 2.4 Global Placement Core | Checksum: 86c7cce8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2711 ; free virtual = 10460
Phase 2 Global Placement | Checksum: 86c7cce8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2711 ; free virtual = 10460

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 163d2cbde

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2711 ; free virtual = 10460

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 178b02593

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2719 ; free virtual = 10468

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17f643800

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2719 ; free virtual = 10468

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a507eb56

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2719 ; free virtual = 10468

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f1dce7e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2712 ; free virtual = 10462

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: baa08357

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2712 ; free virtual = 10462

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 8082c5b9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2712 ; free virtual = 10462
Phase 3 Detail Placement | Checksum: 8082c5b9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2840.680 ; gain = 7.027 ; free physical = 2712 ; free virtual = 10462

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: da7dc0a6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.064 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 7b4fa2b3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2850.477 ; gain = 0.000 ; free physical = 2712 ; free virtual = 10462
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 7b4fa2b3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2850.477 ; gain = 0.000 ; free physical = 2712 ; free virtual = 10462
Phase 4.1.1.1 BUFG Insertion | Checksum: da7dc0a6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2850.477 ; gain = 16.824 ; free physical = 2712 ; free virtual = 10462

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.064. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d1043670

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2850.477 ; gain = 16.824 ; free physical = 2712 ; free virtual = 10462

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2850.477 ; gain = 16.824 ; free physical = 2712 ; free virtual = 10462
Phase 4.1 Post Commit Optimization | Checksum: d1043670

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2850.477 ; gain = 16.824 ; free physical = 2712 ; free virtual = 10462

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d1043670

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2850.477 ; gain = 16.824 ; free physical = 2712 ; free virtual = 10462

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d1043670

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2850.477 ; gain = 16.824 ; free physical = 2712 ; free virtual = 10462
Phase 4.3 Placer Reporting | Checksum: d1043670

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2850.477 ; gain = 16.824 ; free physical = 2712 ; free virtual = 10462

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2850.477 ; gain = 0.000 ; free physical = 2712 ; free virtual = 10462

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2850.477 ; gain = 16.824 ; free physical = 2712 ; free virtual = 10462
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e72d7aa4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2850.477 ; gain = 16.824 ; free physical = 2712 ; free virtual = 10462
Ending Placer Task | Checksum: 65f101dd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2850.477 ; gain = 16.824 ; free physical = 2712 ; free virtual = 10462
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file soc_mini_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2850.477 ; gain = 0.000 ; free physical = 2705 ; free virtual = 10455
INFO: [runtcl-4] Executing : report_utilization -file soc_mini_top_utilization_placed.rpt -pb soc_mini_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_mini_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2850.477 ; gain = 0.000 ; free physical = 2706 ; free virtual = 10457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2866.484 ; gain = 8.004 ; free physical = 2709 ; free virtual = 10461
INFO: [Common 17-1381] The checkpoint '/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/project/loongson.runs/impl_1/soc_mini_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2874.488 ; gain = 0.000 ; free physical = 2709 ; free virtual = 10461
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2874.488 ; gain = 0.000 ; free physical = 2707 ; free virtual = 10461
INFO: [Common 17-1381] The checkpoint '/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/project/loongson.runs/impl_1/soc_mini_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ab5c445 ConstDB: 0 ShapeSum: 5b3b3d98 RouteDB: 0
Post Restoration Checksum: NetGraph: 9a704759 | NumContArr: caedb1c0 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 17e684ec6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 3066.480 ; gain = 172.082 ; free physical = 1923 ; free virtual = 9694

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17e684ec6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 3066.480 ; gain = 172.082 ; free physical = 1922 ; free virtual = 9694

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17e684ec6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 3066.480 ; gain = 172.082 ; free physical = 1922 ; free virtual = 9694
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 233f39728

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3099.980 ; gain = 205.582 ; free physical = 1888 ; free virtual = 9660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.229  | TNS=0.000  | WHS=-0.175 | THS=-16.205|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 310
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 310
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b23f7088

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1886 ; free virtual = 9657

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b23f7088

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1886 ; free virtual = 9657
Phase 3 Initial Routing | Checksum: 988ee6ad

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1886 ; free virtual = 9657

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.979  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: af373088

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1878 ; free virtual = 9651
Phase 4 Rip-up And Reroute | Checksum: af373088

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1878 ; free virtual = 9651

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: af373088

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1878 ; free virtual = 9650

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: af373088

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1876 ; free virtual = 9649
Phase 5 Delay and Skew Optimization | Checksum: af373088

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1876 ; free virtual = 9649

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16974ae4a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1931 ; free virtual = 9702
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.073  | TNS=0.000  | WHS=0.123  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16974ae4a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1931 ; free virtual = 9702
Phase 6 Post Hold Fix | Checksum: 16974ae4a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1931 ; free virtual = 9702

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.058184 %
  Global Horizontal Routing Utilization  = 0.0731329 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ea8183e4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1921 ; free virtual = 9692

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ea8183e4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1920 ; free virtual = 9691

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19dfb9e9c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1919 ; free virtual = 9690

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.073  | TNS=0.000  | WHS=0.123  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19dfb9e9c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1914 ; free virtual = 9684
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 124c00ffc

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1909 ; free virtual = 9680

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 209.582 ; free physical = 1909 ; free virtual = 9680

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3103.980 ; gain = 229.492 ; free physical = 1908 ; free virtual = 9679
INFO: [runtcl-4] Executing : report_drc -file soc_mini_top_drc_routed.rpt -pb soc_mini_top_drc_routed.pb -rpx soc_mini_top_drc_routed.rpx
Command: report_drc -file soc_mini_top_drc_routed.rpt -pb soc_mini_top_drc_routed.pb -rpx soc_mini_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/project/loongson.runs/impl_1/soc_mini_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_mini_top_methodology_drc_routed.rpt -pb soc_mini_top_methodology_drc_routed.pb -rpx soc_mini_top_methodology_drc_routed.rpx
Command: report_methodology -file soc_mini_top_methodology_drc_routed.rpt -pb soc_mini_top_methodology_drc_routed.pb -rpx soc_mini_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/project/loongson.runs/impl_1/soc_mini_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file soc_mini_top_power_routed.rpt -pb soc_mini_top_power_summary_routed.pb -rpx soc_mini_top_power_routed.rpx
Command: report_power -file soc_mini_top_power_routed.rpt -pb soc_mini_top_power_summary_routed.pb -rpx soc_mini_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file soc_mini_top_route_status.rpt -pb soc_mini_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file soc_mini_top_timing_summary_routed.rpt -pb soc_mini_top_timing_summary_routed.pb -rpx soc_mini_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_mini_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_mini_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_mini_top_bus_skew_routed.rpt -pb soc_mini_top_bus_skew_routed.pb -rpx soc_mini_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3192.023 ; gain = 0.000 ; free physical = 1818 ; free virtual = 9591
INFO: [Common 17-1381] The checkpoint '/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/minicpu_env/soc_verify/run_vivado/project/loongson.runs/impl_1/soc_mini_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 16:49:47 2023...
