Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_3/lab5_2_3.srcs/sim_1/new/D_flipflop_with_synch_reset_tb.v" Line 67
