`timescale 1ns / 1ps
module Generate_impulse( 
    input clk, reg [3 : 0] sw_state, 
    output
    );

always @(posedge clk) begin
    
end

endmodule