#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 17 23:33:08 2020
# Process ID: 20068
# Current directory: D:/malho/Project2/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log MIPS_Processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_Processor.tcl
# Log file: D:/malho/Project2/project_2/project_2.runs/synth_1/MIPS_Processor.vds
# Journal file: D:/malho/Project2/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MIPS_Processor.tcl -notrace
Command: synth_design -top MIPS_Processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14084 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 595.504 ; gain = 241.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS_Processor' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/MIPS_Processor.vhd:42]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'InstrucFetch' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucFetch.vhd:35' bound to instance 'FetchStage' of component 'InstrucFetch' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/MIPS_Processor.vhd:207]
INFO: [Synth 8-638] synthesizing module 'InstrucFetch' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucFetch.vhd:42]
INFO: [Synth 8-3491] module 'InstrucMemory' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucMemory.vhd:35' bound to instance 'Instmem' of component 'InstrucMemory' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucFetch.vhd:69]
INFO: [Synth 8-638] synthesizing module 'InstrucMemory' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucMemory.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'InstrucMemory' (1#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucMemory.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'InstrucFetch' (2#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucFetch.vhd:42]
INFO: [Synth 8-3491] module 'InstrucDecode' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucDecode.vhd:35' bound to instance 'DecodeStage' of component 'InstrucDecode' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/MIPS_Processor.vhd:221]
INFO: [Synth 8-638] synthesizing module 'InstrucDecode' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucDecode.vhd:57]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RegisterFile' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:34' bound to instance 'regfile' of component 'RegisterFile' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucDecode.vhd:93]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:48]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'genericDecoder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/genericDecoder.vhd:35' bound to instance 'decode' of component 'genericDecoder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:99]
INFO: [Synth 8-638] synthesizing module 'genericDecoder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/genericDecoder.vhd:44]
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'genericDecoder' (3#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/genericDecoder.vhd:44]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-638] synthesizing module 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'two_input_and' (4#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:42]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
INFO: [Synth 8-3491] module 'two_input_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/two_input_and.vhd:34' bound to instance 'and_gate' of component 'two_input_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:106]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
INFO: [Synth 8-638] synthesizing module 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:44]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterModule' (5#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:44]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RegisterModule' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterModule.vhd:34' bound to instance 'module' of component 'RegisterModule' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:115]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'genericMux' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/genericMux.vhd:26' bound to instance 'mux1' of component 'genericMux' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:127]
INFO: [Synth 8-638] synthesizing module 'genericMux' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/genericMux.vhd:38]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'genericMux' (6#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/genericMux.vhd:38]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'genericMux' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/genericMux.vhd:26' bound to instance 'mux2' of component 'genericMux' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (7#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RegisterFile.vhd:48]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/ControlUnit.vhd:34' bound to instance 'control_unit' of component 'ControlUnit' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucDecode.vhd:111]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/ControlUnit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (8#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/ControlUnit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'InstrucDecode' (9#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/InstrucDecode.vhd:57]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ExecuteStage' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/ExecuteStage.vhd:34' bound to instance 'ExecuteStg' of component 'ExecuteStage' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/MIPS_Processor.vhd:258]
INFO: [Synth 8-638] synthesizing module 'ExecuteStage' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/ExecuteStage.vhd:56]
	Parameter N bound to: 32 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Mux' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/Mux.vhd:34' bound to instance 'mux1' of component 'Mux' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/ExecuteStage.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Mux' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/Mux.vhd:42]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/Mux.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Mux' (10#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/Mux.vhd:42]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Mux' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/Mux.vhd:34' bound to instance 'mux2' of component 'Mux' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/ExecuteStage.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Mux__parameterized1' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/Mux.vhd:42]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/Mux.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Mux__parameterized1' (10#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/Mux.vhd:42]
	Parameter N bound to: 32 - type: integer 
	Parameter Depth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'alu4' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu4.vhd:15' bound to instance 'ALU' of component 'alu4' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/ExecuteStage.vhd:100]
INFO: [Synth 8-638] synthesizing module 'alu4' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu4.vhd:24]
	Parameter N bound to: 32 - type: integer 
	Parameter Depth bound to: 5 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter Depth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'sllN' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/sllN.vhd:16' bound to instance 'sll_comp' of component 'sllN' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu4.vhd:113]
INFO: [Synth 8-638] synthesizing module 'sllN' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/sllN.vhd:24]
	Parameter N bound to: 32 - type: integer 
	Parameter Depth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sllN' (11#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/sllN.vhd:24]
	Parameter N bound to: 32 - type: integer 
	Parameter Depth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'srlN' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/srlN.vhd:35' bound to instance 'srl_comp' of component 'srlN' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu4.vhd:117]
INFO: [Synth 8-638] synthesizing module 'srlN' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/srlN.vhd:43]
	Parameter N bound to: 32 - type: integer 
	Parameter Depth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'srlN' (12#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/srlN.vhd:43]
	Parameter N bound to: 32 - type: integer 
	Parameter Depth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'sraN' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/sraN.vhd:35' bound to instance 'sra_comp' of component 'sraN' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu4.vhd:121]
INFO: [Synth 8-638] synthesizing module 'sraN' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/sraN.vhd:43]
	Parameter N bound to: 32 - type: integer 
	Parameter Depth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sraN' (13#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/sraN.vhd:43]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu_and' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu_and.vhd:36' bound to instance 'and_comp' of component 'alu_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu4.vhd:125]
INFO: [Synth 8-638] synthesizing module 'alu_and' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu_and.vhd:46]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_and' (14#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu_and.vhd:46]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu_or' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu_or.vhd:36' bound to instance 'or_comp' of component 'alu_or' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu4.vhd:129]
INFO: [Synth 8-638] synthesizing module 'alu_or' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu_or.vhd:46]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_or' (15#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu_or.vhd:46]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu_xor' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu_xor.vhd:36' bound to instance 'xor_comp' of component 'alu_xor' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu4.vhd:133]
INFO: [Synth 8-638] synthesizing module 'alu_xor' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu_xor.vhd:46]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_xor' (16#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu_xor.vhd:46]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RippleCarryFullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:34' bound to instance 'addorsub' of component 'RippleCarryFullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu4.vhd:137]
INFO: [Synth 8-638] synthesizing module 'RippleCarryFullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:44]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add0' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:65]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (17#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:44]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'full_add' of component 'FullAdder' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:74]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'RippleCarryFullAdder' (18#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/RippleCarryFullAdder.vhd:44]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Multiplier' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/Multiplier.vhd:43]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (19#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/Multiplier.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'alu4' (20#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/alu4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ExecuteStage' (21#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/ExecuteStage.vhd:56]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MemoryStage' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/MemoryStage.vhd:56]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_SPACE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DataMemory' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/DataMemory.vhd:41]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_SPACE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (22#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/DataMemory.vhd:41]
INFO: [Synth 8-638] synthesizing module 'SevenSegController' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/seven_seg_controller.vhd:28]
INFO: [Synth 8-638] synthesizing module 'BCDSevenSegConverter' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/BCDSevenSegConverter.vhd:10]
INFO: [Synth 8-226] default block is never used [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/BCDSevenSegConverter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'BCDSevenSegConverter' (23#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/BCDSevenSegConverter.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'SevenSegController' (24#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/seven_seg_controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'MemoryStage' (25#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/MemoryStage.vhd:56]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WriteBackStage' [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/WriteBackStage.vhd:48]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteBackStage' (26#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/WriteBackStage.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MIPS_Processor' (27#1) [D:/malho/Project1/LabProject/Project1/Project1.srcs/sources_1/new/MIPS_Processor.vhd:42]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 675.328 ; gain = 321.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 675.328 ; gain = 321.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 675.328 ; gain = 321.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "ALUControl" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 675.328 ; gain = 321.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 272   
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 41    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS_Processor 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module InstrucMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RegisterModule 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu_xor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module RippleCarryFullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
Module alu4 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SevenSegController 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module WriteBackStage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "DecodeStage/control_unit/ALUControl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'RdE_reg[4]' (FD) to 'SignImmE_reg[15]'
INFO: [Synth 8-3886] merging instance 'RdE_reg[3]' (FD) to 'SignImmE_reg[14]'
INFO: [Synth 8-3886] merging instance 'RdE_reg[2]' (FD) to 'SignImmE_reg[13]'
INFO: [Synth 8-3886] merging instance 'RdE_reg[1]' (FD) to 'SignImmE_reg[12]'
INFO: [Synth 8-3886] merging instance 'RdE_reg[0]' (FD) to 'SignImmE_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\FetchStage/pc_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\FetchStage/pc_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[9]' (FD) to 'InstD_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[25]' (FD) to 'InstD_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[20]' (FD) to 'InstD_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\InstD_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'SignImmE_reg[9]' (FD) to 'RtE_reg[4]'
INFO: [Synth 8-3886] merging instance 'SignImmE_reg[4]' (FD) to 'RtE_reg[4]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[4]' (FD) to 'RtE_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RtE_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FetchStage/pc_out_reg_rep[1]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FetchStage/pc_out_reg_rep[1]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FetchStage/pc_out_reg_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FetchStage/pc_out_reg_rep[1]__2 )
INFO: [Synth 8-3886] merging instance 'FetchStage/Instmem/d_out_reg[10]' (FDR) to 'FetchStage/Instmem/d_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'FetchStage/Instmem/d_out_reg[8]' (FDR) to 'FetchStage/Instmem/d_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'FetchStage/Instmem/d_out_reg[7]' (FDR) to 'FetchStage/Instmem/d_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'FetchStage/Instmem/d_out_reg[6]' (FDR) to 'FetchStage/Instmem/d_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'FetchStage/Instmem/d_out_reg[15]' (FDR) to 'FetchStage/Instmem/d_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'FetchStage/Instmem/d_out_reg[3]' (FDR) to 'FetchStage/Instmem/d_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'FetchStage/Instmem/d_out_reg[1]' (FDR) to 'FetchStage/Instmem/d_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'FetchStage/Instmem/d_out_reg[2]' (FDR) to 'FetchStage/Instmem/d_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'FetchStage/Instmem/d_out_reg[28]' (FDR) to 'FetchStage/Instmem/d_out_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FetchStage/Instmem/d_out_reg[30] )
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[10]' (FD) to 'InstD_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[8]' (FD) to 'InstD_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[7]' (FD) to 'InstD_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[6]' (FD) to 'InstD_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[15]' (FD) to 'InstD_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[3]' (FD) to 'InstD_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[1]' (FD) to 'InstD_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[2]' (FD) to 'InstD_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[28]' (FD) to 'InstD_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'SignImmE_reg[10]' (FD) to 'SignImmE_reg[1]'
INFO: [Synth 8-3886] merging instance 'SignImmE_reg[8]' (FD) to 'SignImmE_reg[1]'
INFO: [Synth 8-3886] merging instance 'SignImmE_reg[7]' (FD) to 'SignImmE_reg[1]'
INFO: [Synth 8-3886] merging instance 'SignImmE_reg[6]' (FD) to 'SignImmE_reg[1]'
INFO: [Synth 8-3886] merging instance 'SignImmE_reg[3]' (FD) to 'SignImmE_reg[1]'
INFO: [Synth 8-3886] merging instance 'SignImmE_reg[2]' (FD) to 'SignImmE_reg[1]'
INFO: [Synth 8-3886] merging instance 'SignImmE_reg[1]' (FD) to 'SignImmE_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\InstD_out_reg[30] )
INFO: [Synth 8-3886] merging instance 'SignImmE_reg[15]' (FD) to 'InstD_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[30]' (FD) to 'ALUControlE_reg[0]'
INFO: [Synth 8-3886] merging instance 'ALUControlE_reg[1]' (FD) to 'ALUControlE_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUControlE_reg[0] )
INFO: [Synth 8-3886] merging instance 'ALUControlE_reg[0]' (FD) to 'WriteRegMin_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WriteRegMin_reg[4] )
INFO: [Synth 8-3886] merging instance 'WriteRegWin_reg[4]' (FD) to 'WriteRegMin_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WriteRegMin_reg[4] )
INFO: [Synth 8-3886] merging instance 'FetchStage/Instmem/d_out_reg[31]' (FDR) to 'FetchStage/Instmem/d_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'FetchStage/Instmem/d_out_reg[26]' (FDR) to 'FetchStage/Instmem/d_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[31]' (FD) to 'InstD_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'InstD_out_reg[26]' (FD) to 'InstD_out_reg[27]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1037.660 ; gain = 683.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|InstrucMemory  | p_0_out    | 1024x8        | LUT            | 
|InstrucMemory  | p_0_out    | 1024x8        | LUT            | 
|InstrucMemory  | p_0_out    | 1024x8        | LUT            | 
|InstrucMemory  | p_0_out    | 1024x8        | LUT            | 
|MIPS_Processor | p_0_out    | 1024x8        | LUT            | 
|MIPS_Processor | p_0_out    | 1024x8        | LUT            | 
|MIPS_Processor | p_0_out    | 1024x8        | LUT            | 
|MIPS_Processor | p_0_out    | 1024x8        | LUT            | 
+---------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------+----------------------------+-----------+----------------------+------------------+
|Module Name    | RTL Object                 | Inference | Size (Depth x Width) | Primitives       | 
+---------------+----------------------------+-----------+----------------------+------------------+
|MIPS_Processor | MemoryStg/mem/mips_mem_reg | Implied   | 1 K x 32             | RAM256X1S x 128	 | 
+---------------+----------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1037.660 ; gain = 683.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------+----------------------------+-----------+----------------------+------------------+
|Module Name    | RTL Object                 | Inference | Size (Depth x Width) | Primitives       | 
+---------------+----------------------------+-----------+----------------------+------------------+
|MIPS_Processor | MemoryStg/mem/mips_mem_reg | Implied   | 1 K x 32             | RAM256X1S x 128	 | 
+---------------+----------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1037.660 ; gain = 683.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1037.660 ; gain = 683.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1037.660 ; gain = 683.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1037.660 ; gain = 683.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1037.660 ; gain = 683.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1037.660 ; gain = 683.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1037.660 ; gain = 683.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MIPS_Processor | MemtoRegW_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPS_Processor | RegWriteWin_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    15|
|3     |LUT1      |     4|
|4     |LUT2      |    35|
|5     |LUT3      |    97|
|6     |LUT4      |    70|
|7     |LUT5      |   219|
|8     |LUT6      |   719|
|9     |MUXF7     |   128|
|10    |MUXF8     |    64|
|11    |RAM256X1S |   128|
|12    |SRL16E    |     2|
|13    |FDCE      |    58|
|14    |FDRE      |   793|
|15    |IBUF      |    18|
|16    |OBUF      |    39|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------+--------------------+------+
|      |Instance                      |Module              |Cells |
+------+------------------------------+--------------------+------+
|1     |top                           |                    |  2390|
|2     |  DecodeStage                 |InstrucDecode       |   945|
|3     |    control_unit              |ControlUnit         |     2|
|4     |    regfile                   |RegisterFile        |   943|
|5     |      \module_gen[10].module  |RegisterModule      |    33|
|6     |      \module_gen[11].module  |RegisterModule_0    |   161|
|7     |      \module_gen[12].module  |RegisterModule_1    |    33|
|8     |      \module_gen[13].module  |RegisterModule_2    |    33|
|9     |      \module_gen[14].module  |RegisterModule_3    |    33|
|10    |      \module_gen[15].module  |RegisterModule_4    |    97|
|11    |      \module_gen[1].module   |RegisterModule_5    |    33|
|12    |      \module_gen[2].module   |RegisterModule_6    |    33|
|13    |      \module_gen[3].module   |RegisterModule_7    |   225|
|14    |      \module_gen[4].module   |RegisterModule_8    |    33|
|15    |      \module_gen[5].module   |RegisterModule_9    |    33|
|16    |      \module_gen[6].module   |RegisterModule_10   |    33|
|17    |      \module_gen[7].module   |RegisterModule_11   |    97|
|18    |      \module_gen[8].module   |RegisterModule_12   |    33|
|19    |      \module_gen[9].module   |RegisterModule_13   |    33|
|20    |  ExecuteStg                  |ExecuteStage        |   718|
|21    |    mux1                      |Mux                 |     4|
|22    |    ALU                       |alu4                |   681|
|23    |    mux2                      |Mux__parameterized1 |    33|
|24    |  FetchStage                  |InstrucFetch        |   127|
|25    |    Instmem                   |InstrucMemory       |    57|
|26    |  MemoryStg                   |MemoryStage         |   239|
|27    |    mem                       |DataMemory          |   213|
|28    |    sevenseg                  |SevenSegController  |    26|
|29    |  WriteBack                   |WriteBackStage      |    32|
+------+------------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1037.660 ; gain = 683.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1037.660 ; gain = 683.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1037.660 ; gain = 683.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1037.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
229 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1037.660 ; gain = 708.578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1037.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/malho/Project2/project_2/project_2.runs/synth_1/MIPS_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_Processor_utilization_synth.rpt -pb MIPS_Processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 17 23:33:51 2020...
