0.7
2020.1
May 27 2020
20:09:33
C:/Users/aaron_mendoza1/Documents/GitHub/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/aaron_mendoza1/Documents/GitHub/Lab09/Lab09_project/codedirectory/register.sv,1603382705,systemVerilog,,C:/Users/aaron_mendoza1/Documents/GitHub/Lab09/Lab09_project/codedirectory/register_tb.sv,,register,,,,,,,,
C:/Users/aaron_mendoza1/Documents/GitHub/Lab09/Lab09_project/codedirectory/register_tb.sv,1603383544,systemVerilog,,,,register_tb,,,,,,,,
