# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LblockCipher.srcs/sources_1/new/SplitInputBlock.vhd" \
"../../../../LblockCipher.srcs/sim_1/new/SplitInputBlock_tb.vhd" \

# Do not sort compile order
nosort
