--------------------------------------------------------------------------------
Optimal objective: 2.450000e+02
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1200
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1300
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1400
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1500
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1600
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1700
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1800
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:1900
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:1900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2000
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2100
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2200
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2300
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2400
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2500
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2600
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2700
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2800
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:2900
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:2900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3000
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3100
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3200
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3300
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3400
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3500
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3600
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3700
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3800
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:3900
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:3900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4000
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4100
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4200
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4300
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4400
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4500
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4600
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4700
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4800
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:4900
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:4900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5000
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5100
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5200
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5300
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5400
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5500
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5600
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5700
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5800
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:5900
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:5900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6000
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6100
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6200
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6300
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6400
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6500
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6600
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6700
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6800
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:6900
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:6900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7000
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7100
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7200
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7300
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7400
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7500
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7600
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7700
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7800
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:7900
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:7900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8000
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8100
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8200
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8300
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8400
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8500
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8600
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8700
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8800
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:8900
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:8900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9000
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9100
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9100
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9200
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9200
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9300
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9300
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9400
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9400
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9500
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9500
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9600
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9600
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9700
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9700
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9800
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9800
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:9900
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:9900
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
C98 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C97 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C96 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C95 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C94 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C93 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C92 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C91 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C90 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C89 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C88 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C87 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C86 - predt: 2 - u_latency: 0 - t: 2 - prev lateStart:10000
C96 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:10000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C93 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:10000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
C89 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:10000
C98 - predt: 2 - u_latency: 2 - t: 0 - prev lateStart:0
Optimal objective: 8.400000e+01
