verilog work "clkdiv.v"
verilog work "clkdiv_test_sim.v"
verilog work "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
