$date
	Tue Oct 03 14:29:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module grayCodeStimulus $end
$var wire 2 ! out [1:0] $end
$var reg 1 " clk $end
$var reg 1 # res $end
$scope module g $end
$var wire 1 " clk $end
$var wire 1 # res $end
$var wire 2 $ q [1:0] $end
$var wire 2 % out [1:0] $end
$scope module c $end
$var wire 1 " clk $end
$var wire 1 # res $end
$var wire 2 & q [1:0] $end
$scope module t0 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # res $end
$var wire 1 ( t $end
$var wire 1 ) q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # res $end
$var reg 1 ) q $end
$upscope $end
$upscope $end
$scope module t1 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var wire 1 # res $end
$var wire 1 + t $end
$var wire 1 , q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var wire 1 # res $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$scope module g $end
$var wire 2 - in [1:0] $end
$var wire 2 . out [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
0,
0+
0*
0)
1(
1'
b0 &
b0 %
b0 $
1#
0"
b0 !
$end
#5
1"
#10
1*
b10 !
b10 %
b10 .
0'
1+
b1 $
b1 &
b1 -
1)
0"
0#
#15
1"
#20
1'
0+
1*
0)
b10 $
b10 &
b10 -
1,
0"
#25
1"
#30
0*
b1 !
b1 %
b1 .
0'
1+
b11 $
b11 &
b11 -
1)
0"
#35
1"
#40
b0 !
b0 %
b0 .
1'
0+
0*
0)
b0 $
b0 &
b0 -
0,
0"
#45
1"
#50
1*
b10 !
b10 %
b10 .
0'
1+
b1 $
b1 &
b1 -
1)
0"
#55
1"
#60
0*
b0 !
b0 %
b0 .
1'
0+
b0 $
b0 &
b0 -
0)
0"
1#
#65
1"
#70
1*
b10 !
b10 %
b10 .
0'
1+
b1 $
b1 &
b1 -
1)
0"
0#
#75
1"
#80
1'
0+
1*
0)
b10 $
b10 &
b10 -
1,
0"
#85
1"
#90
0*
b1 !
b1 %
b1 .
0'
1+
b11 $
b11 &
b11 -
1)
0"
#95
1"
#100
b0 !
b0 %
b0 .
1'
0+
0*
0)
b0 $
b0 &
b0 -
0,
0"
