<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - IncreEncoder_ip_src_IncreEncoder_V22.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../IncreEncoder_ip_src_IncreEncoder_V22.vhd" target="rtwreport_document_frame" id="linkToText_plain">IncreEncoder_ip_src_IncreEncoder_V22.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\Encoder_Zynq\IncreEncoder_ip_src_IncreEncoder_V22.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2018-10-01 09:32:45</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.4 and HDL Coder 3.12</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1e-10</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 5e-09</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        2e-08</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- omega                         ce_out        2e-08</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- omega_AXI4                    ce_out        2e-08</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- theta_el                      ce_out        2e-08</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- theta_el_AXI4                 ce_out        2e-08</span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- theta_mech_AXI4               ce_out        2e-08</span>
</span><span><a class="LN" id="29">   29   </a><span class="CT">-- edge_rsvd                     ce_out        2e-08</span>
</span><span><a class="LN" id="30">   30   </a><span class="CT">-- count                         ce_out        2e-08</span>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- direction_AXI4                ce_out        2e-08</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- countPerPeriod_AXI4           ce_out        2e-08</span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- </span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a>
</span><span><a class="LN" id="38">   38   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="39">   39   </a><span class="CT">-- </span>
</span><span><a class="LN" id="40">   40   </a><span class="CT">-- Module: IncreEncoder_ip_src_IncreEncoder_V22</span>
</span><span><a class="LN" id="41">   41   </a><span class="CT">-- Source Path: Encoder_Zynq/IncreEncoder_V22</span>
</span><span><a class="LN" id="42">   42   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="43">   43   </a><span class="CT">-- </span>
</span><span><a class="LN" id="44">   44   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="45">   45   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="46">   46   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="47">   47   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="48">   48   </a><span class="KW">USE</span> work.IncreEncoder_ip_src_IncreEncoder_V22_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="49">   49   </a>
</span><span><a class="LN" id="50">   50   </a><span class="KW">ENTITY</span> IncreEncoder_ip_src_IncreEncoder_V22 <span class="KW">IS</span>
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="52">   52   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="53">   53   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="54">   54   </a>        A                                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="55">   55   </a>        B                                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="56">   56   </a>        I                                 :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="57">   57   </a>        PI2_Inc_AXI4                      :   <span class="KW">IN</span>    std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24_En24</span>
</span><span><a class="LN" id="58">   58   </a>        Timer_FPGA_ms_AXI4                :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En26</span>
</span><span><a class="LN" id="59">   59   </a>        IncPerTurn_mech_AXI4              :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="60">   60   </a>        Inc_PerTurn_mech_2PI_AXI4         :   <span class="KW">IN</span>    std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24_En24</span>
</span><span><a class="LN" id="61">   61   </a>        IncrementePerTurn_elek_AXI4       :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="62">   62   </a>        OverSamplFactorInv_AXI4           :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En15</span>
</span><span><a class="LN" id="63">   63   </a>        OverSamplFactor_AXI4              :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="64">   64   </a>        PeriodEnd                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="65">   65   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="66">   66   </a>        omega                             :   <span class="KW">OUT</span>   std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="67">   67   </a>        omega_AXI4                        :   <span class="KW">OUT</span>   std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="68">   68   </a>        theta_el                          :   <span class="KW">OUT</span>   std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En20</span>
</span><span><a class="LN" id="69">   69   </a>        theta_el_AXI4                     :   <span class="KW">OUT</span>   std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En20</span>
</span><span><a class="LN" id="70">   70   </a>        theta_mech_AXI4                   :   <span class="KW">OUT</span>   std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En20</span>
</span><span><a class="LN" id="71">   71   </a>        edge_rsvd                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="72">   72   </a>        count                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="73">   73   </a>        direction_AXI4                    :   <span class="KW">OUT</span>   std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="74">   74   </a>        countPerPeriod_AXI4               :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- int16</span>
</span><span><a class="LN" id="75">   75   </a>        );
</span><span><a class="LN" id="76">   76   </a><span class="KW">END</span> IncreEncoder_ip_src_IncreEncoder_V22;
</span><span><a class="LN" id="77">   77   </a>
</span><span><a class="LN" id="78">   78   </a>
</span><span><a class="LN" id="79">   79   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> IncreEncoder_ip_src_IncreEncoder_V22 <span class="KW">IS</span>
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81">   81   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">COMPONENT</span> IncreEncoder_ip_src_IncreEncoder_V22_tc
</span><span><a class="LN" id="83">   83   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="84">   84   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="85">   85   </a>          clk_enable                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="86">   86   </a>          enb_1_50_0                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="87">   87   </a>          enb_1_100_0                     :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="88">   88   </a>          enb_1_100_1                     :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="89">   89   </a>          );
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="91">   91   </a>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">COMPONENT</span> IncreEncoder_ip_src_omega_by_measure_time
</span><span><a class="LN" id="93">   93   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="94">   94   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="95">   95   </a>          enb_1_100_0                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="96">   96   </a>          Edge_rsvd                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="97">   97   </a>          T                               :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En26</span>
</span><span><a class="LN" id="98">   98   </a>          rps                             :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En26</span>
</span><span><a class="LN" id="99">   99   </a>          NewMeasurement                  :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="100">  100   </a>          );
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="102">  102   </a>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">COMPONENT</span> IncreEncoder_ip_src_HDL_Reciprocal
</span><span><a class="LN" id="104">  104   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="105">  105   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="106">  106   </a>          enb_1_100_0                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="107">  107   </a>          enb_1_50_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="108">  108   </a>          din                             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En26</span>
</span><span><a class="LN" id="109">  109   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix32_En5</span>
</span><span><a class="LN" id="110">  110   </a>          );
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="112">  112   </a>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">COMPONENT</span> IncreEncoder_ip_src_Average
</span><span><a class="LN" id="114">  114   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="115">  115   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="116">  116   </a>          enb_1_100_0                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="117">  117   </a>          OmegaIn                         :   <span class="KW">IN</span>    std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="118">  118   </a>          NewMeasurement                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="119">  119   </a>          SamplingFactorInv               :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En15</span>
</span><span><a class="LN" id="120">  120   </a>          SamplingFactor                  :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="121">  121   </a>          OmegaOut                        :   <span class="KW">OUT</span>   std_logic_vector(23 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="122">  122   </a>          );
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="124">  124   </a>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">COMPONENT</span> IncreEncoder_ip_src_Check_Direction
</span><span><a class="LN" id="126">  126   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="127">  127   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="128">  128   </a>          enb_1_100_0                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="129">  129   </a>          A                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="130">  130   </a>          B                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="131">  131   </a>          Dir                             :   <span class="KW">OUT</span>   std_logic_vector(3 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="132">  132   </a>          );
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="134">  134   </a>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">COMPONENT</span> IncreEncoder_ip_src_Counter
</span><span><a class="LN" id="136">  136   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="137">  137   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="138">  138   </a>          enb_1_100_0                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="139">  139   </a>          Enable_ctr                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="140">  140   </a>          I_line                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="141">  141   </a>          Edge_rsvd                       :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" id="142">  142   </a>          Reset_1                         :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="143">  143   </a>          );
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="145">  145   </a>
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">COMPONENT</span> IncreEncoder_ip_src_Counter_theta_ele
</span><span><a class="LN" id="147">  147   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="148">  148   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="149">  149   </a>          enb_1_100_0                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="150">  150   </a>          Edge_rsvd                       :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" id="151">  151   </a>          Reset_1                         :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="152">  152   </a>          IncsPerTurn                     :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="153">  153   </a>          Dir                             :   <span class="KW">IN</span>    std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="154">  154   </a>          count                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- int16</span>
</span><span><a class="LN" id="155">  155   </a>          );
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="157">  157   </a>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">COMPONENT</span> IncreEncoder_ip_src_Counter_theta
</span><span><a class="LN" id="159">  159   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="160">  160   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="161">  161   </a>          enb_1_100_0                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="162">  162   </a>          Edge_rsvd                       :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" id="163">  163   </a>          Reset_1                         :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="164">  164   </a>          IncsPerTurn                     :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="165">  165   </a>          Dir                             :   <span class="KW">IN</span>    std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="166">  166   </a>          count                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- int16</span>
</span><span><a class="LN" id="167">  167   </a>          );
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="169">  169   </a>
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">COMPONENT</span> IncreEncoder_ip_src_omega_by_count_lines
</span><span><a class="LN" id="171">  171   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="172">  172   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="173">  173   </a>          enb_1_100_0                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="174">  174   </a>          Edge_rsvd                       :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" id="175">  175   </a>          Reset1                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="176">  176   </a>          IncsPerTurn                     :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="177">  177   </a>          count                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- int16</span>
</span><span><a class="LN" id="178">  178   </a>          );
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="180">  180   </a>
</span><span><a class="LN" id="181">  181   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : IncreEncoder_ip_src_IncreEncoder_V22_tc
</span><span><a class="LN" id="183">  183   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.IncreEncoder_ip_src_IncreEncoder_V22_tc(rtl);
</span><span><a class="LN" id="184">  184   </a>
</span><span><a class="LN" id="185">  185   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : IncreEncoder_ip_src_omega_by_measure_time
</span><span><a class="LN" id="186">  186   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.IncreEncoder_ip_src_omega_by_measure_time(rtl);
</span><span><a class="LN" id="187">  187   </a>
</span><span><a class="LN" id="188">  188   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : IncreEncoder_ip_src_HDL_Reciprocal
</span><span><a class="LN" id="189">  189   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.IncreEncoder_ip_src_HDL_Reciprocal(rtl);
</span><span><a class="LN" id="190">  190   </a>
</span><span><a class="LN" id="191">  191   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : IncreEncoder_ip_src_Average
</span><span><a class="LN" id="192">  192   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.IncreEncoder_ip_src_Average(rtl);
</span><span><a class="LN" id="193">  193   </a>
</span><span><a class="LN" id="194">  194   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : IncreEncoder_ip_src_Check_Direction
</span><span><a class="LN" id="195">  195   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.IncreEncoder_ip_src_Check_Direction(rtl);
</span><span><a class="LN" id="196">  196   </a>
</span><span><a class="LN" id="197">  197   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : IncreEncoder_ip_src_Counter
</span><span><a class="LN" id="198">  198   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.IncreEncoder_ip_src_Counter(rtl);
</span><span><a class="LN" id="199">  199   </a>
</span><span><a class="LN" id="200">  200   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : IncreEncoder_ip_src_Counter_theta_ele
</span><span><a class="LN" id="201">  201   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.IncreEncoder_ip_src_Counter_theta_ele(rtl);
</span><span><a class="LN" id="202">  202   </a>
</span><span><a class="LN" id="203">  203   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : IncreEncoder_ip_src_Counter_theta
</span><span><a class="LN" id="204">  204   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.IncreEncoder_ip_src_Counter_theta(rtl);
</span><span><a class="LN" id="205">  205   </a>
</span><span><a class="LN" id="206">  206   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : IncreEncoder_ip_src_omega_by_count_lines
</span><span><a class="LN" id="207">  207   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.IncreEncoder_ip_src_omega_by_count_lines(rtl);
</span><span><a class="LN" id="208">  208   </a>
</span><span><a class="LN" id="209">  209   </a>  <span class="CT">-- Functions</span>
</span><span><a class="LN" id="210">  210   </a>  <span class="CT">-- HDLCODER_TO_STDLOGIC </span>
</span><span><a class="LN" id="211">  211   </a>  <span class="KW">FUNCTION</span> hdlcoder_to_stdlogic(arg: boolean) <span class="KW">RETURN</span> std_logic <span class="KW">IS</span>
</span><span><a class="LN" id="212">  212   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="213">  213   </a>    <span class="KW">IF</span> arg <span class="KW">THEN</span>
</span><span><a class="LN" id="214">  214   </a>      <span class="KW">RETURN</span> '1';
</span><span><a class="LN" id="215">  215   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" id="216">  216   </a>      <span class="KW">RETURN</span> '0';
</span><span><a class="LN" id="217">  217   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="218">  218   </a>  <span class="KW">END</span> <span class="KW">FUNCTION</span>;
</span><span><a class="LN" id="219">  219   </a>
</span><span><a class="LN" id="220">  220   </a>
</span><span><a class="LN" id="221">  221   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="222">  222   </a>  <span class="KW">SIGNAL</span> enb_1_100_0                      : std_logic;
</span><span><a class="LN" id="223">  223   </a>  <span class="KW">SIGNAL</span> enb_1_50_0                       : std_logic;
</span><span><a class="LN" id="224">  224   </a>  <span class="KW">SIGNAL</span> enb_1_100_1                      : std_logic;
</span><span><a class="LN" id="225">  225   </a>  <span class="KW">SIGNAL</span> Logical2_out1                    : std_logic;
</span><span><a class="LN" id="226">  226   </a>  <span class="KW">SIGNAL</span> Timer_FPGA_ms_AXI4_unsigned      : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En26</span>
</span><span><a class="LN" id="227">  227   </a>  <span class="KW">SIGNAL</span> rd_4_reg                         : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="228">  228   </a>  <span class="KW">SIGNAL</span> Logical2_out1_1                  : std_logic;
</span><span><a class="LN" id="229">  229   </a>  <span class="KW">SIGNAL</span> Timer_FPGA_ms_AXI4_1             : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En26</span>
</span><span><a class="LN" id="230">  230   </a>  <span class="KW">SIGNAL</span> omega_by_measure_time_out1       : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="231">  231   </a>  <span class="KW">SIGNAL</span> omega_by_measure_time_out2       : std_logic;
</span><span><a class="LN" id="232">  232   </a>  <span class="KW">SIGNAL</span> omega_by_measure_time_out1_unsigned : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En26</span>
</span><span><a class="LN" id="233">  233   </a>  <span class="KW">SIGNAL</span> C_1_rps_1_omega_out1             : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En15</span>
</span><span><a class="LN" id="234">  234   </a>  <span class="KW">SIGNAL</span> C_1_rps_1_omega_out1_1           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En15</span>
</span><span><a class="LN" id="235">  235   </a>  <span class="KW">SIGNAL</span> Mul_rps_omega_out1               : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48_En41</span>
</span><span><a class="LN" id="236">  236   </a>  <span class="KW">SIGNAL</span> hold2_out1                       : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En26</span>
</span><span><a class="LN" id="237">  237   </a>  <span class="KW">SIGNAL</span> HDL_Reciprocal_out1              : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="238">  238   </a>  <span class="KW">SIGNAL</span> HDL_Reciprocal_out1_unsigned     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En5</span>
</span><span><a class="LN" id="239">  239   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion2_out1       : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="240">  240   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion2_out1_1     : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="241">  241   </a>  <span class="KW">SIGNAL</span> OverSamplFactorInv_AXI4_unsigned : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En15</span>
</span><span><a class="LN" id="242">  242   </a>  <span class="KW">SIGNAL</span> OverSamplFactorInv_AXI4_1        : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En15</span>
</span><span><a class="LN" id="243">  243   </a>  <span class="KW">SIGNAL</span> OverSamplFactor_AXI4_unsigned    : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="244">  244   </a>  <span class="KW">SIGNAL</span> OverSamplFactor_AXI4_1           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="245">  245   </a>  <span class="KW">SIGNAL</span> Average_out1                     : std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" id="246">  246   </a>  <span class="KW">SIGNAL</span> Average_out1_signed              : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="247">  247   </a>  <span class="KW">SIGNAL</span> Check_Direction_out1             : std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" id="248">  248   </a>  <span class="KW">SIGNAL</span> Check_Direction_out1_signed      : signed(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="249">  249   </a>  <span class="KW">SIGNAL</span> hold1_out1                       : signed(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="250">  250   </a>  <span class="KW">SIGNAL</span> rd_1_reg                         : vector_of_signed4(0 <span class="KW">TO</span> 4);  <span class="CT">-- sfix4 [5]</span>
</span><span><a class="LN" id="251">  251   </a>  <span class="KW">SIGNAL</span> Check_Direction_out1_1           : signed(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="252">  252   </a>  <span class="KW">SIGNAL</span> Mul_Direction_out1               : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En11</span>
</span><span><a class="LN" id="253">  253   </a>  <span class="KW">SIGNAL</span> Mul_Direction_out1_1             : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En11</span>
</span><span><a class="LN" id="254">  254   </a>  <span class="KW">SIGNAL</span> Mul_Direction_out1_2             : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="255">  255   </a>  <span class="KW">SIGNAL</span> rd_8_reg                         : vector_of_signed24(0 <span class="KW">TO</span> 4);  <span class="CT">-- sfix24 [5]</span>
</span><span><a class="LN" id="256">  256   </a>  <span class="KW">SIGNAL</span> Mul_Direction_out1_3             : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="257">  257   </a>  <span class="KW">SIGNAL</span> rd_10_reg                        : vector_of_signed24(0 <span class="KW">TO</span> 5);  <span class="CT">-- sfix24 [6]</span>
</span><span><a class="LN" id="258">  258   </a>  <span class="KW">SIGNAL</span> Average_out1_1                   : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="259">  259   </a>  <span class="KW">SIGNAL</span> Product_theta_el0_deserializer_contl_cnt : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" id="260">  260   </a>  <span class="KW">SIGNAL</span> Product_theta_el0_deserializer_contl_validOutput : std_logic;
</span><span><a class="LN" id="261">  261   </a>  <span class="KW">SIGNAL</span> Product_theta_el0_deserializer_innerRegEn : std_logic;
</span><span><a class="LN" id="262">  262   </a>  <span class="KW">SIGNAL</span> Product_theta_el0_deserializer_innerRegCtrolEn : std_logic;
</span><span><a class="LN" id="263">  263   </a>  <span class="KW">SIGNAL</span> Product_theta_el0_deserializer_outBypassEn : std_logic;
</span><span><a class="LN" id="264">  264   </a>  <span class="KW">SIGNAL</span> Product_theta_el0_deserializer_tapDelayEn : std_logic;
</span><span><a class="LN" id="265">  265   </a>  <span class="KW">SIGNAL</span> Product_theta_el0_deserializer_tapDelayEn_1 : std_logic;
</span><span><a class="LN" id="266">  266   </a>  <span class="KW">SIGNAL</span> counterSig                       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="267">  267   </a>  <span class="KW">SIGNAL</span> PI2_Inc_AXI4_unsigned            : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24_En24</span>
</span><span><a class="LN" id="268">  268   </a>  <span class="KW">SIGNAL</span> PI2_Inc_AXI4_1                   : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24_En24</span>
</span><span><a class="LN" id="269">  269   </a>  <span class="KW">SIGNAL</span> Inc_PerTurn_mech_2PI_AXI4_unsigned : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24_En24</span>
</span><span><a class="LN" id="270">  270   </a>  <span class="KW">SIGNAL</span> Inc_PerTurn_mech_2PI_AXI4_1      : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24_En24</span>
</span><span><a class="LN" id="271">  271   </a>  <span class="KW">SIGNAL</span> c0_serial_0                      : vector_of_unsigned24(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix24_En24 [2]</span>
</span><span><a class="LN" id="272">  272   </a>  <span class="KW">SIGNAL</span> rcc_out                          : vector_of_unsigned24(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix24_En24 [2]</span>
</span><span><a class="LN" id="273">  273   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0        : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24_En24</span>
</span><span><a class="LN" id="274">  274   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1        : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24_En24</span>
</span><span><a class="LN" id="275">  275   </a>  <span class="KW">SIGNAL</span> PI2_Inc_AXI4_2                   : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24_En24</span>
</span><span><a class="LN" id="276">  276   </a>  <span class="KW">SIGNAL</span> Logical1_out1                    : std_logic;
</span><span><a class="LN" id="277">  277   </a>  <span class="KW">SIGNAL</span> Logical1_out1_1                  : std_logic;
</span><span><a class="LN" id="278">  278   </a>  <span class="KW">SIGNAL</span> Counter_out1                     : std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" id="279">  279   </a>  <span class="KW">SIGNAL</span> Counter_out2                     : std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" id="280">  280   </a>  <span class="KW">SIGNAL</span> Counter_theta_ele_out1           : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="281">  281   </a>  <span class="KW">SIGNAL</span> Counter_theta_ele_out1_signed    : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" id="282">  282   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion1_out1       : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="283">  283   </a>  <span class="KW">SIGNAL</span> reset_old2_out1                  : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="284">  284   </a>  <span class="KW">SIGNAL</span> Counter_theta_out1               : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="285">  285   </a>  <span class="KW">SIGNAL</span> Counter_theta_out1_signed        : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" id="286">  286   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion9_out1       : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="287">  287   </a>  <span class="KW">SIGNAL</span> reset_old5_out1                  : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="288">  288   </a>  <span class="KW">SIGNAL</span> c0_serial_1                      : vector_of_unsigned16(0 <span class="KW">TO</span> 1);  <span class="CT">-- uint16 [2]</span>
</span><span><a class="LN" id="289">  289   </a>  <span class="KW">SIGNAL</span> rcc_out_1                        : vector_of_unsigned16(0 <span class="KW">TO</span> 1);  <span class="CT">-- uint16 [2]</span>
</span><span><a class="LN" id="290">  290   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_1      : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="291">  291   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_1      : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="292">  292   </a>  <span class="KW">SIGNAL</span> reset_old2_out1_1                : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="293">  293   </a>  <span class="KW">SIGNAL</span> Product_theta_el_out1            : unsigned(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix40_En24</span>
</span><span><a class="LN" id="294">  294   </a>  <span class="KW">SIGNAL</span> Product_theta_el0_deserializer_tapout : unsigned(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix40_En24</span>
</span><span><a class="LN" id="295">  295   </a>  <span class="KW">SIGNAL</span> Product_theta_el0_deserializer_muxOut : vector_of_unsigned40(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix40_En24 [2]</span>
</span><span><a class="LN" id="296">  296   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0                   : vector_of_unsigned40(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix40_En24 [2]</span>
</span><span><a class="LN" id="297">  297   </a>  <span class="KW">SIGNAL</span> Product_theta_el_out1_1          : unsigned(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix40_En24</span>
</span><span><a class="LN" id="298">  298   </a>  <span class="KW">SIGNAL</span> Product_theta_el_out1_2          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En20</span>
</span><span><a class="LN" id="299">  299   </a>  <span class="KW">SIGNAL</span> reset_old4_out1                  : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En20</span>
</span><span><a class="LN" id="300">  300   </a>  <span class="KW">SIGNAL</span> reduced_reg                      : vector_of_signed24(0 <span class="KW">TO</span> 8);  <span class="CT">-- sfix24 [9]</span>
</span><span><a class="LN" id="301">  301   </a>  <span class="KW">SIGNAL</span> reset_old4_out1_1                : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En20</span>
</span><span><a class="LN" id="302">  302   </a>  <span class="KW">SIGNAL</span> Product_theta_mech_out1          : unsigned(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix40_En24</span>
</span><span><a class="LN" id="303">  303   </a>  <span class="KW">SIGNAL</span> Product_theta_mech_out1_1        : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En20</span>
</span><span><a class="LN" id="304">  304   </a>  <span class="KW">SIGNAL</span> delayMatch6_reg                  : vector_of_signed24(0 <span class="KW">TO</span> 9);  <span class="CT">-- sfix24 [10]</span>
</span><span><a class="LN" id="305">  305   </a>  <span class="KW">SIGNAL</span> reset_old3_out1                  : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En20</span>
</span><span><a class="LN" id="306">  306   </a>  <span class="KW">SIGNAL</span> Detec_edge_out1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="307">  307   </a>  <span class="KW">SIGNAL</span> reset_old1_out1                  : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="308">  308   </a>  <span class="KW">SIGNAL</span> reset_old_switch1_out1           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="309">  309   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : std_logic;
</span><span><a class="LN" id="310">  310   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : std_logic;
</span><span><a class="LN" id="311">  311   </a>  <span class="KW">SIGNAL</span> reset_old_switch3_out1           : std_logic;
</span><span><a class="LN" id="312">  312   </a>  <span class="KW">SIGNAL</span> delayMatch2_reg                  : std_logic_vector(0 <span class="KW">TO</span> 9);  <span class="CT">-- ufix1 [10]</span>
</span><span><a class="LN" id="313">  313   </a>  <span class="KW">SIGNAL</span> reset_old_switch3_out1_1         : std_logic;
</span><span><a class="LN" id="314">  314   </a>  <span class="KW">SIGNAL</span> delayMatch_reg                   : std_logic_vector(0 <span class="KW">TO</span> 9);  <span class="CT">-- ufix1 [10]</span>
</span><span><a class="LN" id="315">  315   </a>  <span class="KW">SIGNAL</span> Logical1_out1_2                  : std_logic;
</span><span><a class="LN" id="316">  316   </a>  <span class="KW">SIGNAL</span> rd_2_reg                         : vector_of_signed4(0 <span class="KW">TO</span> 5);  <span class="CT">-- sfix4 [6]</span>
</span><span><a class="LN" id="317">  317   </a>  <span class="KW">SIGNAL</span> hold1_out1_1                     : signed(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="318">  318   </a>  <span class="KW">SIGNAL</span> omega_by_count_lines_out1        : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="319">  319   </a>  <span class="KW">SIGNAL</span> omega_by_count_lines_out1_signed : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" id="320">  320   </a>  <span class="KW">SIGNAL</span> delayMatch9_reg                  : vector_of_signed16(0 <span class="KW">TO</span> 9);  <span class="CT">-- sfix16 [10]</span>
</span><span><a class="LN" id="321">  321   </a>  <span class="KW">SIGNAL</span> omega_by_count_lines_out1_1      : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" id="322">  322   </a>
</span><span><a class="LN" id="323">  323   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="324">  324   </a>  <span class="CT">-- Speed</span>
</span><span><a class="LN" id="325">  325   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="326">  326   </a>  <span class="CT">-- theta_mech</span>
</span><span><a class="LN" id="327">  327   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="328">  328   </a>  <span class="CT">-- theta_el</span>
</span><span><a class="LN" id="329">  329   </a>
</span><span><a class="LN" id="330">  330   </a>  u_IncreEncoder_V22_tc : IncreEncoder_ip_src_IncreEncoder_V22_tc
</span><span><a class="LN" id="331">  331   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="332">  332   </a>              reset =&gt; reset,
</span><span><a class="LN" id="333">  333   </a>              clk_enable =&gt; clk_enable,
</span><span><a class="LN" id="334">  334   </a>              enb_1_50_0 =&gt; enb_1_50_0,
</span><span><a class="LN" id="335">  335   </a>              enb_1_100_0 =&gt; enb_1_100_0,
</span><span><a class="LN" id="336">  336   </a>              enb_1_100_1 =&gt; enb_1_100_1
</span><span><a class="LN" id="337">  337   </a>              );
</span><span><a class="LN" id="338">  338   </a>
</span><span><a class="LN" id="339" href="matlab:coder.internal.code2model('Encoder_Zynq:2194')" name="code2model">  339   </a>  u_omega_by_measure_time : IncreEncoder_ip_src_omega_by_measure_time
</span><span><a class="LN" id="340" href="matlab:coder.internal.code2model('Encoder_Zynq:2194')" name="code2model">  340   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="341" href="matlab:coder.internal.code2model('Encoder_Zynq:2194')" name="code2model">  341   </a>              reset =&gt; reset,
</span><span><a class="LN" id="342" href="matlab:coder.internal.code2model('Encoder_Zynq:2194')" name="code2model">  342   </a>              enb_1_100_0 =&gt; enb_1_100_0,
</span><span><a class="LN" id="343" href="matlab:coder.internal.code2model('Encoder_Zynq:2194')" name="code2model">  343   </a>              Edge_rsvd =&gt; Logical2_out1_1,
</span><span><a class="LN" id="344" href="matlab:coder.internal.code2model('Encoder_Zynq:2194')" name="code2model">  344   </a>              T =&gt; std_logic_vector(Timer_FPGA_ms_AXI4_1),  <span class="CT">-- ufix32_En26</span>
</span><span><a class="LN" id="345" href="matlab:coder.internal.code2model('Encoder_Zynq:2194')" name="code2model">  345   </a>              rps =&gt; omega_by_measure_time_out1,  <span class="CT">-- ufix32_En26</span>
</span><span><a class="LN" id="346" href="matlab:coder.internal.code2model('Encoder_Zynq:2194')" name="code2model">  346   </a>              NewMeasurement =&gt; omega_by_measure_time_out2
</span><span><a class="LN" id="347" href="matlab:coder.internal.code2model('Encoder_Zynq:2194')" name="code2model">  347   </a>              );
</span><span><a class="LN" id="348">  348   </a>
</span><span><a class="LN" id="349" href="matlab:coder.internal.code2model('Encoder_Zynq:3684')" name="code2model">  349   </a>  u_HDL_Reciprocal : IncreEncoder_ip_src_HDL_Reciprocal
</span><span><a class="LN" id="350" href="matlab:coder.internal.code2model('Encoder_Zynq:3684')" name="code2model">  350   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="351" href="matlab:coder.internal.code2model('Encoder_Zynq:3684')" name="code2model">  351   </a>              reset =&gt; reset,
</span><span><a class="LN" id="352" href="matlab:coder.internal.code2model('Encoder_Zynq:3684')" name="code2model">  352   </a>              enb_1_100_0 =&gt; enb_1_100_0,
</span><span><a class="LN" id="353" href="matlab:coder.internal.code2model('Encoder_Zynq:3684')" name="code2model">  353   </a>              enb_1_50_0 =&gt; enb_1_50_0,
</span><span><a class="LN" id="354" href="matlab:coder.internal.code2model('Encoder_Zynq:3684')" name="code2model">  354   </a>              din =&gt; std_logic_vector(hold2_out1),  <span class="CT">-- ufix32_En26</span>
</span><span><a class="LN" id="355" href="matlab:coder.internal.code2model('Encoder_Zynq:3684')" name="code2model">  355   </a>              dout =&gt; HDL_Reciprocal_out1  <span class="CT">-- ufix32_En5</span>
</span><span><a class="LN" id="356" href="matlab:coder.internal.code2model('Encoder_Zynq:3684')" name="code2model">  356   </a>              );
</span><span><a class="LN" id="357">  357   </a>
</span><span><a class="LN" id="358" href="matlab:coder.internal.code2model('Encoder_Zynq:3649')" name="code2model">  358   </a>  u_Average : IncreEncoder_ip_src_Average
</span><span><a class="LN" id="359" href="matlab:coder.internal.code2model('Encoder_Zynq:3649')" name="code2model">  359   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="360" href="matlab:coder.internal.code2model('Encoder_Zynq:3649')" name="code2model">  360   </a>              reset =&gt; reset,
</span><span><a class="LN" id="361" href="matlab:coder.internal.code2model('Encoder_Zynq:3649')" name="code2model">  361   </a>              enb_1_100_0 =&gt; enb_1_100_0,
</span><span><a class="LN" id="362" href="matlab:coder.internal.code2model('Encoder_Zynq:3649')" name="code2model">  362   </a>              OmegaIn =&gt; std_logic_vector(Data_Type_Conversion2_out1_1),  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="363" href="matlab:coder.internal.code2model('Encoder_Zynq:3649')" name="code2model">  363   </a>              NewMeasurement =&gt; omega_by_measure_time_out2,
</span><span><a class="LN" id="364" href="matlab:coder.internal.code2model('Encoder_Zynq:3649')" name="code2model">  364   </a>              SamplingFactorInv =&gt; std_logic_vector(OverSamplFactorInv_AXI4_1),  <span class="CT">-- ufix16_En15</span>
</span><span><a class="LN" id="365" href="matlab:coder.internal.code2model('Encoder_Zynq:3649')" name="code2model">  365   </a>              SamplingFactor =&gt; std_logic_vector(OverSamplFactor_AXI4_1),  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="366" href="matlab:coder.internal.code2model('Encoder_Zynq:3649')" name="code2model">  366   </a>              OmegaOut =&gt; Average_out1  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="367" href="matlab:coder.internal.code2model('Encoder_Zynq:3649')" name="code2model">  367   </a>              );
</span><span><a class="LN" id="368">  368   </a>
</span><span><a class="LN" id="369" href="matlab:coder.internal.code2model('Encoder_Zynq:2052')" name="code2model">  369   </a>  u_Check_Direction : IncreEncoder_ip_src_Check_Direction
</span><span><a class="LN" id="370" href="matlab:coder.internal.code2model('Encoder_Zynq:2052')" name="code2model">  370   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="371" href="matlab:coder.internal.code2model('Encoder_Zynq:2052')" name="code2model">  371   </a>              reset =&gt; reset,
</span><span><a class="LN" id="372" href="matlab:coder.internal.code2model('Encoder_Zynq:2052')" name="code2model">  372   </a>              enb_1_100_0 =&gt; enb_1_100_0,
</span><span><a class="LN" id="373" href="matlab:coder.internal.code2model('Encoder_Zynq:2052')" name="code2model">  373   </a>              A =&gt; A,
</span><span><a class="LN" id="374" href="matlab:coder.internal.code2model('Encoder_Zynq:2052')" name="code2model">  374   </a>              B =&gt; B,
</span><span><a class="LN" id="375" href="matlab:coder.internal.code2model('Encoder_Zynq:2052')" name="code2model">  375   </a>              Dir =&gt; Check_Direction_out1  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="376" href="matlab:coder.internal.code2model('Encoder_Zynq:2052')" name="code2model">  376   </a>              );
</span><span><a class="LN" id="377">  377   </a>
</span><span><a class="LN" id="378" href="matlab:coder.internal.code2model('Encoder_Zynq:3596')" name="code2model">  378   </a>  u_Counter : IncreEncoder_ip_src_Counter
</span><span><a class="LN" id="379" href="matlab:coder.internal.code2model('Encoder_Zynq:3596')" name="code2model">  379   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="380" href="matlab:coder.internal.code2model('Encoder_Zynq:3596')" name="code2model">  380   </a>              reset =&gt; reset,
</span><span><a class="LN" id="381" href="matlab:coder.internal.code2model('Encoder_Zynq:3596')" name="code2model">  381   </a>              enb_1_100_0 =&gt; enb_1_100_0,
</span><span><a class="LN" id="382" href="matlab:coder.internal.code2model('Encoder_Zynq:3596')" name="code2model">  382   </a>              Enable_ctr =&gt; Logical1_out1_1,
</span><span><a class="LN" id="383" href="matlab:coder.internal.code2model('Encoder_Zynq:3596')" name="code2model">  383   </a>              I_line =&gt; I,
</span><span><a class="LN" id="384" href="matlab:coder.internal.code2model('Encoder_Zynq:3596')" name="code2model">  384   </a>              Edge_rsvd =&gt; Counter_out1,  <span class="CT">-- int8</span>
</span><span><a class="LN" id="385" href="matlab:coder.internal.code2model('Encoder_Zynq:3596')" name="code2model">  385   </a>              Reset_1 =&gt; Counter_out2  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="386" href="matlab:coder.internal.code2model('Encoder_Zynq:3596')" name="code2model">  386   </a>              );
</span><span><a class="LN" id="387">  387   </a>
</span><span><a class="LN" id="388" href="matlab:coder.internal.code2model('Encoder_Zynq:2149')" name="code2model">  388   </a>  u_Counter_theta_ele : IncreEncoder_ip_src_Counter_theta_ele
</span><span><a class="LN" id="389" href="matlab:coder.internal.code2model('Encoder_Zynq:2149')" name="code2model">  389   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="390" href="matlab:coder.internal.code2model('Encoder_Zynq:2149')" name="code2model">  390   </a>              reset =&gt; reset,
</span><span><a class="LN" id="391" href="matlab:coder.internal.code2model('Encoder_Zynq:2149')" name="code2model">  391   </a>              enb_1_100_0 =&gt; enb_1_100_0,
</span><span><a class="LN" id="392" href="matlab:coder.internal.code2model('Encoder_Zynq:2149')" name="code2model">  392   </a>              Edge_rsvd =&gt; Counter_out1,  <span class="CT">-- int8</span>
</span><span><a class="LN" id="393" href="matlab:coder.internal.code2model('Encoder_Zynq:2149')" name="code2model">  393   </a>              Reset_1 =&gt; Counter_out2,  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="394" href="matlab:coder.internal.code2model('Encoder_Zynq:2149')" name="code2model">  394   </a>              IncsPerTurn =&gt; IncrementePerTurn_elek_AXI4,  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="395" href="matlab:coder.internal.code2model('Encoder_Zynq:2149')" name="code2model">  395   </a>              Dir =&gt; std_logic_vector(hold1_out1),  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="396" href="matlab:coder.internal.code2model('Encoder_Zynq:2149')" name="code2model">  396   </a>              count =&gt; Counter_theta_ele_out1  <span class="CT">-- int16</span>
</span><span><a class="LN" id="397" href="matlab:coder.internal.code2model('Encoder_Zynq:2149')" name="code2model">  397   </a>              );
</span><span><a class="LN" id="398">  398   </a>
</span><span><a class="LN" id="399" href="matlab:coder.internal.code2model('Encoder_Zynq:2109')" name="code2model">  399   </a>  u_Counter_theta : IncreEncoder_ip_src_Counter_theta
</span><span><a class="LN" id="400" href="matlab:coder.internal.code2model('Encoder_Zynq:2109')" name="code2model">  400   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="401" href="matlab:coder.internal.code2model('Encoder_Zynq:2109')" name="code2model">  401   </a>              reset =&gt; reset,
</span><span><a class="LN" id="402" href="matlab:coder.internal.code2model('Encoder_Zynq:2109')" name="code2model">  402   </a>              enb_1_100_0 =&gt; enb_1_100_0,
</span><span><a class="LN" id="403" href="matlab:coder.internal.code2model('Encoder_Zynq:2109')" name="code2model">  403   </a>              Edge_rsvd =&gt; Counter_out1,  <span class="CT">-- int8</span>
</span><span><a class="LN" id="404" href="matlab:coder.internal.code2model('Encoder_Zynq:2109')" name="code2model">  404   </a>              Reset_1 =&gt; Counter_out2,  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="405" href="matlab:coder.internal.code2model('Encoder_Zynq:2109')" name="code2model">  405   </a>              IncsPerTurn =&gt; IncPerTurn_mech_AXI4,  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="406" href="matlab:coder.internal.code2model('Encoder_Zynq:2109')" name="code2model">  406   </a>              Dir =&gt; std_logic_vector(hold1_out1),  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="407" href="matlab:coder.internal.code2model('Encoder_Zynq:2109')" name="code2model">  407   </a>              count =&gt; Counter_theta_out1  <span class="CT">-- int16</span>
</span><span><a class="LN" id="408" href="matlab:coder.internal.code2model('Encoder_Zynq:2109')" name="code2model">  408   </a>              );
</span><span><a class="LN" id="409">  409   </a>
</span><span><a class="LN" id="410" href="matlab:coder.internal.code2model('Encoder_Zynq:3723')" name="code2model">  410   </a>  u_omega_by_count_lines : IncreEncoder_ip_src_omega_by_count_lines
</span><span><a class="LN" id="411" href="matlab:coder.internal.code2model('Encoder_Zynq:3723')" name="code2model">  411   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="412" href="matlab:coder.internal.code2model('Encoder_Zynq:3723')" name="code2model">  412   </a>              reset =&gt; reset,
</span><span><a class="LN" id="413" href="matlab:coder.internal.code2model('Encoder_Zynq:3723')" name="code2model">  413   </a>              enb_1_100_0 =&gt; enb_1_100_0,
</span><span><a class="LN" id="414" href="matlab:coder.internal.code2model('Encoder_Zynq:3723')" name="code2model">  414   </a>              Edge_rsvd =&gt; Counter_out1,  <span class="CT">-- int8</span>
</span><span><a class="LN" id="415" href="matlab:coder.internal.code2model('Encoder_Zynq:3723')" name="code2model">  415   </a>              Reset1 =&gt; PeriodEnd,
</span><span><a class="LN" id="416" href="matlab:coder.internal.code2model('Encoder_Zynq:3723')" name="code2model">  416   </a>              IncsPerTurn =&gt; IncPerTurn_mech_AXI4,  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="417" href="matlab:coder.internal.code2model('Encoder_Zynq:3723')" name="code2model">  417   </a>              count =&gt; omega_by_count_lines_out1  <span class="CT">-- int16</span>
</span><span><a class="LN" id="418" href="matlab:coder.internal.code2model('Encoder_Zynq:3723')" name="code2model">  418   </a>              );
</span><span><a class="LN" id="419">  419   </a>
</span><span><a class="LN" id="420" href="matlab:coder.internal.code2model('Encoder_Zynq:2348')" name="code2model">  420   </a>  Logical2_out1 &lt;=  <span class="KW">NOT</span> A;
</span><span><a class="LN" id="421">  421   </a>
</span><span><a class="LN" id="422">  422   </a>  Timer_FPGA_ms_AXI4_unsigned &lt;= unsigned(Timer_FPGA_ms_AXI4);
</span><span><a class="LN" id="423">  423   </a>
</span><span><a class="LN" id="424">  424   </a>  rd_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="425">  425   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="426">  426   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="427">  427   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="428">  428   </a>        rd_4_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="429">  429   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="430">  430   </a>        rd_4_reg(0) &lt;= Logical2_out1;
</span><span><a class="LN" id="431">  431   </a>        rd_4_reg(1) &lt;= rd_4_reg(0);
</span><span><a class="LN" id="432">  432   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="433">  433   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="434">  434   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_4_process;
</span><span><a class="LN" id="435">  435   </a>
</span><span><a class="LN" id="436">  436   </a>  Logical2_out1_1 &lt;= rd_4_reg(1);
</span><span><a class="LN" id="437">  437   </a>
</span><span><a class="LN" id="438">  438   </a>  rd_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="439">  439   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="440">  440   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="441">  441   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="442">  442   </a>        Timer_FPGA_ms_AXI4_1 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="443">  443   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="444">  444   </a>        Timer_FPGA_ms_AXI4_1 &lt;= Timer_FPGA_ms_AXI4_unsigned;
</span><span><a class="LN" id="445">  445   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="446">  446   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="447">  447   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_5_process;
</span><span><a class="LN" id="448">  448   </a>
</span><span><a class="LN" id="449">  449   </a>
</span><span><a class="LN" id="450">  450   </a>  omega_by_measure_time_out1_unsigned &lt;= unsigned(omega_by_measure_time_out1);
</span><span><a class="LN" id="451">  451   </a>
</span><span><a class="LN" id="452" href="matlab:coder.internal.code2model('Encoder_Zynq:3639')" name="code2model">  452   </a>  C_1_rps_1_omega_out1 &lt;= to_unsigned(16#145F#, 16);
</span><span><a class="LN" id="453">  453   </a>
</span><span><a class="LN" id="454">  454   </a>  rd_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="455">  455   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="456">  456   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="457">  457   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="458">  458   </a>        C_1_rps_1_omega_out1_1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="459">  459   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="460">  460   </a>        C_1_rps_1_omega_out1_1 &lt;= C_1_rps_1_omega_out1;
</span><span><a class="LN" id="461">  461   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="462">  462   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="463">  463   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_3_process;
</span><span><a class="LN" id="464">  464   </a>
</span><span><a class="LN" id="465">  465   </a>
</span><span><a class="LN" id="466" href="matlab:coder.internal.code2model('Encoder_Zynq:3640')" name="code2model">  466   </a>  Mul_rps_omega_out1 &lt;= omega_by_measure_time_out1_unsigned * C_1_rps_1_omega_out1_1;
</span><span><a class="LN" id="467">  467   </a>
</span><span><a class="LN" id="468">  468   </a>
</span><span><a class="LN" id="469">  469   </a>  hold2_out1 &lt;= X<font color="#1122ff">&quot;FFFFFFFF&quot;</font> <span class="KW">WHEN</span> Mul_rps_omega_out1(47) /= '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="470">  470   </a>      Mul_rps_omega_out1(46 <span class="KW">DOWNTO</span> 15);
</span><span><a class="LN" id="471">  471   </a>
</span><span><a class="LN" id="472">  472   </a>  HDL_Reciprocal_out1_unsigned &lt;= unsigned(HDL_Reciprocal_out1);
</span><span><a class="LN" id="473">  473   </a>
</span><span><a class="LN" id="474" href="matlab:coder.internal.code2model('Encoder_Zynq:3686')" name="code2model">  474   </a>  Data_Type_Conversion2_out1 &lt;= signed(HDL_Reciprocal_out1_unsigned(17 <span class="KW">DOWNTO</span> 0) &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0');
</span><span><a class="LN" id="475">  475   </a>
</span><span><a class="LN" id="476">  476   </a>  rd_11_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="477">  477   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="478">  478   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="479">  479   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="480">  480   </a>        Data_Type_Conversion2_out1_1 &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="481">  481   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="482">  482   </a>        Data_Type_Conversion2_out1_1 &lt;= Data_Type_Conversion2_out1;
</span><span><a class="LN" id="483">  483   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="484">  484   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="485">  485   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_11_process;
</span><span><a class="LN" id="486">  486   </a>
</span><span><a class="LN" id="487">  487   </a>
</span><span><a class="LN" id="488">  488   </a>  OverSamplFactorInv_AXI4_unsigned &lt;= unsigned(OverSamplFactorInv_AXI4);
</span><span><a class="LN" id="489">  489   </a>
</span><span><a class="LN" id="490">  490   </a>  rd_6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="491">  491   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="492">  492   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="493">  493   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="494">  494   </a>        OverSamplFactorInv_AXI4_1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="495">  495   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="496">  496   </a>        OverSamplFactorInv_AXI4_1 &lt;= OverSamplFactorInv_AXI4_unsigned;
</span><span><a class="LN" id="497">  497   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="498">  498   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="499">  499   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_6_process;
</span><span><a class="LN" id="500">  500   </a>
</span><span><a class="LN" id="501">  501   </a>
</span><span><a class="LN" id="502">  502   </a>  OverSamplFactor_AXI4_unsigned &lt;= unsigned(OverSamplFactor_AXI4);
</span><span><a class="LN" id="503">  503   </a>
</span><span><a class="LN" id="504">  504   </a>  rd_7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="505">  505   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="506">  506   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="507">  507   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="508">  508   </a>        OverSamplFactor_AXI4_1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="509">  509   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="510">  510   </a>        OverSamplFactor_AXI4_1 &lt;= OverSamplFactor_AXI4_unsigned;
</span><span><a class="LN" id="511">  511   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="512">  512   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="513">  513   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_7_process;
</span><span><a class="LN" id="514">  514   </a>
</span><span><a class="LN" id="515">  515   </a>
</span><span><a class="LN" id="516">  516   </a>  Average_out1_signed &lt;= signed(Average_out1);
</span><span><a class="LN" id="517">  517   </a>
</span><span><a class="LN" id="518">  518   </a>  Check_Direction_out1_signed &lt;= signed(Check_Direction_out1);
</span><span><a class="LN" id="519">  519   </a>
</span><span><a class="LN" id="520">  520   </a>  rd_0_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="521">  521   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="522">  522   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="523">  523   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="524">  524   </a>        hold1_out1 &lt;= to_signed(16#0#, 4);
</span><span><a class="LN" id="525">  525   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="526">  526   </a>        hold1_out1 &lt;= Check_Direction_out1_signed;
</span><span><a class="LN" id="527">  527   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="528">  528   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="529">  529   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_0_process;
</span><span><a class="LN" id="530">  530   </a>
</span><span><a class="LN" id="531">  531   </a>
</span><span><a class="LN" id="532">  532   </a>  rd_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="533">  533   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="534">  534   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="535">  535   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="536">  536   </a>        rd_1_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0#, 4));
</span><span><a class="LN" id="537">  537   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="538">  538   </a>        rd_1_reg(0) &lt;= hold1_out1;
</span><span><a class="LN" id="539">  539   </a>        rd_1_reg(1 <span class="KW">TO</span> 4) &lt;= rd_1_reg(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" id="540">  540   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="541">  541   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="542">  542   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_1_process;
</span><span><a class="LN" id="543">  543   </a>
</span><span><a class="LN" id="544">  544   </a>  Check_Direction_out1_1 &lt;= rd_1_reg(4);
</span><span><a class="LN" id="545">  545   </a>
</span><span><a class="LN" id="546" href="matlab:coder.internal.code2model('Encoder_Zynq:3595')" name="code2model">  546   </a>  Mul_Direction_out1 &lt;= Average_out1_signed * Check_Direction_out1_1;
</span><span><a class="LN" id="547">  547   </a>
</span><span><a class="LN" id="548">  548   </a>  rd_9_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="549">  549   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="550">  550   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="551">  551   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="552">  552   </a>        Mul_Direction_out1_1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" id="553">  553   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="554">  554   </a>        Mul_Direction_out1_1 &lt;= Mul_Direction_out1;
</span><span><a class="LN" id="555">  555   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="556">  556   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="557">  557   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_9_process;
</span><span><a class="LN" id="558">  558   </a>
</span><span><a class="LN" id="559">  559   </a>
</span><span><a class="LN" id="560">  560   </a>
</span><span><a class="LN" id="561">  561   </a>  Mul_Direction_out1_2 &lt;= X<font color="#1122ff">&quot;7FFFFF&quot;</font> <span class="KW">WHEN</span> (Mul_Direction_out1_1(27) = '0') <span class="KW">AND</span> (Mul_Direction_out1_1(26 <span class="KW">DOWNTO</span> 23) /= <font color="#1122ff">&quot;0000&quot;</font>) <span class="KW">ELSE</span>
</span><span><a class="LN" id="562">  562   </a>      X<font color="#1122ff">&quot;800000&quot;</font> <span class="KW">WHEN</span> (Mul_Direction_out1_1(27) = '1') <span class="KW">AND</span> (Mul_Direction_out1_1(26 <span class="KW">DOWNTO</span> 23) /= <font color="#1122ff">&quot;1111&quot;</font>) <span class="KW">ELSE</span>
</span><span><a class="LN" id="563">  563   </a>      Mul_Direction_out1_1(23 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="564">  564   </a>
</span><span><a class="LN" id="565">  565   </a>  rd_8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="566">  566   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="567">  567   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="568">  568   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="569">  569   </a>        rd_8_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#000000#, 24));
</span><span><a class="LN" id="570">  570   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="571">  571   </a>        rd_8_reg(0) &lt;= Mul_Direction_out1_2;
</span><span><a class="LN" id="572">  572   </a>        rd_8_reg(1 <span class="KW">TO</span> 4) &lt;= rd_8_reg(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" id="573">  573   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="574">  574   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="575">  575   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_8_process;
</span><span><a class="LN" id="576">  576   </a>
</span><span><a class="LN" id="577">  577   </a>  Mul_Direction_out1_3 &lt;= rd_8_reg(4);
</span><span><a class="LN" id="578">  578   </a>
</span><span><a class="LN" id="579">  579   </a>  omega &lt;= std_logic_vector(Mul_Direction_out1_3);
</span><span><a class="LN" id="580">  580   </a>
</span><span><a class="LN" id="581">  581   </a>  rd_10_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="582">  582   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="583">  583   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="584">  584   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="585">  585   </a>        rd_10_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#000000#, 24));
</span><span><a class="LN" id="586">  586   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="587">  587   </a>        rd_10_reg(0) &lt;= Average_out1_signed;
</span><span><a class="LN" id="588">  588   </a>        rd_10_reg(1 <span class="KW">TO</span> 5) &lt;= rd_10_reg(0 <span class="KW">TO</span> 4);
</span><span><a class="LN" id="589">  589   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="590">  590   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="591">  591   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_10_process;
</span><span><a class="LN" id="592">  592   </a>
</span><span><a class="LN" id="593">  593   </a>  Average_out1_1 &lt;= rd_10_reg(5);
</span><span><a class="LN" id="594">  594   </a>
</span><span><a class="LN" id="595">  595   </a>  omega_AXI4 &lt;= std_logic_vector(Average_out1_1);
</span><span><a class="LN" id="596">  596   </a>
</span><span><a class="LN" id="597">  597   </a>  Product_theta_el0_deserializer_contl_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="598">  598   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="599">  599   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="600">  600   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="601">  601   </a>        Product_theta_el0_deserializer_contl_cnt &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" id="602">  602   </a>      <span class="KW">ELSIF</span> enb_1_50_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="603">  603   </a>        <span class="KW">IF</span> Product_theta_el0_deserializer_contl_cnt = to_unsigned(16#1#, 2) <span class="KW">THEN</span>
</span><span><a class="LN" id="604">  604   </a>          Product_theta_el0_deserializer_contl_cnt &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" id="605">  605   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="606">  606   </a>          Product_theta_el0_deserializer_contl_cnt &lt;= Product_theta_el0_deserializer_contl_cnt + to_unsigned(16#1#, 2);
</span><span><a class="LN" id="607">  607   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="608">  608   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="609">  609   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="610">  610   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Product_theta_el0_deserializer_contl_process;
</span><span><a class="LN" id="611">  611   </a>
</span><span><a class="LN" id="612">  612   </a>  Product_theta_el0_deserializer_tapDelayEn &lt;= hdlcoder_to_stdlogic(Product_theta_el0_deserializer_contl_cnt &lt; to_unsigned(16#1#, 2));
</span><span><a class="LN" id="613">  613   </a>
</span><span><a class="LN" id="614">  614   </a>  Product_theta_el0_deserializer_contl_validOutput &lt;= '1' <span class="KW">WHEN</span> Product_theta_el0_deserializer_contl_cnt = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="615">  615   </a>      '0';
</span><span><a class="LN" id="616">  616   </a>
</span><span><a class="LN" id="617">  617   </a>  Product_theta_el0_deserializer_innerRegEn &lt;= '1' <span class="KW">WHEN</span> Product_theta_el0_deserializer_contl_validOutput = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="618">  618   </a>      '0';
</span><span><a class="LN" id="619">  619   </a>
</span><span><a class="LN" id="620">  620   </a>  Product_theta_el0_deserializer_innerRegCtrolEn &lt;= '1' <span class="KW">WHEN</span> Product_theta_el0_deserializer_contl_validOutput = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="621">  621   </a>      '0';
</span><span><a class="LN" id="622">  622   </a>  Product_theta_el0_deserializer_outBypassEn &lt;= '1';
</span><span><a class="LN" id="623">  623   </a>
</span><span><a class="LN" id="624">  624   </a>  Product_theta_el0_deserializer_tapDelayEn_1 &lt;= enb_1_50_0 <span class="KW">AND</span> Product_theta_el0_deserializer_tapDelayEn;
</span><span><a class="LN" id="625">  625   </a>
</span><span><a class="LN" id="626">  626   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="627">  627   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="628">  628   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="629">  629   </a>  <span class="CT">--  count to value  = 1</span>
</span><span><a class="LN" id="630">  630   </a>  ctr_0_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="631">  631   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="632">  632   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="633">  633   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="634">  634   </a>        counterSig &lt;= '0';
</span><span><a class="LN" id="635">  635   </a>      <span class="KW">ELSIF</span> enb_1_50_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="636">  636   </a>        counterSig &lt;=  <span class="KW">NOT</span> counterSig;
</span><span><a class="LN" id="637">  637   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="638">  638   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="639">  639   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> ctr_0_1_process;
</span><span><a class="LN" id="640">  640   </a>
</span><span><a class="LN" id="641">  641   </a>
</span><span><a class="LN" id="642">  642   </a>  PI2_Inc_AXI4_unsigned &lt;= unsigned(PI2_Inc_AXI4);
</span><span><a class="LN" id="643">  643   </a>
</span><span><a class="LN" id="644">  644   </a>  delayMatch7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="645">  645   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="646">  646   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="647">  647   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="648">  648   </a>        PI2_Inc_AXI4_1 &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" id="649">  649   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="650">  650   </a>        PI2_Inc_AXI4_1 &lt;= PI2_Inc_AXI4_unsigned;
</span><span><a class="LN" id="651">  651   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="652">  652   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="653">  653   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch7_process;
</span><span><a class="LN" id="654">  654   </a>
</span><span><a class="LN" id="655">  655   </a>
</span><span><a class="LN" id="656">  656   </a>  Inc_PerTurn_mech_2PI_AXI4_unsigned &lt;= unsigned(Inc_PerTurn_mech_2PI_AXI4);
</span><span><a class="LN" id="657">  657   </a>
</span><span><a class="LN" id="658">  658   </a>  delayMatch8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="659">  659   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="660">  660   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="661">  661   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="662">  662   </a>        Inc_PerTurn_mech_2PI_AXI4_1 &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" id="663">  663   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="664">  664   </a>        Inc_PerTurn_mech_2PI_AXI4_1 &lt;= Inc_PerTurn_mech_2PI_AXI4_unsigned;
</span><span><a class="LN" id="665">  665   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="666">  666   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="667">  667   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch8_process;
</span><span><a class="LN" id="668">  668   </a>
</span><span><a class="LN" id="669">  669   </a>
</span><span><a class="LN" id="670">  670   </a>  c0_serial_0(0) &lt;= PI2_Inc_AXI4_1;
</span><span><a class="LN" id="671">  671   </a>  c0_serial_0(1) &lt;= Inc_PerTurn_mech_2PI_AXI4_1;
</span><span><a class="LN" id="672">  672   </a>
</span><span><a class="LN" id="673">  673   </a>  rcc_out &lt;= c0_serial_0;
</span><span><a class="LN" id="674">  674   </a>
</span><span><a class="LN" id="675">  675   </a>  ratechange_splitcomp_out0 &lt;= rcc_out(0);
</span><span><a class="LN" id="676">  676   </a>
</span><span><a class="LN" id="677">  677   </a>  ratechange_splitcomp_out1 &lt;= rcc_out(1);
</span><span><a class="LN" id="678">  678   </a>
</span><span><a class="LN" id="679">  679   </a>
</span><span><a class="LN" id="680">  680   </a>  PI2_Inc_AXI4_2 &lt;= ratechange_splitcomp_out0 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="681">  681   </a>      ratechange_splitcomp_out1;
</span><span><a class="LN" id="682">  682   </a>
</span><span><a class="LN" id="683" href="matlab:coder.internal.code2model('Encoder_Zynq:2189')" name="code2model">  683   </a>  Logical1_out1 &lt;= A <span class="KW">XOR</span> B;
</span><span><a class="LN" id="684">  684   </a>
</span><span><a class="LN" id="685">  685   </a>  Logical1_out_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="686">  686   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="687">  687   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="688">  688   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="689">  689   </a>        Logical1_out1_1 &lt;= '0';
</span><span><a class="LN" id="690">  690   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="691">  691   </a>        Logical1_out1_1 &lt;= Logical1_out1;
</span><span><a class="LN" id="692">  692   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="693">  693   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="694">  694   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Logical1_out_pipe_process;
</span><span><a class="LN" id="695">  695   </a>
</span><span><a class="LN" id="696">  696   </a>
</span><span><a class="LN" id="697">  697   </a>  Counter_theta_ele_out1_signed &lt;= signed(Counter_theta_ele_out1);
</span><span><a class="LN" id="698">  698   </a>
</span><span><a class="LN" id="699" href="matlab:coder.internal.code2model('Encoder_Zynq:2186')" name="code2model">  699   </a>  Data_Type_Conversion1_out1 &lt;= unsigned(Counter_theta_ele_out1_signed);
</span><span><a class="LN" id="700">  700   </a>
</span><span><a class="LN" id="701" href="matlab:coder.internal.code2model('Encoder_Zynq:2215')" name="code2model">  701   </a>  reset_old2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="702" href="matlab:coder.internal.code2model('Encoder_Zynq:2215')" name="code2model">  702   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="703" href="matlab:coder.internal.code2model('Encoder_Zynq:2215')" name="code2model">  703   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="704" href="matlab:coder.internal.code2model('Encoder_Zynq:2215')" name="code2model">  704   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="705" href="matlab:coder.internal.code2model('Encoder_Zynq:2215')" name="code2model">  705   </a>        reset_old2_out1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="706" href="matlab:coder.internal.code2model('Encoder_Zynq:2215')" name="code2model">  706   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="707" href="matlab:coder.internal.code2model('Encoder_Zynq:2215')" name="code2model">  707   </a>        reset_old2_out1 &lt;= Data_Type_Conversion1_out1;
</span><span><a class="LN" id="708" href="matlab:coder.internal.code2model('Encoder_Zynq:2215')" name="code2model">  708   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="709" href="matlab:coder.internal.code2model('Encoder_Zynq:2215')" name="code2model">  709   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="710" href="matlab:coder.internal.code2model('Encoder_Zynq:2215')" name="code2model">  710   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reset_old2_process;
</span><span><a class="LN" id="711">  711   </a>
</span><span><a class="LN" id="712">  712   </a>
</span><span><a class="LN" id="713">  713   </a>  Counter_theta_out1_signed &lt;= signed(Counter_theta_out1);
</span><span><a class="LN" id="714">  714   </a>
</span><span><a class="LN" id="715" href="matlab:coder.internal.code2model('Encoder_Zynq:2187')" name="code2model">  715   </a>  Data_Type_Conversion9_out1 &lt;= unsigned(Counter_theta_out1_signed);
</span><span><a class="LN" id="716">  716   </a>
</span><span><a class="LN" id="717" href="matlab:coder.internal.code2model('Encoder_Zynq:2218')" name="code2model">  717   </a>  reset_old5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="718" href="matlab:coder.internal.code2model('Encoder_Zynq:2218')" name="code2model">  718   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="719" href="matlab:coder.internal.code2model('Encoder_Zynq:2218')" name="code2model">  719   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="720" href="matlab:coder.internal.code2model('Encoder_Zynq:2218')" name="code2model">  720   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="721" href="matlab:coder.internal.code2model('Encoder_Zynq:2218')" name="code2model">  721   </a>        reset_old5_out1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="722" href="matlab:coder.internal.code2model('Encoder_Zynq:2218')" name="code2model">  722   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="723" href="matlab:coder.internal.code2model('Encoder_Zynq:2218')" name="code2model">  723   </a>        reset_old5_out1 &lt;= Data_Type_Conversion9_out1;
</span><span><a class="LN" id="724" href="matlab:coder.internal.code2model('Encoder_Zynq:2218')" name="code2model">  724   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="725" href="matlab:coder.internal.code2model('Encoder_Zynq:2218')" name="code2model">  725   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="726" href="matlab:coder.internal.code2model('Encoder_Zynq:2218')" name="code2model">  726   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reset_old5_process;
</span><span><a class="LN" id="727">  727   </a>
</span><span><a class="LN" id="728">  728   </a>
</span><span><a class="LN" id="729">  729   </a>  c0_serial_1(0) &lt;= reset_old2_out1;
</span><span><a class="LN" id="730">  730   </a>  c0_serial_1(1) &lt;= reset_old5_out1;
</span><span><a class="LN" id="731">  731   </a>
</span><span><a class="LN" id="732">  732   </a>  rcc_out_1 &lt;= c0_serial_1;
</span><span><a class="LN" id="733">  733   </a>
</span><span><a class="LN" id="734">  734   </a>  ratechange_splitcomp_out0_1 &lt;= rcc_out_1(0);
</span><span><a class="LN" id="735">  735   </a>
</span><span><a class="LN" id="736">  736   </a>  ratechange_splitcomp_out1_1 &lt;= rcc_out_1(1);
</span><span><a class="LN" id="737">  737   </a>
</span><span><a class="LN" id="738">  738   </a>
</span><span><a class="LN" id="739">  739   </a>  reset_old2_out1_1 &lt;= ratechange_splitcomp_out0_1 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="740">  740   </a>      ratechange_splitcomp_out1_1;
</span><span><a class="LN" id="741">  741   </a>
</span><span><a class="LN" id="742" href="matlab:coder.internal.code2model({'Encoder_Zynq:2190','Encoder_Zynq:2191'})" name="code2model">  742   </a>  Product_theta_el_out1 &lt;= PI2_Inc_AXI4_2 * reset_old2_out1_1;
</span><span><a class="LN" id="743">  743   </a>
</span><span><a class="LN" id="744">  744   </a>  Product_theta_el0_deserializer_tapDelayComp_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="745">  745   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="746">  746   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="747">  747   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="748">  748   </a>        Product_theta_el0_deserializer_tapout &lt;= to_unsigned(0, 40);
</span><span><a class="LN" id="749">  749   </a>      <span class="KW">ELSIF</span> enb_1_50_0 = '1' <span class="KW">AND</span> Product_theta_el0_deserializer_tapDelayEn_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="750">  750   </a>        Product_theta_el0_deserializer_tapout &lt;= Product_theta_el_out1;
</span><span><a class="LN" id="751">  751   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="752">  752   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="753">  753   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Product_theta_el0_deserializer_tapDelayComp_process;
</span><span><a class="LN" id="754">  754   </a>
</span><span><a class="LN" id="755">  755   </a>
</span><span><a class="LN" id="756">  756   </a>  Product_theta_el0_deserializer_muxOut(0) &lt;= Product_theta_el0_deserializer_tapout;
</span><span><a class="LN" id="757">  757   </a>  Product_theta_el0_deserializer_muxOut(1) &lt;= Product_theta_el_out1;
</span><span><a class="LN" id="758">  758   </a>
</span><span><a class="LN" id="759">  759   </a>  Product_theta_el0_deserializer_regComp_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="760">  760   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="761">  761   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="762">  762   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="763">  763   </a>        c0_serialOut_0 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(0, 40));
</span><span><a class="LN" id="764">  764   </a>      <span class="KW">ELSIF</span> enb_1_50_0 = '1' <span class="KW">AND</span> Product_theta_el0_deserializer_innerRegEn = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="765">  765   </a>        c0_serialOut_0 &lt;= Product_theta_el0_deserializer_muxOut;
</span><span><a class="LN" id="766">  766   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="767">  767   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="768">  768   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Product_theta_el0_deserializer_regComp_process;
</span><span><a class="LN" id="769">  769   </a>
</span><span><a class="LN" id="770">  770   </a>
</span><span><a class="LN" id="771">  771   </a>  Product_theta_el_out1_1 &lt;= c0_serialOut_0(0);
</span><span><a class="LN" id="772">  772   </a>
</span><span><a class="LN" id="773">  773   </a>  Product_theta_el_out1_2 &lt;= signed(Product_theta_el_out1_1(27 <span class="KW">DOWNTO</span> 4));
</span><span><a class="LN" id="774">  774   </a>
</span><span><a class="LN" id="775" href="matlab:coder.internal.code2model('Encoder_Zynq:2217')" name="code2model">  775   </a>  reset_old4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="776" href="matlab:coder.internal.code2model('Encoder_Zynq:2217')" name="code2model">  776   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="777" href="matlab:coder.internal.code2model('Encoder_Zynq:2217')" name="code2model">  777   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="778" href="matlab:coder.internal.code2model('Encoder_Zynq:2217')" name="code2model">  778   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="779" href="matlab:coder.internal.code2model('Encoder_Zynq:2217')" name="code2model">  779   </a>        reset_old4_out1 &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="780" href="matlab:coder.internal.code2model('Encoder_Zynq:2217')" name="code2model">  780   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="781" href="matlab:coder.internal.code2model('Encoder_Zynq:2217')" name="code2model">  781   </a>        reset_old4_out1 &lt;= Product_theta_el_out1_2;
</span><span><a class="LN" id="782" href="matlab:coder.internal.code2model('Encoder_Zynq:2217')" name="code2model">  782   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="783" href="matlab:coder.internal.code2model('Encoder_Zynq:2217')" name="code2model">  783   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="784" href="matlab:coder.internal.code2model('Encoder_Zynq:2217')" name="code2model">  784   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reset_old4_process;
</span><span><a class="LN" id="785">  785   </a>
</span><span><a class="LN" id="786">  786   </a>
</span><span><a class="LN" id="787">  787   </a>  reduced_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="788">  788   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="789">  789   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="790">  790   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="791">  791   </a>        reduced_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#000000#, 24));
</span><span><a class="LN" id="792">  792   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="793">  793   </a>        reduced_reg(0) &lt;= reset_old4_out1;
</span><span><a class="LN" id="794">  794   </a>        reduced_reg(1 <span class="KW">TO</span> 8) &lt;= reduced_reg(0 <span class="KW">TO</span> 7);
</span><span><a class="LN" id="795">  795   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="796">  796   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="797">  797   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" id="798">  798   </a>
</span><span><a class="LN" id="799">  799   </a>  reset_old4_out1_1 &lt;= reduced_reg(8);
</span><span><a class="LN" id="800">  800   </a>
</span><span><a class="LN" id="801">  801   </a>  theta_el &lt;= std_logic_vector(reset_old4_out1_1);
</span><span><a class="LN" id="802">  802   </a>
</span><span><a class="LN" id="803">  803   </a>  theta_el_AXI4 &lt;= std_logic_vector(reset_old4_out1_1);
</span><span><a class="LN" id="804">  804   </a>
</span><span><a class="LN" id="805">  805   </a>  Product_theta_mech_out1 &lt;= c0_serialOut_0(1);
</span><span><a class="LN" id="806">  806   </a>
</span><span><a class="LN" id="807">  807   </a>  Product_theta_mech_out1_1 &lt;= signed(Product_theta_mech_out1(27 <span class="KW">DOWNTO</span> 4));
</span><span><a class="LN" id="808">  808   </a>
</span><span><a class="LN" id="809" href="matlab:coder.internal.code2model('Encoder_Zynq:2216')" name="code2model">  809   </a>  delayMatch6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="810" href="matlab:coder.internal.code2model('Encoder_Zynq:2216')" name="code2model">  810   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="811" href="matlab:coder.internal.code2model('Encoder_Zynq:2216')" name="code2model">  811   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="812" href="matlab:coder.internal.code2model('Encoder_Zynq:2216')" name="code2model">  812   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="813" href="matlab:coder.internal.code2model('Encoder_Zynq:2216')" name="code2model">  813   </a>        delayMatch6_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#000000#, 24));
</span><span><a class="LN" id="814" href="matlab:coder.internal.code2model('Encoder_Zynq:2216')" name="code2model">  814   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="815" href="matlab:coder.internal.code2model('Encoder_Zynq:2216')" name="code2model">  815   </a>        delayMatch6_reg(0) &lt;= Product_theta_mech_out1_1;
</span><span><a class="LN" id="816" href="matlab:coder.internal.code2model('Encoder_Zynq:2216')" name="code2model">  816   </a>        delayMatch6_reg(1 <span class="KW">TO</span> 9) &lt;= delayMatch6_reg(0 <span class="KW">TO</span> 8);
</span><span><a class="LN" id="817" href="matlab:coder.internal.code2model('Encoder_Zynq:2216')" name="code2model">  817   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="818" href="matlab:coder.internal.code2model('Encoder_Zynq:2216')" name="code2model">  818   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="819" href="matlab:coder.internal.code2model('Encoder_Zynq:2216')" name="code2model">  819   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch6_process;
</span><span><a class="LN" id="820">  820   </a>
</span><span><a class="LN" id="821" href="matlab:coder.internal.code2model('Encoder_Zynq:2216')" name="code2model">  821   </a>  reset_old3_out1 &lt;= delayMatch6_reg(9);
</span><span><a class="LN" id="822">  822   </a>
</span><span><a class="LN" id="823">  823   </a>  theta_mech_AXI4 &lt;= std_logic_vector(reset_old3_out1);
</span><span><a class="LN" id="824">  824   </a>
</span><span><a class="LN" id="825">  825   </a>
</span><span><a class="LN" id="826" href="matlab:coder.internal.code2model('Encoder_Zynq:2219')" name="code2model">  826   </a>  reset_old_switch1_out1 &lt;= reset_old1_out1 <span class="KW">WHEN</span> Detec_edge_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="827" href="matlab:coder.internal.code2model('Encoder_Zynq:2219')" name="code2model">  827   </a>      Data_Type_Conversion9_out1;
</span><span><a class="LN" id="828">  828   </a>
</span><span><a class="LN" id="829" href="matlab:coder.internal.code2model('Encoder_Zynq:2214')" name="code2model">  829   </a>  reset_old1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="830" href="matlab:coder.internal.code2model('Encoder_Zynq:2214')" name="code2model">  830   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="831" href="matlab:coder.internal.code2model('Encoder_Zynq:2214')" name="code2model">  831   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="832" href="matlab:coder.internal.code2model('Encoder_Zynq:2214')" name="code2model">  832   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="833" href="matlab:coder.internal.code2model('Encoder_Zynq:2214')" name="code2model">  833   </a>        reset_old1_out1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="834" href="matlab:coder.internal.code2model('Encoder_Zynq:2214')" name="code2model">  834   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="835" href="matlab:coder.internal.code2model('Encoder_Zynq:2214')" name="code2model">  835   </a>        reset_old1_out1 &lt;= reset_old_switch1_out1;
</span><span><a class="LN" id="836" href="matlab:coder.internal.code2model('Encoder_Zynq:2214')" name="code2model">  836   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="837" href="matlab:coder.internal.code2model('Encoder_Zynq:2214')" name="code2model">  837   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="838" href="matlab:coder.internal.code2model('Encoder_Zynq:2214')" name="code2model">  838   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reset_old1_process;
</span><span><a class="LN" id="839">  839   </a>
</span><span><a class="LN" id="840">  840   </a>
</span><span><a class="LN" id="841" href="matlab:coder.internal.code2model('Encoder_Zynq:2188')" name="code2model">  841   </a>  Detec_edge_out1 &lt;= resize(Data_Type_Conversion9_out1, 8) - resize(reset_old1_out1, 8);
</span><span><a class="LN" id="842">  842   </a>
</span><span><a class="LN" id="843" href="matlab:coder.internal.code2model('Encoder_Zynq:2078')" name="code2model">  843   </a>  Constant1_out1 &lt;= '0';
</span><span><a class="LN" id="844">  844   </a>
</span><span><a class="LN" id="845" href="matlab:coder.internal.code2model('Encoder_Zynq:2077')" name="code2model">  845   </a>  Constant_out1 &lt;= '1';
</span><span><a class="LN" id="846">  846   </a>
</span><span><a class="LN" id="847">  847   </a>
</span><span><a class="LN" id="848" href="matlab:coder.internal.code2model('Encoder_Zynq:2220')" name="code2model">  848   </a>  reset_old_switch3_out1 &lt;= Constant1_out1 <span class="KW">WHEN</span> Detec_edge_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="849" href="matlab:coder.internal.code2model('Encoder_Zynq:2220')" name="code2model">  849   </a>      Constant_out1;
</span><span><a class="LN" id="850">  850   </a>
</span><span><a class="LN" id="851">  851   </a>  delayMatch2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="852">  852   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="853">  853   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="854">  854   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="855">  855   </a>        delayMatch2_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="856">  856   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="857">  857   </a>        delayMatch2_reg(0) &lt;= reset_old_switch3_out1;
</span><span><a class="LN" id="858">  858   </a>        delayMatch2_reg(1 <span class="KW">TO</span> 9) &lt;= delayMatch2_reg(0 <span class="KW">TO</span> 8);
</span><span><a class="LN" id="859">  859   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="860">  860   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="861">  861   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch2_process;
</span><span><a class="LN" id="862">  862   </a>
</span><span><a class="LN" id="863">  863   </a>  reset_old_switch3_out1_1 &lt;= delayMatch2_reg(9);
</span><span><a class="LN" id="864">  864   </a>
</span><span><a class="LN" id="865">  865   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="866">  866   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="867">  867   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="868">  868   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="869">  869   </a>        delayMatch_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="870">  870   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="871">  871   </a>        delayMatch_reg(0) &lt;= Logical1_out1_1;
</span><span><a class="LN" id="872">  872   </a>        delayMatch_reg(1 <span class="KW">TO</span> 9) &lt;= delayMatch_reg(0 <span class="KW">TO</span> 8);
</span><span><a class="LN" id="873">  873   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="874">  874   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="875">  875   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" id="876">  876   </a>
</span><span><a class="LN" id="877">  877   </a>  Logical1_out1_2 &lt;= delayMatch_reg(9);
</span><span><a class="LN" id="878">  878   </a>
</span><span><a class="LN" id="879">  879   </a>  rd_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="880">  880   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="881">  881   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="882">  882   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="883">  883   </a>        rd_2_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0#, 4));
</span><span><a class="LN" id="884">  884   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="885">  885   </a>        rd_2_reg(0) &lt;= Check_Direction_out1_1;
</span><span><a class="LN" id="886">  886   </a>        rd_2_reg(1 <span class="KW">TO</span> 5) &lt;= rd_2_reg(0 <span class="KW">TO</span> 4);
</span><span><a class="LN" id="887">  887   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="888">  888   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="889">  889   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> rd_2_process;
</span><span><a class="LN" id="890">  890   </a>
</span><span><a class="LN" id="891">  891   </a>  hold1_out1_1 &lt;= rd_2_reg(5);
</span><span><a class="LN" id="892">  892   </a>
</span><span><a class="LN" id="893">  893   </a>  direction_AXI4 &lt;= std_logic_vector(hold1_out1_1);
</span><span><a class="LN" id="894">  894   </a>
</span><span><a class="LN" id="895">  895   </a>  omega_by_count_lines_out1_signed &lt;= signed(omega_by_count_lines_out1);
</span><span><a class="LN" id="896">  896   </a>
</span><span><a class="LN" id="897">  897   </a>  delayMatch9_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="898">  898   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="899">  899   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="900">  900   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="901">  901   </a>        delayMatch9_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000#, 16));
</span><span><a class="LN" id="902">  902   </a>      <span class="KW">ELSIF</span> enb_1_100_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="903">  903   </a>        delayMatch9_reg(0) &lt;= omega_by_count_lines_out1_signed;
</span><span><a class="LN" id="904">  904   </a>        delayMatch9_reg(1 <span class="KW">TO</span> 9) &lt;= delayMatch9_reg(0 <span class="KW">TO</span> 8);
</span><span><a class="LN" id="905">  905   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="906">  906   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="907">  907   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch9_process;
</span><span><a class="LN" id="908">  908   </a>
</span><span><a class="LN" id="909">  909   </a>  omega_by_count_lines_out1_1 &lt;= delayMatch9_reg(9);
</span><span><a class="LN" id="910">  910   </a>
</span><span><a class="LN" id="911">  911   </a>  countPerPeriod_AXI4 &lt;= std_logic_vector(omega_by_count_lines_out1_1);
</span><span><a class="LN" id="912">  912   </a>
</span><span><a class="LN" id="913">  913   </a>  ce_out &lt;= enb_1_100_1;
</span><span><a class="LN" id="914">  914   </a>
</span><span><a class="LN" id="915">  915   </a>  edge_rsvd &lt;= reset_old_switch3_out1_1;
</span><span><a class="LN" id="916">  916   </a>
</span><span><a class="LN" id="917">  917   </a>  count &lt;= Logical1_out1_2;
</span><span><a class="LN" id="918">  918   </a>
</span><span><a class="LN" id="919">  919   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="920">  920   </a>
</span><span><a class="LN" id="921">  921   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
