check redpitaya forum for sample code which should be merged with verilog
AXI section in scope is not functional
