
*** Running vivado
    with args -log top_lvl_io_control.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_lvl_io_control.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Jan 17 21:50:48 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_lvl_io_control.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 511.746 ; gain = 211.312
Command: read_checkpoint -auto_incremental -incremental D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/utils_1/imports/synth_1/top_lvl.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/utils_1/imports/synth_1/top_lvl.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_lvl_io_control -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24796
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.512 ; gain = 495.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_lvl_io_control' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_lvl_with_mem' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v:134]
	Parameter DW bound to: 16 - type: integer 
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_reg_input' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/shift_reg_input.v:7]
	Parameter DW bound to: 16 - type: integer 
	Parameter Depth_added bound to: 17 - type: integer 
WARNING: [Synth 8-324] index 17 out of range [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/shift_reg_input.v:28]
INFO: [Synth 8-6155] done synthesizing module 'shift_reg_input' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/shift_reg_input.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_input' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_input.v:2]
	Parameter Dimension_added bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_input' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_input.v:2]
INFO: [Synth 8-6157] synthesizing module 'counter_output' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_output.v:2]
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_output' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_output.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_lvl' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:15]
	Parameter DW bound to: 16 - type: integer 
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_D.V:16]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PE_H' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v:16]
INFO: [Synth 8-6155] done synthesizing module 'PE_H' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v:16]
INFO: [Synth 8-6155] done synthesizing module 'PE_D' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_D.V:16]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_D' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:68]
INFO: [Synth 8-6157] synthesizing module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v:16]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE_H__parameterized0' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v:16]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
WARNING: [Synth 8-689] width (16) of port connection 'en_out' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:100]
WARNING: [Synth 8-689] width (16) of port connection 'en_psum' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:101]
WARNING: [Synth 8-689] width (16) of port connection 'en_in' does not match port width (1) of module 'PE_H__parameterized0' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:99]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'counter_top_lvl' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v:2]
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_top_lvl' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_lvl' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v:15]
INFO: [Synth 8-6155] done synthesizing module 'top_lvl_with_mem' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v:134]
INFO: [Synth 8-6157] synthesizing module 'matrix_mult_control' [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v:1]
	Parameter DW bound to: 16 - type: integer 
	Parameter Dimension bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v:148]
INFO: [Synth 8-6155] done synthesizing module 'matrix_mult_control' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_lvl_io_control' (0#1) [D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.562 ; gain = 615.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1142.562 ; gain = 615.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1142.562 ; gain = 615.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_mult_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                RAISE_EN |                         00000010 |                              001
                    LOAD |                         00000100 |                              010
                 COMPUTE |                         00001000 |                              011
              EJECT_WAIT |                         00010000 |                              100
             EJECT_SHIFT |                         00100000 |                              101
              EJECT_IDLE |                         01000000 |                              110
                    DONE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_mult_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1149.211 ; gain = 621.832
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1569  
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input  256 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 274   
	   3 Input   16 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP base_design/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register base_design/weight_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/ifmap_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: register base_design/psum_reg_reg is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now is absorbed into DSP base_design/psum_reg_reg.
DSP Report: operator base_design/psum_now0 is absorbed into DSP base_design/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN''*B'')'.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is: (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 1539.707 ; gain = 1012.328
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 256, Available = 220. Use report_utilization command for details.
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 0 : 2064 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 1 : 2064 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 2 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 3 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 4 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 5 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 6 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 7 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 8 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 9 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 10 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 11 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 12 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 : 0 13 : 2048 28704 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 0 : 2064 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 1 : 2064 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 2 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 3 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 4 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 5 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 6 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 7 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 8 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 9 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 10 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 11 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 : 0 12 : 2048 26656 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 0 : 2064 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 1 : 2064 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 2 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 3 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 4 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 5 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 6 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 7 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 8 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 9 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 10 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 : 0 11 : 2048 24608 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 0 : 2064 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 1 : 2064 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 2 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 3 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 4 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 5 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 6 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 7 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 8 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 9 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b : 0 10 : 2048 22560 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 0 : 2064 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 1 : 2064 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 2 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 3 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 4 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 5 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 6 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 7 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 8 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d : 0 9 : 2048 20512 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 0 : 2064 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 1 : 2064 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 2 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 3 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 4 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 5 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 6 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 7 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f : 0 8 : 2048 18464 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 0 : 2032 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 1 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 2 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 3 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 4 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 5 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 6 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 : 0 7 : 2064 16480 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 0 : 2064 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 1 : 2064 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 2 : 2048 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 3 : 2048 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 4 : 2048 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 5 : 2048 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 6 : 2048 16416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 : 0 7 : 2048 16416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 0 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 1 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 2 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 3 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 4 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 5 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 : 0 6 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 0 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 1 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 2 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 3 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 4 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 5 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 : 0 6 : 2064 14448 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 0 : 2032 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 1 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 2 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 3 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 4 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 5 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 : 0 6 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 0 : 2032 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 1 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 2 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 3 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 4 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 5 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 : 0 6 : 2064 14416 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 0 : 2064 14368 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 1 : 2064 14368 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 2 : 2048 14368 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 3 : 2048 14368 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 4 : 2048 14368 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 5 : 2048 14368 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 : 0 6 : 2048 14368 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 : 0 0 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 : 0 1 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 : 0 2 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 : 0 3 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 : 0 4 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 : 0 5 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 : 0 0 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 : 0 1 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 : 0 2 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 : 0 3 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 : 0 4 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 : 0 5 : 2064 12384 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 : 0 0 : 2032 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 : 0 1 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 : 0 2 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 : 0 3 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 : 0 4 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 : 0 5 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 : 0 0 : 2032 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 : 0 1 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 : 0 2 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 : 0 3 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 : 0 4 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 : 0 5 : 2064 12352 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 : 0 0 : 2064 12320 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 : 0 1 : 2064 12320 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 : 0 2 : 2048 12320 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 : 0 3 : 2048 12320 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 : 0 4 : 2048 12320 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 : 0 5 : 2048 12320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a : 0 0 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a : 0 1 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a : 0 2 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a : 0 3 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a : 0 4 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c : 0 0 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c : 0 1 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c : 0 2 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c : 0 3 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c : 0 4 : 2064 10320 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b : 0 0 : 2032 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b : 0 1 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b : 0 2 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b : 0 3 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b : 0 4 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d : 0 0 : 2032 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d : 0 1 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d : 0 2 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d : 0 3 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d : 0 4 : 2064 10288 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 : 0 0 : 2064 10272 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 : 0 1 : 2064 10272 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 : 0 2 : 2048 10272 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 : 0 3 : 2048 10272 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 : 0 4 : 2048 10272 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e : 0 0 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e : 0 1 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e : 0 2 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e : 0 3 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 : 0 0 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 : 0 1 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 : 0 2 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 : 0 3 : 2064 8256 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f : 0 0 : 2032 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f : 0 1 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f : 0 2 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f : 0 3 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 : 0 0 : 2032 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 : 0 1 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 : 0 2 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 : 0 3 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 : 0 0 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 : 0 1 : 2064 8224 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 : 0 2 : 2048 8224 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 : 0 3 : 2048 8224 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg_42 : 0 0 : 2064 6192 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg_42 : 0 1 : 2064 6192 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg_42 : 0 2 : 2064 6192 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg_44 : 0 0 : 2064 6192 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg_44 : 0 1 : 2064 6192 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg_44 : 0 2 : 2064 6192 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2b : 0 0 : 2064 6176 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2b : 0 1 : 2064 6176 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2b : 0 2 : 2048 6176 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg_43 : 0 0 : 2032 6160 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg_43 : 0 1 : 2064 6160 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg_43 : 0 2 : 2064 6160 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg_45 : 0 0 : 2032 6160 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg_45 : 0 1 : 2064 6160 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg_45 : 0 2 : 2064 6160 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg_46 : 0 0 : 2064 4128 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg_46 : 0 1 : 2064 4128 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg_48 : 0 0 : 2064 4128 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg_48 : 0 1 : 2064 4128 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg_2d : 0 0 : 2064 4128 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg_2d : 0 1 : 2064 4128 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg_47 : 0 0 : 2032 4096 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg_47 : 0 1 : 2064 4096 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg_49 : 0 0 : 2032 4096 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg_49 : 0 1 : 2064 4096 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg_4a : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg_4c : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg_2f : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg_4b : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg_4d : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg_11 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg_28 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg_2a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg_2e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg_30 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg_16 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg_18 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg_1a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg_20 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg_22 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg_24 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg_26 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_0 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_10 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_2 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_3 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_4 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_5 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_6 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_7 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_8 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_9 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_a : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_b : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_c : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_d : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_e : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  base_design/psum_reg_reg_f : 0 0 : 2032 2032 : Used 1 time 0
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: base_design/psum_reg_reg_10 0 2032 2032: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/psum_reg_reg_11 0 2032 2032: Used 1 time : Rejected (226 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/psum_reg_reg_16 0 2032 2032: Used 1 time : Rejected (232 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 0 28704 2064: Used 1 time : Accepted (1 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/psum_reg_reg_18 0 2032 2032: Used 1 time : Rejected (233 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 0 26656 2064: Used 1 time : Accepted (15 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 1 28704 2064: Used 1 time : Accepted (2 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/psum_reg_reg_1a 0 2032 2032: Used 1 time : Rejected (234 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 0 24608 2064: Used 1 time : Accepted (28 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 1 26656 2064: Used 1 time : Accepted (16 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 2 28704 2048: Used 1 time : Accepted (3 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1c 0 2032 2032: Used 1 time : Rejected (235 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 0 22560 2064: Used 1 time : Accepted (40 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 1 24608 2064: Used 1 time : Accepted (29 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 2 26656 2048: Used 1 time : Accepted (17 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 3 28704 2048: Used 1 time : Accepted (4 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1e 0 2032 2032: Used 1 time : Rejected (236 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 0 20512 2064: Used 1 time : Accepted (51 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 1 22560 2064: Used 1 time : Accepted (41 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 2 24608 2048: Used 1 time : Accepted (30 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 3 26656 2048: Used 1 time : Accepted (18 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 4 28704 2048: Used 1 time : Accepted (5 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/psum_reg_reg_20 0 2032 2032: Used 1 time : Rejected (237 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 0 18464 2064: Used 1 time : Accepted (61 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 1 20512 2064: Used 1 time : Accepted (52 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 2 22560 2048: Used 1 time : Accepted (42 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 3 24608 2048: Used 1 time : Accepted (31 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 4 26656 2048: Used 1 time : Accepted (19 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 5 28704 2048: Used 1 time : Accepted (6 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/psum_reg_reg_22 0 2032 2032: Used 1 time : Rejected (238 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 0 16416 2064: Used 1 time : Accepted (78 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 1 18464 2064: Used 1 time : Accepted (62 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 2 20512 2048: Used 1 time : Accepted (53 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 3 22560 2048: Used 1 time : Accepted (43 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 4 24608 2048: Used 1 time : Accepted (32 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 5 26656 2048: Used 1 time : Accepted (20 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 6 28704 2048: Used 1 time : Accepted (7 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/psum_reg_reg_24 0 2032 2032: Used 1 time : Rejected (239 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 0 14368 2064: Used 1 time : Accepted (114 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 1 16416 2064: Used 1 time : Accepted (79 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 2 18464 2048: Used 1 time : Accepted (63 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 3 20512 2048: Used 1 time : Accepted (54 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 4 22560 2048: Used 1 time : Accepted (44 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 5 24608 2048: Used 1 time : Accepted (33 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 6 26656 2048: Used 1 time : Accepted (21 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 7 28704 2048: Used 1 time : Accepted (8 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/psum_reg_reg_26 0 2032 2032: Used 1 time : Rejected (240 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 0 12320 2064: Used 1 time : Accepted (145 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 1 14368 2064: Used 1 time : Accepted (115 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 2 16416 2048: Used 1 time : Accepted (80 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 3 18464 2048: Used 1 time : Accepted (64 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 4 20512 2048: Used 1 time : Accepted (55 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 5 22560 2048: Used 1 time : Accepted (45 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 6 24608 2048: Used 1 time : Accepted (34 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 7 26656 2048: Used 1 time : Accepted (22 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 8 28704 2048: Used 1 time : Accepted (9 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/psum_reg_reg_28 0 2032 2032: Used 1 time : Rejected (227 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 0 10272 2064: Used 1 time : Accepted (171 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 1 12320 2064: Used 1 time : Accepted (146 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 2 14368 2048: Used 1 time : Accepted (116 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 3 16416 2048: Used 1 time : Accepted (81 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 4 18464 2048: Used 1 time : Accepted (65 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 5 20512 2048: Used 1 time : Accepted (56 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 6 22560 2048: Used 1 time : Accepted (46 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 7 24608 2048: Used 1 time : Accepted (35 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 8 26656 2048: Used 1 time : Accepted (23 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 9 28704 2048: Used 1 time : Accepted (10 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/psum_reg_reg_2a 0 2032 2032: Used 1 time : Rejected (228 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 0 8224 2064: Used 1 time : Accepted (192 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 1 10272 2064: Used 1 time : Accepted (172 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 2 12320 2048: Used 1 time : Accepted (147 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 3 14368 2048: Used 1 time : Accepted (117 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 4 16416 2048: Used 1 time : Accepted (82 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 5 18464 2048: Used 1 time : Accepted (66 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 6 20512 2048: Used 1 time : Accepted (57 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 7 22560 2048: Used 1 time : Accepted (47 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 8 24608 2048: Used 1 time : Accepted (36 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 9 26656 2048: Used 1 time : Accepted (24 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 10 28704 2048: Used 1 time : Accepted (11 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2c 0 2032 2032: Used 1 time : Rejected (229 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2b 0 6176 2064: Used 1 time : Accepted (202 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 1 8224 2064: Used 1 time : Accepted (193 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 2 10272 2048: Used 1 time : Accepted (173 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 3 12320 2048: Used 1 time : Accepted (148 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 4 14368 2048: Used 1 time : Accepted (118 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 5 16416 2048: Used 1 time : Accepted (83 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 6 18464 2048: Used 1 time : Accepted (67 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 7 20512 2048: Used 1 time : Accepted (58 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 8 22560 2048: Used 1 time : Accepted (48 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 9 24608 2048: Used 1 time : Accepted (37 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 10 26656 2048: Used 1 time : Accepted (25 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 11 28704 2048: Used 1 time : Accepted (12 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/psum_reg_reg_2e 0 2032 2032: Used 1 time : Rejected (230 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg_2d 0 4128 2064: Used 1 time : Accepted (215 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2b 1 6176 2064: Used 1 time : Accepted (203 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 2 8224 2048: Used 1 time : Accepted (194 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 3 10272 2048: Used 1 time : Accepted (174 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 4 12320 2048: Used 1 time : Accepted (149 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 5 14368 2048: Used 1 time : Accepted (119 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 6 16416 2048: Used 1 time : Accepted (84 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 7 18464 2048: Used 1 time : Accepted (68 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 8 20512 2048: Used 1 time : Accepted (59 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 9 22560 2048: Used 1 time : Accepted (49 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 10 24608 2048: Used 1 time : Accepted (38 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 11 26656 2048: Used 1 time : Accepted (26 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 12 28704 2048: Used 1 time : Accepted (13 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h/psum_reg_reg_30 0 2032 2032: Used 1 time : Rejected (231 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/psum_reg_reg_2f 0 2064 2064: Used 1 time : Rejected (223 > 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg_2d 1 4128 2064: Used 1 time : Accepted (216 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg_2b 2 6176 2048: Used 1 time : Accepted (204 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg_29 3 8224 2048: Used 1 time : Accepted (195 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg_27 4 10272 2048: Used 1 time : Accepted (175 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg_25 5 12320 2048: Used 1 time : Accepted (150 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg_23 6 14368 2048: Used 1 time : Accepted (120 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg_21 7 16416 2048: Used 1 time : Accepted (85 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg_1f 8 18464 2048: Used 1 time : Accepted (69 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg_1d 9 20512 2048: Used 1 time : Accepted (60 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg_1b 10 22560 2048: Used 1 time : Accepted (50 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg_19 11 24608 2048: Used 1 time : Accepted (39 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg_17 12 26656 2048: Used 1 time : Accepted (27 < 220) uniquify 0 
 DSP resource Status: GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg_12 13 28704 2048: Used 1 time : Accepted (14 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 0 16480 2032: Used 1 time : Accepted (70 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 1 16480 2064: Used 1 time : Accepted (71 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 2 16480 2064: Used 1 time : Accepted (72 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 3 16480 2064: Used 1 time : Accepted (73 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 4 16480 2064: Used 1 time : Accepted (74 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 5 16480 2064: Used 1 time : Accepted (75 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 6 16480 2064: Used 1 time : Accepted (76 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg_31 7 16480 2064: Used 1 time : Accepted (77 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 0 14448 2064: Used 1 time : Accepted (86 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 1 14448 2064: Used 1 time : Accepted (87 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 2 14448 2064: Used 1 time : Accepted (88 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 3 14448 2064: Used 1 time : Accepted (89 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 4 14448 2064: Used 1 time : Accepted (90 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 5 14448 2064: Used 1 time : Accepted (91 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg_32 6 14448 2064: Used 1 time : Accepted (92 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 0 14448 2064: Used 1 time : Accepted (93 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 1 14448 2064: Used 1 time : Accepted (94 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 2 14448 2064: Used 1 time : Accepted (95 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 3 14448 2064: Used 1 time : Accepted (96 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 4 14448 2064: Used 1 time : Accepted (97 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 5 14448 2064: Used 1 time : Accepted (98 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg_34 6 14448 2064: Used 1 time : Accepted (99 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 0 14416 2032: Used 1 time : Accepted (100 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 1 14416 2064: Used 1 time : Accepted (101 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 2 14416 2064: Used 1 time : Accepted (102 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 3 14416 2064: Used 1 time : Accepted (103 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 4 14416 2064: Used 1 time : Accepted (104 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 5 14416 2064: Used 1 time : Accepted (105 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg_33 6 14416 2064: Used 1 time : Accepted (106 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 0 14416 2032: Used 1 time : Accepted (107 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 1 14416 2064: Used 1 time : Accepted (108 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 2 14416 2064: Used 1 time : Accepted (109 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 3 14416 2064: Used 1 time : Accepted (110 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 4 14416 2064: Used 1 time : Accepted (111 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 5 14416 2064: Used 1 time : Accepted (112 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg_35 6 14416 2064: Used 1 time : Accepted (113 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 0 12384 2064: Used 1 time : Accepted (121 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 1 12384 2064: Used 1 time : Accepted (122 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 2 12384 2064: Used 1 time : Accepted (123 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 3 12384 2064: Used 1 time : Accepted (124 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 4 12384 2064: Used 1 time : Accepted (125 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg_36 5 12384 2064: Used 1 time : Accepted (126 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 0 12384 2064: Used 1 time : Accepted (127 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 1 12384 2064: Used 1 time : Accepted (128 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 2 12384 2064: Used 1 time : Accepted (129 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 3 12384 2064: Used 1 time : Accepted (130 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 4 12384 2064: Used 1 time : Accepted (131 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg_38 5 12384 2064: Used 1 time : Accepted (132 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 0 12352 2032: Used 1 time : Accepted (133 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 1 12352 2064: Used 1 time : Accepted (134 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 2 12352 2064: Used 1 time : Accepted (135 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 3 12352 2064: Used 1 time : Accepted (136 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 4 12352 2064: Used 1 time : Accepted (137 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg_37 5 12352 2064: Used 1 time : Accepted (138 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 0 12352 2032: Used 1 time : Accepted (139 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 1 12352 2064: Used 1 time : Accepted (140 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 2 12352 2064: Used 1 time : Accepted (141 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 3 12352 2064: Used 1 time : Accepted (142 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 4 12352 2064: Used 1 time : Accepted (143 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg_39 5 12352 2064: Used 1 time : Accepted (144 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a 0 10320 2064: Used 1 time : Accepted (151 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a 1 10320 2064: Used 1 time : Accepted (152 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a 2 10320 2064: Used 1 time : Accepted (153 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a 3 10320 2064: Used 1 time : Accepted (154 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg_3a 4 10320 2064: Used 1 time : Accepted (155 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c 0 10320 2064: Used 1 time : Accepted (156 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c 1 10320 2064: Used 1 time : Accepted (157 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c 2 10320 2064: Used 1 time : Accepted (158 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c 3 10320 2064: Used 1 time : Accepted (159 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3c 4 10320 2064: Used 1 time : Accepted (160 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b 0 10288 2032: Used 1 time : Accepted (161 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b 1 10288 2064: Used 1 time : Accepted (162 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b 2 10288 2064: Used 1 time : Accepted (163 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b 3 10288 2064: Used 1 time : Accepted (164 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg_3b 4 10288 2064: Used 1 time : Accepted (165 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d 0 10288 2032: Used 1 time : Accepted (166 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d 1 10288 2064: Used 1 time : Accepted (167 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d 2 10288 2064: Used 1 time : Accepted (168 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d 3 10288 2064: Used 1 time : Accepted (169 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3d 4 10288 2064: Used 1 time : Accepted (170 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e 0 8256 2064: Used 1 time : Accepted (176 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e 1 8256 2064: Used 1 time : Accepted (177 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e 2 8256 2064: Used 1 time : Accepted (178 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg_3e 3 8256 2064: Used 1 time : Accepted (179 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 0 8256 2064: Used 1 time : Accepted (180 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 1 8256 2064: Used 1 time : Accepted (181 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 2 8256 2064: Used 1 time : Accepted (182 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg_40 3 8256 2064: Used 1 time : Accepted (183 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f 0 8224 2032: Used 1 time : Accepted (184 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f 1 8224 2064: Used 1 time : Accepted (185 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f 2 8224 2064: Used 1 time : Accepted (186 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg_3f 3 8224 2064: Used 1 time : Accepted (187 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 0 8224 2032: Used 1 time : Accepted (188 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 1 8224 2064: Used 1 time : Accepted (189 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 2 8224 2064: Used 1 time : Accepted (190 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg_41 3 8224 2064: Used 1 time : Accepted (191 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg_42 0 6192 2064: Used 1 time : Accepted (196 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg_42 1 6192 2064: Used 1 time : Accepted (197 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg_42 2 6192 2064: Used 1 time : Accepted (198 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg_44 0 6192 2064: Used 1 time : Accepted (199 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg_44 1 6192 2064: Used 1 time : Accepted (200 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg_44 2 6192 2064: Used 1 time : Accepted (201 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg_43 0 6160 2032: Used 1 time : Accepted (205 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg_43 1 6160 2064: Used 1 time : Accepted (206 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg_43 2 6160 2064: Used 1 time : Accepted (207 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg_45 0 6160 2032: Used 1 time : Accepted (208 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg_45 1 6160 2064: Used 1 time : Accepted (209 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg_45 2 6160 2064: Used 1 time : Accepted (210 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg_46 0 4128 2064: Used 1 time : Accepted (211 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg_46 1 4128 2064: Used 1 time : Accepted (212 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg_48 0 4128 2064: Used 1 time : Accepted (213 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg_48 1 4128 2064: Used 1 time : Accepted (214 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg_47 0 4096 2032: Used 1 time : Accepted (217 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg_47 1 4096 2064: Used 1 time : Accepted (218 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg_49 0 4096 2032: Used 1 time : Accepted (219 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg_49 1 4096 2064: Used 1 time : Accepted (220 < 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/psum_reg_reg_4a 0 2064 2064: Used 1 time : Rejected (221 > 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/psum_reg_reg_4c 0 2064 2064: Used 1 time : Rejected (222 > 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h/psum_reg_reg_4b 0 2032 2032: Used 1 time : Rejected (224 > 220) uniquify 0 
 DSP resource Status: GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h/psum_reg_reg_4d 0 2032 2032: Used 1 time : Rejected (225 > 220) uniquify 0 
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+ACIN2*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/weight_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_now is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: operator GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_now0 is absorbed into DSP GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN'')'.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*BCIN2)'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A2*B2)'.
DSP Report: register GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: Generating DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg, operation Mode is (post resource management): (P+A''*B'')'.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/ifmap_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/weight_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: register GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_now is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
DSP Report: operator GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_now0 is absorbed into DSP GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h/psum_reg_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_D        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_H        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN''*B'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+ACIN2*B'')'  | 16     | 16     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*BCIN'')' | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 16     | 16     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|PE_H        | (P+A2*B2)'      | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:01:01 . Memory (MB): peak = 1539.707 ; gain = 1012.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:01:09 . Memory (MB): peak = 1607.301 ; gain = 1079.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:01:15 . Memory (MB): peak = 1676.691 ; gain = 1149.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:01:15 . Memory (MB): peak = 1676.691 ; gain = 1149.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1676.691 ; gain = 1149.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1676.691 ; gain = 1149.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1676.691 ; gain = 1149.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1676.691 ; gain = 1149.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_lvl_io_control | top_lvl_with_mem_inst/INPUT_SHIFT_REGS[0].weight_shift/shreg_reg[16][15] | 17     | 512   | YES          | NO                 | YES               | 512    | 0       | 
+-------------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|PE_H        | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 0      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|PE_H        | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|PE_H        | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B')'     | 30     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_lvl     | (P+A''*B'')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|top_lvl     | (P+A'*B'')'     | 0      | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  1296|
|3     |DSP48E1 |   220|
|4     |LUT1    |     4|
|5     |LUT2    |  2988|
|6     |LUT3    |  5104|
|7     |LUT4    |  1447|
|8     |LUT5    |    10|
|9     |LUT6    |  2710|
|10    |SRL16E  |   512|
|11    |FDRE    |  9766|
|12    |FDSE    |     1|
|13    |IBUF    |   309|
|14    |OBUF    |   259|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-------------------------+------+
|      |Instance                                         |Module                   |Cells |
+------+-------------------------------------------------+-------------------------+------+
|1     |top                                              |                         | 24627|
|2     |  matrix_mult_control_inst                       |matrix_mult_control      |    93|
|3     |  top_lvl_with_mem_inst                          |top_lvl_with_mem         | 21444|
|4     |    \INPUT_SHIFT_REGS[0].ifmap_shift             |shift_reg_input          |    48|
|5     |    \INPUT_SHIFT_REGS[0].weight_shift            |shift_reg_input_0        |    48|
|6     |    \INPUT_SHIFT_REGS[10].ifmap_shift            |shift_reg_input_1        |    48|
|7     |    \INPUT_SHIFT_REGS[10].weight_shift           |shift_reg_input_2        |    48|
|8     |    \INPUT_SHIFT_REGS[11].ifmap_shift            |shift_reg_input_3        |    48|
|9     |    \INPUT_SHIFT_REGS[11].weight_shift           |shift_reg_input_4        |    48|
|10    |    \INPUT_SHIFT_REGS[12].ifmap_shift            |shift_reg_input_5        |    48|
|11    |    \INPUT_SHIFT_REGS[12].weight_shift           |shift_reg_input_6        |    48|
|12    |    \INPUT_SHIFT_REGS[13].ifmap_shift            |shift_reg_input_7        |    48|
|13    |    \INPUT_SHIFT_REGS[13].weight_shift           |shift_reg_input_8        |    48|
|14    |    \INPUT_SHIFT_REGS[14].ifmap_shift            |shift_reg_input_9        |    48|
|15    |    \INPUT_SHIFT_REGS[14].weight_shift           |shift_reg_input_10       |    48|
|16    |    \INPUT_SHIFT_REGS[15].ifmap_shift            |shift_reg_input_11       |    48|
|17    |    \INPUT_SHIFT_REGS[15].weight_shift           |shift_reg_input_12       |    48|
|18    |    \INPUT_SHIFT_REGS[1].ifmap_shift             |shift_reg_input_13       |    48|
|19    |    \INPUT_SHIFT_REGS[1].weight_shift            |shift_reg_input_14       |    48|
|20    |    \INPUT_SHIFT_REGS[2].ifmap_shift             |shift_reg_input_15       |    48|
|21    |    \INPUT_SHIFT_REGS[2].weight_shift            |shift_reg_input_16       |    48|
|22    |    \INPUT_SHIFT_REGS[3].ifmap_shift             |shift_reg_input_17       |    48|
|23    |    \INPUT_SHIFT_REGS[3].weight_shift            |shift_reg_input_18       |    48|
|24    |    \INPUT_SHIFT_REGS[4].ifmap_shift             |shift_reg_input_19       |    48|
|25    |    \INPUT_SHIFT_REGS[4].weight_shift            |shift_reg_input_20       |    48|
|26    |    \INPUT_SHIFT_REGS[5].ifmap_shift             |shift_reg_input_21       |    48|
|27    |    \INPUT_SHIFT_REGS[5].weight_shift            |shift_reg_input_22       |    48|
|28    |    \INPUT_SHIFT_REGS[6].ifmap_shift             |shift_reg_input_23       |    48|
|29    |    \INPUT_SHIFT_REGS[6].weight_shift            |shift_reg_input_24       |    48|
|30    |    \INPUT_SHIFT_REGS[7].ifmap_shift             |shift_reg_input_25       |    48|
|31    |    \INPUT_SHIFT_REGS[7].weight_shift            |shift_reg_input_26       |    48|
|32    |    \INPUT_SHIFT_REGS[8].ifmap_shift             |shift_reg_input_27       |    48|
|33    |    \INPUT_SHIFT_REGS[8].weight_shift            |shift_reg_input_28       |    48|
|34    |    \INPUT_SHIFT_REGS[9].ifmap_shift             |shift_reg_input_29       |    48|
|35    |    \INPUT_SHIFT_REGS[9].weight_shift            |shift_reg_input_30       |    48|
|36    |    counter_ifmap_inst                           |counter_input            |    13|
|37    |    counter_output_inst                          |counter_output           |    15|
|38    |    counter_weight_inst                          |counter_input_31         |    13|
|39    |    dut                                          |top_lvl                  | 17863|
|40    |      \GEN_DIAG[0].pe_d                          |PE_D                     |   256|
|41    |        base_design                              |PE_H_300                 |   256|
|42    |      \GEN_DIAG[10].pe_d                         |PE_D_32                  |   240|
|43    |        base_design                              |PE_H_299                 |   240|
|44    |      \GEN_DIAG[11].pe_d                         |PE_D_33                  |   240|
|45    |        base_design                              |PE_H_298                 |   240|
|46    |      \GEN_DIAG[12].pe_d                         |PE_D_34                  |   240|
|47    |        base_design                              |PE_H_297                 |   240|
|48    |      \GEN_DIAG[13].pe_d                         |PE_D_35                  |   240|
|49    |        base_design                              |PE_H_296                 |   240|
|50    |      \GEN_DIAG[14].pe_d                         |PE_D_36                  |   241|
|51    |        base_design                              |PE_H_295                 |   241|
|52    |      \GEN_DIAG[15].pe_d                         |PE_D_37                  |   240|
|53    |        base_design                              |PE_H_294                 |   240|
|54    |      \GEN_DIAG[1].pe_d                          |PE_D_38                  |   240|
|55    |        base_design                              |PE_H_293                 |   240|
|56    |      \GEN_DIAG[2].pe_d                          |PE_D_39                  |   240|
|57    |        base_design                              |PE_H_292                 |   240|
|58    |      \GEN_DIAG[3].pe_d                          |PE_D_40                  |   240|
|59    |        base_design                              |PE_H_291                 |   240|
|60    |      \GEN_DIAG[4].pe_d                          |PE_D_41                  |   240|
|61    |        base_design                              |PE_H_290                 |   240|
|62    |      \GEN_DIAG[5].pe_d                          |PE_D_42                  |   240|
|63    |        base_design                              |PE_H_289                 |   240|
|64    |      \GEN_DIAG[6].pe_d                          |PE_D_43                  |   240|
|65    |        base_design                              |PE_H_288                 |   240|
|66    |      \GEN_DIAG[7].pe_d                          |PE_D_44                  |   240|
|67    |        base_design                              |PE_H_287                 |   240|
|68    |      \GEN_DIAG[8].pe_d                          |PE_D_45                  |   240|
|69    |        base_design                              |PE_H_286                 |   240|
|70    |      \GEN_DIAG[9].pe_d                          |PE_D_46                  |   240|
|71    |        base_design                              |PE_H                     |   240|
|72    |      \GEN_LOWER_ROW[10].GEN_LOWER_COL[0].pe_h   |PE_H__parameterized0     |    33|
|73    |      \GEN_LOWER_ROW[10].GEN_LOWER_COL[1].pe_h   |PE_H__parameterized0_47  |    33|
|74    |      \GEN_LOWER_ROW[10].GEN_LOWER_COL[2].pe_h   |PE_H__parameterized0_48  |    49|
|75    |      \GEN_LOWER_ROW[10].GEN_LOWER_COL[3].pe_h   |PE_H__parameterized0_49  |    49|
|76    |      \GEN_LOWER_ROW[10].GEN_LOWER_COL[4].pe_h   |PE_H__parameterized0_50  |    49|
|77    |      \GEN_LOWER_ROW[10].GEN_LOWER_COL[5].pe_h   |PE_H__parameterized0_51  |    49|
|78    |      \GEN_LOWER_ROW[10].GEN_LOWER_COL[6].pe_h   |PE_H__parameterized0_52  |    49|
|79    |      \GEN_LOWER_ROW[10].GEN_LOWER_COL[7].pe_h   |PE_H__parameterized0_53  |    49|
|80    |      \GEN_LOWER_ROW[10].GEN_LOWER_COL[8].pe_h   |PE_H__parameterized0_54  |    49|
|81    |      \GEN_LOWER_ROW[10].GEN_LOWER_COL[9].pe_h   |PE_H__parameterized0_55  |    33|
|82    |      \GEN_LOWER_ROW[11].GEN_LOWER_COL[0].pe_h   |PE_H__parameterized0_56  |    33|
|83    |      \GEN_LOWER_ROW[11].GEN_LOWER_COL[10].pe_h  |PE_H__parameterized0_57  |    33|
|84    |      \GEN_LOWER_ROW[11].GEN_LOWER_COL[1].pe_h   |PE_H__parameterized0_58  |    33|
|85    |      \GEN_LOWER_ROW[11].GEN_LOWER_COL[2].pe_h   |PE_H__parameterized0_59  |    49|
|86    |      \GEN_LOWER_ROW[11].GEN_LOWER_COL[3].pe_h   |PE_H__parameterized0_60  |    49|
|87    |      \GEN_LOWER_ROW[11].GEN_LOWER_COL[4].pe_h   |PE_H__parameterized0_61  |    49|
|88    |      \GEN_LOWER_ROW[11].GEN_LOWER_COL[5].pe_h   |PE_H__parameterized0_62  |    49|
|89    |      \GEN_LOWER_ROW[11].GEN_LOWER_COL[6].pe_h   |PE_H__parameterized0_63  |    49|
|90    |      \GEN_LOWER_ROW[11].GEN_LOWER_COL[7].pe_h   |PE_H__parameterized0_64  |    49|
|91    |      \GEN_LOWER_ROW[11].GEN_LOWER_COL[8].pe_h   |PE_H__parameterized0_65  |    49|
|92    |      \GEN_LOWER_ROW[11].GEN_LOWER_COL[9].pe_h   |PE_H__parameterized0_66  |    49|
|93    |      \GEN_LOWER_ROW[12].GEN_LOWER_COL[0].pe_h   |PE_H__parameterized0_67  |    33|
|94    |      \GEN_LOWER_ROW[12].GEN_LOWER_COL[10].pe_h  |PE_H__parameterized0_68  |    49|
|95    |      \GEN_LOWER_ROW[12].GEN_LOWER_COL[11].pe_h  |PE_H__parameterized0_69  |    33|
|96    |      \GEN_LOWER_ROW[12].GEN_LOWER_COL[1].pe_h   |PE_H__parameterized0_70  |    33|
|97    |      \GEN_LOWER_ROW[12].GEN_LOWER_COL[2].pe_h   |PE_H__parameterized0_71  |    49|
|98    |      \GEN_LOWER_ROW[12].GEN_LOWER_COL[3].pe_h   |PE_H__parameterized0_72  |    49|
|99    |      \GEN_LOWER_ROW[12].GEN_LOWER_COL[4].pe_h   |PE_H__parameterized0_73  |    49|
|100   |      \GEN_LOWER_ROW[12].GEN_LOWER_COL[5].pe_h   |PE_H__parameterized0_74  |    49|
|101   |      \GEN_LOWER_ROW[12].GEN_LOWER_COL[6].pe_h   |PE_H__parameterized0_75  |    49|
|102   |      \GEN_LOWER_ROW[12].GEN_LOWER_COL[7].pe_h   |PE_H__parameterized0_76  |    49|
|103   |      \GEN_LOWER_ROW[12].GEN_LOWER_COL[8].pe_h   |PE_H__parameterized0_77  |    49|
|104   |      \GEN_LOWER_ROW[12].GEN_LOWER_COL[9].pe_h   |PE_H__parameterized0_78  |    49|
|105   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[0].pe_h   |PE_H__parameterized0_79  |    33|
|106   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[10].pe_h  |PE_H__parameterized0_80  |    49|
|107   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[11].pe_h  |PE_H__parameterized0_81  |    49|
|108   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[12].pe_h  |PE_H__parameterized0_82  |    49|
|109   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[1].pe_h   |PE_H__parameterized0_83  |    33|
|110   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[2].pe_h   |PE_H__parameterized0_84  |    49|
|111   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[3].pe_h   |PE_H__parameterized0_85  |    49|
|112   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[4].pe_h   |PE_H__parameterized0_86  |    49|
|113   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[5].pe_h   |PE_H__parameterized0_87  |    49|
|114   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[6].pe_h   |PE_H__parameterized0_88  |    49|
|115   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[7].pe_h   |PE_H__parameterized0_89  |    49|
|116   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[8].pe_h   |PE_H__parameterized0_90  |    49|
|117   |      \GEN_LOWER_ROW[13].GEN_LOWER_COL[9].pe_h   |PE_H__parameterized0_91  |    49|
|118   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[0].pe_h   |PE_H__parameterized0_92  |    33|
|119   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[10].pe_h  |PE_H__parameterized0_93  |    49|
|120   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[11].pe_h  |PE_H__parameterized0_94  |    49|
|121   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[12].pe_h  |PE_H__parameterized0_95  |   186|
|122   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[13].pe_h  |PE_H__parameterized0_96  |   186|
|123   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[1].pe_h   |PE_H__parameterized0_97  |    33|
|124   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[2].pe_h   |PE_H__parameterized0_98  |    49|
|125   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[3].pe_h   |PE_H__parameterized0_99  |    49|
|126   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[4].pe_h   |PE_H__parameterized0_100 |    49|
|127   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[5].pe_h   |PE_H__parameterized0_101 |    49|
|128   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[6].pe_h   |PE_H__parameterized0_102 |    49|
|129   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[7].pe_h   |PE_H__parameterized0_103 |    49|
|130   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[8].pe_h   |PE_H__parameterized0_104 |    49|
|131   |      \GEN_LOWER_ROW[14].GEN_LOWER_COL[9].pe_h   |PE_H__parameterized0_105 |    49|
|132   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[0].pe_h   |PE_H__parameterized0_106 |    33|
|133   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[10].pe_h  |PE_H__parameterized0_107 |    49|
|134   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[11].pe_h  |PE_H__parameterized0_108 |    49|
|135   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[12].pe_h  |PE_H__parameterized0_109 |    49|
|136   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[13].pe_h  |PE_H__parameterized0_110 |   186|
|137   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[14].pe_h  |PE_H__parameterized0_111 |   186|
|138   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[1].pe_h   |PE_H__parameterized0_112 |    33|
|139   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[2].pe_h   |PE_H__parameterized0_113 |    49|
|140   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[3].pe_h   |PE_H__parameterized0_114 |    49|
|141   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[4].pe_h   |PE_H__parameterized0_115 |    49|
|142   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[5].pe_h   |PE_H__parameterized0_116 |    49|
|143   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[6].pe_h   |PE_H__parameterized0_117 |    49|
|144   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[7].pe_h   |PE_H__parameterized0_118 |    49|
|145   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[8].pe_h   |PE_H__parameterized0_119 |    49|
|146   |      \GEN_LOWER_ROW[15].GEN_LOWER_COL[9].pe_h   |PE_H__parameterized0_120 |    49|
|147   |      \GEN_LOWER_ROW[1].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_121 |    33|
|148   |      \GEN_LOWER_ROW[2].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_122 |    33|
|149   |      \GEN_LOWER_ROW[2].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_123 |    33|
|150   |      \GEN_LOWER_ROW[3].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_124 |    33|
|151   |      \GEN_LOWER_ROW[3].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_125 |    33|
|152   |      \GEN_LOWER_ROW[3].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_126 |    33|
|153   |      \GEN_LOWER_ROW[4].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_127 |    33|
|154   |      \GEN_LOWER_ROW[4].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_128 |    33|
|155   |      \GEN_LOWER_ROW[4].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_129 |    49|
|156   |      \GEN_LOWER_ROW[4].GEN_LOWER_COL[3].pe_h    |PE_H__parameterized0_130 |    33|
|157   |      \GEN_LOWER_ROW[5].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_131 |    33|
|158   |      \GEN_LOWER_ROW[5].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_132 |    33|
|159   |      \GEN_LOWER_ROW[5].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_133 |    49|
|160   |      \GEN_LOWER_ROW[5].GEN_LOWER_COL[3].pe_h    |PE_H__parameterized0_134 |    49|
|161   |      \GEN_LOWER_ROW[5].GEN_LOWER_COL[4].pe_h    |PE_H__parameterized0_135 |    33|
|162   |      \GEN_LOWER_ROW[6].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_136 |    33|
|163   |      \GEN_LOWER_ROW[6].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_137 |    33|
|164   |      \GEN_LOWER_ROW[6].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_138 |    49|
|165   |      \GEN_LOWER_ROW[6].GEN_LOWER_COL[3].pe_h    |PE_H__parameterized0_139 |    49|
|166   |      \GEN_LOWER_ROW[6].GEN_LOWER_COL[4].pe_h    |PE_H__parameterized0_140 |    49|
|167   |      \GEN_LOWER_ROW[6].GEN_LOWER_COL[5].pe_h    |PE_H__parameterized0_141 |    33|
|168   |      \GEN_LOWER_ROW[7].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_142 |    33|
|169   |      \GEN_LOWER_ROW[7].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_143 |    33|
|170   |      \GEN_LOWER_ROW[7].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_144 |    49|
|171   |      \GEN_LOWER_ROW[7].GEN_LOWER_COL[3].pe_h    |PE_H__parameterized0_145 |    49|
|172   |      \GEN_LOWER_ROW[7].GEN_LOWER_COL[4].pe_h    |PE_H__parameterized0_146 |    49|
|173   |      \GEN_LOWER_ROW[7].GEN_LOWER_COL[5].pe_h    |PE_H__parameterized0_147 |    49|
|174   |      \GEN_LOWER_ROW[7].GEN_LOWER_COL[6].pe_h    |PE_H__parameterized0_148 |    33|
|175   |      \GEN_LOWER_ROW[8].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_149 |    33|
|176   |      \GEN_LOWER_ROW[8].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_150 |    33|
|177   |      \GEN_LOWER_ROW[8].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_151 |    49|
|178   |      \GEN_LOWER_ROW[8].GEN_LOWER_COL[3].pe_h    |PE_H__parameterized0_152 |    49|
|179   |      \GEN_LOWER_ROW[8].GEN_LOWER_COL[4].pe_h    |PE_H__parameterized0_153 |    49|
|180   |      \GEN_LOWER_ROW[8].GEN_LOWER_COL[5].pe_h    |PE_H__parameterized0_154 |    49|
|181   |      \GEN_LOWER_ROW[8].GEN_LOWER_COL[6].pe_h    |PE_H__parameterized0_155 |    49|
|182   |      \GEN_LOWER_ROW[8].GEN_LOWER_COL[7].pe_h    |PE_H__parameterized0_156 |    33|
|183   |      \GEN_LOWER_ROW[9].GEN_LOWER_COL[0].pe_h    |PE_H__parameterized0_157 |    33|
|184   |      \GEN_LOWER_ROW[9].GEN_LOWER_COL[1].pe_h    |PE_H__parameterized0_158 |    33|
|185   |      \GEN_LOWER_ROW[9].GEN_LOWER_COL[2].pe_h    |PE_H__parameterized0_159 |    49|
|186   |      \GEN_LOWER_ROW[9].GEN_LOWER_COL[3].pe_h    |PE_H__parameterized0_160 |    49|
|187   |      \GEN_LOWER_ROW[9].GEN_LOWER_COL[4].pe_h    |PE_H__parameterized0_161 |    49|
|188   |      \GEN_LOWER_ROW[9].GEN_LOWER_COL[5].pe_h    |PE_H__parameterized0_162 |    49|
|189   |      \GEN_LOWER_ROW[9].GEN_LOWER_COL[6].pe_h    |PE_H__parameterized0_163 |    49|
|190   |      \GEN_LOWER_ROW[9].GEN_LOWER_COL[7].pe_h    |PE_H__parameterized0_164 |    49|
|191   |      \GEN_LOWER_ROW[9].GEN_LOWER_COL[8].pe_h    |PE_H__parameterized0_165 |    33|
|192   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_166 |    33|
|193   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_167 |    33|
|194   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_168 |    33|
|195   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_169 |    33|
|196   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_170 |    33|
|197   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_171 |    33|
|198   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[1].pe_h    |PE_H__parameterized0_172 |   223|
|199   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[2].pe_h    |PE_H__parameterized0_173 |    33|
|200   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[3].pe_h    |PE_H__parameterized0_174 |    33|
|201   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[4].pe_h    |PE_H__parameterized0_175 |    33|
|202   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[5].pe_h    |PE_H__parameterized0_176 |    33|
|203   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[6].pe_h    |PE_H__parameterized0_177 |    33|
|204   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_178 |    33|
|205   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_179 |    33|
|206   |      \GEN_UPPER_ROW[0].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_180 |    33|
|207   |      \GEN_UPPER_ROW[10].GEN_UPPER_COL[11].pe_h  |PE_H__parameterized0_181 |   223|
|208   |      \GEN_UPPER_ROW[10].GEN_UPPER_COL[12].pe_h  |PE_H__parameterized0_182 |    54|
|209   |      \GEN_UPPER_ROW[10].GEN_UPPER_COL[13].pe_h  |PE_H__parameterized0_183 |    49|
|210   |      \GEN_UPPER_ROW[10].GEN_UPPER_COL[14].pe_h  |PE_H__parameterized0_184 |    49|
|211   |      \GEN_UPPER_ROW[10].GEN_UPPER_COL[15].pe_h  |PE_H__parameterized0_185 |    49|
|212   |      \GEN_UPPER_ROW[11].GEN_UPPER_COL[12].pe_h  |PE_H__parameterized0_186 |   223|
|213   |      \GEN_UPPER_ROW[11].GEN_UPPER_COL[13].pe_h  |PE_H__parameterized0_187 |    54|
|214   |      \GEN_UPPER_ROW[11].GEN_UPPER_COL[14].pe_h  |PE_H__parameterized0_188 |    49|
|215   |      \GEN_UPPER_ROW[11].GEN_UPPER_COL[15].pe_h  |PE_H__parameterized0_189 |    49|
|216   |      \GEN_UPPER_ROW[12].GEN_UPPER_COL[13].pe_h  |PE_H__parameterized0_190 |   228|
|217   |      \GEN_UPPER_ROW[12].GEN_UPPER_COL[14].pe_h  |PE_H__parameterized0_191 |    49|
|218   |      \GEN_UPPER_ROW[12].GEN_UPPER_COL[15].pe_h  |PE_H__parameterized0_192 |    49|
|219   |      \GEN_UPPER_ROW[13].GEN_UPPER_COL[14].pe_h  |PE_H__parameterized0_193 |   212|
|220   |      \GEN_UPPER_ROW[13].GEN_UPPER_COL[15].pe_h  |PE_H__parameterized0_194 |   191|
|221   |      \GEN_UPPER_ROW[14].GEN_UPPER_COL[15].pe_h  |PE_H__parameterized0_195 |   207|
|222   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_196 |    33|
|223   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_197 |    33|
|224   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_198 |    33|
|225   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_199 |    33|
|226   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_200 |    33|
|227   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_201 |    33|
|228   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[2].pe_h    |PE_H__parameterized0_202 |   223|
|229   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[3].pe_h    |PE_H__parameterized0_203 |    33|
|230   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[4].pe_h    |PE_H__parameterized0_204 |    33|
|231   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[5].pe_h    |PE_H__parameterized0_205 |    33|
|232   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[6].pe_h    |PE_H__parameterized0_206 |    33|
|233   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_207 |    33|
|234   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_208 |    33|
|235   |      \GEN_UPPER_ROW[1].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_209 |    33|
|236   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_210 |    49|
|237   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_211 |    49|
|238   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_212 |    49|
|239   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_213 |    49|
|240   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_214 |    49|
|241   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_215 |    49|
|242   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[3].pe_h    |PE_H__parameterized0_216 |   223|
|243   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[4].pe_h    |PE_H__parameterized0_217 |    49|
|244   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[5].pe_h    |PE_H__parameterized0_218 |    49|
|245   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[6].pe_h    |PE_H__parameterized0_219 |    49|
|246   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_220 |    49|
|247   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_221 |    49|
|248   |      \GEN_UPPER_ROW[2].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_222 |    49|
|249   |      \GEN_UPPER_ROW[3].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_223 |    49|
|250   |      \GEN_UPPER_ROW[3].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_224 |    49|
|251   |      \GEN_UPPER_ROW[3].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_225 |    49|
|252   |      \GEN_UPPER_ROW[3].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_226 |    49|
|253   |      \GEN_UPPER_ROW[3].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_227 |    49|
|254   |      \GEN_UPPER_ROW[3].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_228 |    49|
|255   |      \GEN_UPPER_ROW[3].GEN_UPPER_COL[4].pe_h    |PE_H__parameterized0_229 |   223|
|256   |      \GEN_UPPER_ROW[3].GEN_UPPER_COL[5].pe_h    |PE_H__parameterized0_230 |    49|
|257   |      \GEN_UPPER_ROW[3].GEN_UPPER_COL[6].pe_h    |PE_H__parameterized0_231 |    49|
|258   |      \GEN_UPPER_ROW[3].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_232 |    49|
|259   |      \GEN_UPPER_ROW[3].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_233 |    49|
|260   |      \GEN_UPPER_ROW[3].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_234 |    49|
|261   |      \GEN_UPPER_ROW[4].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_235 |    49|
|262   |      \GEN_UPPER_ROW[4].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_236 |    49|
|263   |      \GEN_UPPER_ROW[4].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_237 |    49|
|264   |      \GEN_UPPER_ROW[4].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_238 |    49|
|265   |      \GEN_UPPER_ROW[4].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_239 |    49|
|266   |      \GEN_UPPER_ROW[4].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_240 |    49|
|267   |      \GEN_UPPER_ROW[4].GEN_UPPER_COL[5].pe_h    |PE_H__parameterized0_241 |   223|
|268   |      \GEN_UPPER_ROW[4].GEN_UPPER_COL[6].pe_h    |PE_H__parameterized0_242 |    49|
|269   |      \GEN_UPPER_ROW[4].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_243 |    49|
|270   |      \GEN_UPPER_ROW[4].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_244 |    49|
|271   |      \GEN_UPPER_ROW[4].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_245 |    49|
|272   |      \GEN_UPPER_ROW[5].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_246 |    49|
|273   |      \GEN_UPPER_ROW[5].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_247 |    49|
|274   |      \GEN_UPPER_ROW[5].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_248 |    49|
|275   |      \GEN_UPPER_ROW[5].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_249 |    49|
|276   |      \GEN_UPPER_ROW[5].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_250 |    49|
|277   |      \GEN_UPPER_ROW[5].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_251 |    49|
|278   |      \GEN_UPPER_ROW[5].GEN_UPPER_COL[6].pe_h    |PE_H__parameterized0_252 |   223|
|279   |      \GEN_UPPER_ROW[5].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_253 |    49|
|280   |      \GEN_UPPER_ROW[5].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_254 |    49|
|281   |      \GEN_UPPER_ROW[5].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_255 |    49|
|282   |      \GEN_UPPER_ROW[6].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_256 |    49|
|283   |      \GEN_UPPER_ROW[6].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_257 |    49|
|284   |      \GEN_UPPER_ROW[6].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_258 |    49|
|285   |      \GEN_UPPER_ROW[6].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_259 |    49|
|286   |      \GEN_UPPER_ROW[6].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_260 |    49|
|287   |      \GEN_UPPER_ROW[6].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_261 |    49|
|288   |      \GEN_UPPER_ROW[6].GEN_UPPER_COL[7].pe_h    |PE_H__parameterized0_262 |   223|
|289   |      \GEN_UPPER_ROW[6].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_263 |    49|
|290   |      \GEN_UPPER_ROW[6].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_264 |    49|
|291   |      \GEN_UPPER_ROW[7].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_265 |    49|
|292   |      \GEN_UPPER_ROW[7].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_266 |    49|
|293   |      \GEN_UPPER_ROW[7].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_267 |    49|
|294   |      \GEN_UPPER_ROW[7].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_268 |    49|
|295   |      \GEN_UPPER_ROW[7].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_269 |    49|
|296   |      \GEN_UPPER_ROW[7].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_270 |    49|
|297   |      \GEN_UPPER_ROW[7].GEN_UPPER_COL[8].pe_h    |PE_H__parameterized0_271 |   223|
|298   |      \GEN_UPPER_ROW[7].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_272 |    49|
|299   |      \GEN_UPPER_ROW[8].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_273 |    49|
|300   |      \GEN_UPPER_ROW[8].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_274 |    49|
|301   |      \GEN_UPPER_ROW[8].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_275 |    49|
|302   |      \GEN_UPPER_ROW[8].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_276 |    49|
|303   |      \GEN_UPPER_ROW[8].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_277 |    49|
|304   |      \GEN_UPPER_ROW[8].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_278 |    49|
|305   |      \GEN_UPPER_ROW[8].GEN_UPPER_COL[9].pe_h    |PE_H__parameterized0_279 |   223|
|306   |      \GEN_UPPER_ROW[9].GEN_UPPER_COL[10].pe_h   |PE_H__parameterized0_280 |   223|
|307   |      \GEN_UPPER_ROW[9].GEN_UPPER_COL[11].pe_h   |PE_H__parameterized0_281 |    49|
|308   |      \GEN_UPPER_ROW[9].GEN_UPPER_COL[12].pe_h   |PE_H__parameterized0_282 |    49|
|309   |      \GEN_UPPER_ROW[9].GEN_UPPER_COL[13].pe_h   |PE_H__parameterized0_283 |    49|
|310   |      \GEN_UPPER_ROW[9].GEN_UPPER_COL[14].pe_h   |PE_H__parameterized0_284 |    49|
|311   |      \GEN_UPPER_ROW[9].GEN_UPPER_COL[15].pe_h   |PE_H__parameterized0_285 |    49|
|312   |      counter_inst                               |counter_top_lvl          |    14|
+------+-------------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1676.691 ; gain = 1149.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 771 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1676.691 ; gain = 1149.312
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1676.691 ; gain = 1149.312
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1714.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 512 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1871.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 498db36
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:39 . Memory (MB): peak = 1871.062 ; gain = 1349.715
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1871.062 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.runs/synth_1/top_lvl_io_control.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_lvl_io_control_utilization_synth.rpt -pb top_lvl_io_control_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 21:52:55 2026...
