#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 28 19:43:04 2021
# Process ID: 15376
# Current directory: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28060 C:\Users\andre\Desktop\BAKUP_RL_SERIO\PFRL_pizzamiglio_prisciantelli\project_reti_logiche_DEFINITIVO\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/vivado.log
# Journal file: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche'
INFO: [Project 1-313] Project file moved from 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.gen/sources_1', nor could it be found using path 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.762 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/andre/Downloads/tb_2x2.vhd
update_compile_order -fileset sim_1
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1187.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1307.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1448.547 ; gain = 442.785
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Downloads/tb_2x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/xsim.dir/project_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/xsim.dir/project_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar 28 19:47:14 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 28 19:47:14 2021...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1883.324 ; gain = 406.605
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Failure: Simulation Ended! TEST PASSATO
Time: 752600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Downloads/tb_2x2.vhd
$finish called at time : 752600 ps : File "C:/Users/andre/Downloads/tb_2x2.vhd" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2027.402 ; gain = 1021.641
export_ip_user_files -of_objects  [get_files C:/Users/andre/Downloads/tb_2x2.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/andre/Downloads/tb_2x2.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.602 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2897.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Warning: File C:\Users\andre\Documents\GitHub\PFRL_pizzamiglio_prisciantelli\Testbench\test_privati\01_ram_data.txt could not be opened
on HDL file C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd line 68
Warning: File C:\Users\andre\Documents\GitHub\PFRL_pizzamiglio_prisciantelli\Testbench\test_privati\01_result.txt could not be opened
on HDL file C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd line 108
Warning: File C:\Users\andre\Documents\GitHub\PFRL_pizzamiglio_prisciantelli\Testbench\test_privati\01_not_passed.txt could not be opened
on HDL file C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd line 109
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
ERROR: File C:\Users\andre\Documents\GitHub\PFRL_pizzamiglio_prisciantelli\Testbench\test_privati\01_ram_data.txt could not be opened.
Time: 232500 ps  Iteration: 1  Process: /project_tb/MEM
  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd

HDL Line: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd:77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2897.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2897.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 572600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2897.602 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2897.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2897.602 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2897.602 ; gain = 0.000
run all
Failure: Simulation Ended!
Time: 737867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 737867600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2897.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2897.602 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2897.602 ; gain = 0.000
run all
Failure: Simulation Ended!
Time: 737867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 737867600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.602 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
run all
Failure: Simulation Ended!
Time: 737867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 737867600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3433.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
run all
Failure: Simulation Ended!
Time: 737867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 737867600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3433.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Warning: File C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/90_ram_data.txt could not be opened
on HDL file C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd line 68
Warning: File C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/90_result.txt could not be opened
on HDL file C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd line 108
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
ERROR: File C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/90_ram_data.txt could not be opened.
Time: 232500 ps  Iteration: 1  Process: /project_tb/MEM
  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd

HDL Line: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd:77
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
run all
Note: TEST 2
Time: 378587600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 636482600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 636482600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3433.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Warning: File C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/91_result.txt could not be opened
on HDL file C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd line 108
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
ERROR: File C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/91_result.txt could not be opened.
Time: 632600 ps  Iteration: 0  Process: /project_tb/test
  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd

HDL Line: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd:140
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 3433.805 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 632600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
run all
Note: TEST 3
Time: 1037600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 1442600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 1442600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
run all
Failure: Simulation Ended!
Time: 737867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 737867600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3433.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 917600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
run all
Note: TEST 4
Time: 1262600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 1607600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 1952600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 2297600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 2642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 2987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 3332600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 3677600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 3677600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
run all
Note: TEST 2
Time: 737867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 1475507600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 2213147600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 2950787600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 3688427600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 4426067600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 5163707600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 5901347600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 6638987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 7376627600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 7376627600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 632600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
run all
Note: TEST 3
Time: 1037600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 1442600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 1442600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
run all
Note: TEST 2
Time: 737867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 1475507600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 2213147600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 2950787600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 3688427600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 4426067600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 5163707600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 5901347600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 6638987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 7376627600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 7376627600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 3433.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.805 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3433.805 ; gain = 0.000
run all
Note: TEST 2
Time: 737867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 1475507600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 2213147600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 2950787600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 3688427600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 4426067600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 5163707600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 5901347600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 6638987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 7376627600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 7376627600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:25 . Memory (MB): peak = 3433.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 28 21:24:18 2021...
