# pcie-gen5-gen6-RTL-uvm-coverage
This project implements a behaviorally realistic PCIe Endpoint driven by an AXI-Lite interface, verified using coverage-driven UVM, strengthened with SystemVerilog Assertions (SVA) and Formal Verification (FV), and supported by professional debug, observability, and automation infrastructure.
