# ##############################################################################
# Created by GenX Space Codesign tool for Xilinx EDK
# Mon Dec 07 19:28:51 EST 2015
# Target Board:  ZedBoard
# Family:  zynq
# Device:  xc7z020
# Package:  clg484
# Speed Grade:  -1
# ##############################################################################

 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I


BEGIN axi_interconnect
 PARAMETER C_AXI_ID_WIDTH = 3
 PARAMETER C_FAMILY = zynq
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PARAMETER C_M_AXI_BASE_ADDR = 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004100b000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004100A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004100C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041008000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041009000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041007000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041005000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041004000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041001000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004100D000
 PARAMETER C_M_AXI_HIGH_ADDR = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004100BFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004100afff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004100CFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041008FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041009FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041007FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041005FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041006FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041004FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041002FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041001FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004100DFFF
 PARAMETER C_M_AXI_PROTOCOL = 0x00000000000000000000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002
 PARAMETER C_NUM_MASTER_SLOTS = 14
 PARAMETER C_NUM_SLAVE_SLOTS = 3
 PARAMETER C_S_AXI_PROTOCOL = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000002
 PARAMETER HW_VER = 1.06.a
 PARAMETER INSTANCE = AMBA_AXIBus_LT1
 PORT INTERCONNECT_ACLK = armCortexA91_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = armCortexA91_FCLK_RESET0_N
END

BEGIN mdm
 PARAMETER C_BASEADDR = 0x4100C000
 PARAMETER C_FAMILY = zynq
 PARAMETER C_HIGHADDR = 0x4100CFFF
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_MB_DBG_PORTS = 0
 PARAMETER HW_VER = 2.10.a
 PARAMETER INSTANCE = DebugModule1
 BUS_INTERFACE S_AXI = AMBA_AXIBus_LT1, POSITION = 12
 PORT S_AXI_ACLK = armCortexA91_FCLK_CLK0
END

BEGIN axi_intc
 PARAMETER C_BASEADDR = 0x4100D000
 PARAMETER C_FAMILY = zynq
 PARAMETER C_HIGHADDR = 0x4100DFFF
 PARAMETER HW_VER = 1.03.a
 PARAMETER INSTANCE = XilinxPIC1
 BUS_INTERFACE S_AXI = AMBA_AXIBus_LT1, POSITION = 1
 PORT Intr = dma_controller1_matrix_mul1_s2mm_introut & dma_controller1_matrix_mul1_mm2s_introut & fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_IRQHasData & fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_IRQHasData & fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_IRQHasData & fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_IRQHasData & fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom & fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom & fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom & fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom & fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_IRQHasData & fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom
 PORT Irq = XilinxPIC1_Irq
 PORT S_AXI_ACLK = armCortexA91_FCLK_CLK0
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_adder1_AMBA_AXIBus_LT1_rdIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter1_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter1_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter1_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter1_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter1_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 1
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_adder1_AMBA_AXIBus_LT1_wrIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter0_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter0_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter0_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter0_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter0_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 2
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_divider1_AMBA_AXIBus_LT1_rdIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter3_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter3_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter3_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter3_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter3_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 3
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_divider1_AMBA_AXIBus_LT1_wrIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter2_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter2_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter2_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter2_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter2_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 4
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_input_reader1_AMBA_AXIBus_LT1_rdIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter4_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter4_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter4_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter4_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter4_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 5
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_multiplier1_AMBA_AXIBus_LT1_rdIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter6_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter6_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter6_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter6_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter6_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 6
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_multiplier1_AMBA_AXIBus_LT1_wrIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter5_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter5_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter5_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter5_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter5_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 7
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_output_writer1_AMBA_AXIBus_LT1_wrIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter7_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter7_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter7_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter7_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter7_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 8
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_subtractor1_AMBA_AXIBus_LT1_rdIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter9_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter9_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter9_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter9_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter9_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 9
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_subtractor1_AMBA_AXIBus_LT1_wrIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter8_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter8_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter8_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter8_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter8_SBI_S_WriteEnable
END

BEGIN adder_top
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adder1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SDL0_M_Data = adder1_SDL0_M_Data
 PORT SDL0_M_Full = fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL0_M_Write = adder1_SDL0_M_Write
 PORT SDL0_S_Data = fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data[0:31]
 PORT SDL0_S_Empty = fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty
 PORT SDL0_S_Read = adder1_SDL0_S_Read
END

BEGIN processing_system7
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER HW_VER = 4.02.a
 PARAMETER INSTANCE = armCortexA91
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 BUS_INTERFACE M_AXI_GP0 = AMBA_AXIBus_LT1, POSITION = 3
 BUS_INTERFACE S_AXI_HP0 = armCortexA91_HP0_AMBA_AXIBus_LT1, POSITION = 1
 PORT FCLK_CLK0 = armCortexA91_FCLK_CLK0
 PORT M_AXI_GP0_ACLK = armCortexA91_FCLK_CLK0
 PORT S_AXI_HP0_ACLK = armCortexA91_FCLK_CLK0
 PORT FCLK_RESET0_N = armCortexA91_FCLK_RESET0_N
 PORT IRQ_F2P = XilinxPIC1_Irq
 PORT MIO = processing_system7_0_MIO
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
END

BEGIN axi_interconnect
 PARAMETER C_FAMILY = zynq
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PARAMETER C_M_AXI_BASE_ADDR = 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000
 PARAMETER C_M_AXI_HIGH_ADDR = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFF
 PARAMETER C_NUM_SLAVE_SLOTS = 2
 PARAMETER HW_VER = 1.06.a
 PARAMETER INSTANCE = armCortexA91_HP0_AMBA_AXIBus_LT1
 PORT INTERCONNECT_ACLK = armCortexA91_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = armCortexA91_FCLK_RESET0_N
END

BEGIN axi_master_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_master_adapter10
 BUS_INTERFACE MAXI = AMBA_AXIBus_LT1, POSITION = 1
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_M_Ack = axi_master_adapter10_SBI_M_Ack
 PORT SBI_M_Address = input_reader1_SBI_M_Address[0:31]
 PORT SBI_M_ByteEnable = input_reader1_SBI_M_ByteEnable[0:3]
 PORT SBI_M_ReadData = axi_master_adapter10_SBI_M_ReadData
 PORT SBI_M_ReadEnable = input_reader1_SBI_M_ReadEnable
 PORT SBI_M_WriteData = input_reader1_SBI_M_WriteData[0:31]
 PORT SBI_M_WriteEnable = input_reader1_SBI_M_WriteEnable
END

BEGIN axi_master_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_master_adapter11
 BUS_INTERFACE MAXI = AMBA_AXIBus_LT1, POSITION = 2
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_M_Ack = axi_master_adapter11_SBI_M_Ack
 PORT SBI_M_Address = output_writer1_SBI_M_Address[0:31]
 PORT SBI_M_ByteEnable = output_writer1_SBI_M_ByteEnable[0:3]
 PORT SBI_M_ReadData = axi_master_adapter11_SBI_M_ReadData
 PORT SBI_M_ReadEnable = output_writer1_SBI_M_ReadEnable
 PORT SBI_M_WriteData = output_writer1_SBI_M_WriteData[0:31]
 PORT SBI_M_WriteEnable = output_writer1_SBI_M_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41001000
 PARAMETER C_HIGHADDR = 0x41001FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter0
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 2
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter0_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter0_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter0_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter0_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter0_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41000000
 PARAMETER C_HIGHADDR = 0x41000FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter1
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 3
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter1_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter1_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter1_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter1_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter1_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x4100b000
 PARAMETER C_HIGHADDR = 0x4100BFFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter15
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 14
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = sdl_packet_counter14_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter15_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter15_SBI_S_ByteEnable
 PORT SBI_S_ReadData = sdl_packet_counter14_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter15_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter15_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter15_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41003000
 PARAMETER C_HIGHADDR = 0x41003FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter2
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 4
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter2_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter2_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter2_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter2_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter2_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41002000
 PARAMETER C_HIGHADDR = 0x41002FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter3
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 5
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter3_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter3_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter3_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter3_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter3_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41004000
 PARAMETER C_HIGHADDR = 0x41004FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter4
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 6
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter4_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter4_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter4_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter4_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter4_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41006000
 PARAMETER C_HIGHADDR = 0x41006FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter5
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 7
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter5_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter5_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter5_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter5_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter5_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41005000
 PARAMETER C_HIGHADDR = 0x41005FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter6
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 8
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter6_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter6_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter6_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter6_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter6_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41007000
 PARAMETER C_HIGHADDR = 0x41007FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter7
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 9
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter7_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter7_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter7_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter7_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter7_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41009000
 PARAMETER C_HIGHADDR = 0x41009FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter8
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 10
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter8_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter8_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter8_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter8_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter8_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41008000
 PARAMETER C_HIGHADDR = 0x41008FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter9
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 11
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter9_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter9_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter9_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter9_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter9_SBI_S_WriteEnable
END

BEGIN axis_2_sdl
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axis_2_sdl12
 BUS_INTERFACE AXIS = idma_controller1_matrix_mul1_axis_2_sdl12
 PORT SDL_S_Data = axis_2_sdl12_SDL_S_Data
 PORT SDL_S_Empty = axis_2_sdl12_SDL_S_Empty
 PORT SDL_S_Read = matrix_mul1_SDL0_S_Read
END

BEGIN divider_top
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = divider1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SDL0_M_Data = divider1_SDL0_M_Data
 PORT SDL0_M_Full = fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL0_M_Write = divider1_SDL0_M_Write
 PORT SDL0_S_Data = fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data[0:31]
 PORT SDL0_S_Empty = fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty
 PORT SDL0_S_Read = divider1_SDL0_S_Read
END

BEGIN axi_dma
 PARAMETER C_BASEADDR = 0x4100A000
 PARAMETER C_FAMILY = zynq
 PARAMETER C_HIGHADDR = 0x4100afff
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_MM2S_BURST_SIZE = 256
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 64
 PARAMETER C_S2MM_BURST_SIZE = 256
 PARAMETER C_SG_LENGTH_WIDTH = 23
 PARAMETER HW_VER = 6.03.a
 PARAMETER INSTANCE = dma_controller1_matrix_mul1
 BUS_INTERFACE M_AXIS_MM2S = idma_controller1_matrix_mul1_axis_2_sdl12
 BUS_INTERFACE M_AXI_MM2S = armCortexA91_HP0_AMBA_AXIBus_LT1, POSITION = 1
 BUS_INTERFACE M_AXI_S2MM = armCortexA91_HP0_AMBA_AXIBus_LT1, POSITION = 2
 BUS_INTERFACE S_AXIS_S2MM = idma_controller1_matrix_mul1_sdl_2_axis13
 BUS_INTERFACE S_AXI_LITE = AMBA_AXIBus_LT1, POSITION = 13
 PORT m_axi_mm2s_aclk = armCortexA91_FCLK_CLK0
 PORT m_axi_s2mm_aclk = armCortexA91_FCLK_CLK0
 PORT s_axi_lite_aclk = armCortexA91_FCLK_CLK0
 PORT mm2s_introut = dma_controller1_matrix_mul1_mm2s_introut
 PORT s2mm_introut = dma_controller1_matrix_mul1_s2mm_introut
END

BEGIN module_slave_adapter_fifo_read
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0
 PORT IRQHasData = fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_IRQHasData
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_M_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_M_Data = adder1_SDL0_M_Data[0:31]
 PORT SDL_M_Full = fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL_M_Write = adder1_SDL0_M_Write
END

BEGIN module_slave_adapter_fifo_write
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0
 PORT IRQHasRoom = fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_S_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_S_Data = fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data
 PORT SDL_S_Empty = fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty
 PORT SDL_S_Read = adder1_SDL0_S_Read
END

BEGIN module_slave_adapter_fifo_read
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 1
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0
 PORT IRQHasData = fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_IRQHasData
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_M_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_M_Data = divider1_SDL0_M_Data[0:31]
 PORT SDL_M_Full = fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL_M_Write = divider1_SDL0_M_Write
END

BEGIN module_slave_adapter_fifo_write
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 1
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0
 PORT IRQHasRoom = fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_S_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_S_Data = fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data
 PORT SDL_S_Empty = fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty
 PORT SDL_S_Read = divider1_SDL0_S_Read
END

BEGIN module_slave_adapter_fifo_read
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 2
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0
 PORT IRQHasData = fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_IRQHasData
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_M_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_M_Data = input_reader1_SDL0_M_Data[0:31]
 PORT SDL_M_Full = fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL_M_Write = input_reader1_SDL0_M_Write
END

BEGIN module_slave_adapter_fifo_read
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 3
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0
 PORT IRQHasData = fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_IRQHasData
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_M_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_M_Data = multiplier1_SDL0_M_Data[0:31]
 PORT SDL_M_Full = fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL_M_Write = multiplier1_SDL0_M_Write
END

BEGIN module_slave_adapter_fifo_write
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 2
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0
 PORT IRQHasRoom = fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_S_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_S_Data = fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data
 PORT SDL_S_Empty = fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty
 PORT SDL_S_Read = multiplier1_SDL0_S_Read
END

BEGIN module_slave_adapter_fifo_write
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 3
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0
 PORT IRQHasRoom = fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_S_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_S_Data = fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data
 PORT SDL_S_Empty = fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty
 PORT SDL_S_Read = output_writer1_SDL0_S_Read
END

BEGIN module_slave_adapter_fifo_read
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 4
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0
 PORT IRQHasData = fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_IRQHasData
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_M_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_M_Data = subtractor1_SDL0_M_Data[0:31]
 PORT SDL_M_Full = fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL_M_Write = subtractor1_SDL0_M_Write
END

BEGIN module_slave_adapter_fifo_write
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 4
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0
 PORT IRQHasRoom = fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_S_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_S_Data = fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data
 PORT SDL_S_Empty = fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty
 PORT SDL_S_Read = subtractor1_SDL0_S_Read
END

BEGIN input_reader_top
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = input_reader1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_M_Ack = axi_master_adapter10_SBI_M_Ack
 PORT SBI_M_Address = input_reader1_SBI_M_Address
 PORT SBI_M_ByteEnable = input_reader1_SBI_M_ByteEnable
 PORT SBI_M_ReadData = axi_master_adapter10_SBI_M_ReadData[0:31]
 PORT SBI_M_ReadEnable = input_reader1_SBI_M_ReadEnable
 PORT SBI_M_WriteData = input_reader1_SBI_M_WriteData
 PORT SBI_M_WriteEnable = input_reader1_SBI_M_WriteEnable
 PORT SDL0_M_Data = input_reader1_SDL0_M_Data
 PORT SDL0_M_Full = fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL0_M_Write = input_reader1_SDL0_M_Write
END

BEGIN matrix_mul_top
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = matrix_mul1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SDL0_M_Data = matrix_mul1_SDL0_M_Data
 PORT SDL0_M_Full = sdl_2_axis13_SDL_M_Full
 PORT SDL0_M_Write = matrix_mul1_SDL0_M_Write
 PORT SDL0_S_Data = axis_2_sdl12_SDL_S_Data[0:31]
 PORT SDL0_S_Empty = axis_2_sdl12_SDL_S_Empty
 PORT SDL0_S_Read = matrix_mul1_SDL0_S_Read
END

BEGIN multiplier_top
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = multiplier1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SDL0_M_Data = multiplier1_SDL0_M_Data
 PORT SDL0_M_Full = fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL0_M_Write = multiplier1_SDL0_M_Write
 PORT SDL0_S_Data = fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data[0:31]
 PORT SDL0_S_Empty = fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty
 PORT SDL0_S_Read = multiplier1_SDL0_S_Read
END

BEGIN output_writer_top
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = output_writer1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SBI_M_Ack = axi_master_adapter11_SBI_M_Ack
 PORT SBI_M_Address = output_writer1_SBI_M_Address
 PORT SBI_M_ByteEnable = output_writer1_SBI_M_ByteEnable
 PORT SBI_M_ReadData = axi_master_adapter11_SBI_M_ReadData[0:31]
 PORT SBI_M_ReadEnable = output_writer1_SBI_M_ReadEnable
 PORT SBI_M_WriteData = output_writer1_SBI_M_WriteData
 PORT SBI_M_WriteEnable = output_writer1_SBI_M_WriteEnable
 PORT SDL0_S_Data = fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data[0:31]
 PORT SDL0_S_Empty = fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty
 PORT SDL0_S_Read = output_writer1_SDL0_S_Read
END

BEGIN sdl_2_axis
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = sdl_2_axis13
 BUS_INTERFACE AXIS = idma_controller1_matrix_mul1_sdl_2_axis13
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SDL_M_Data = matrix_mul1_SDL0_M_Data[0:31]
 PORT SDL_M_Enable = sdl_packet_counter14_Enable
 PORT SDL_M_End = sdl_packet_counter14_End_Transfer
 PORT SDL_M_Full = sdl_2_axis13_SDL_M_Full
 PORT SDL_M_Write = matrix_mul1_SDL0_M_Write
END

BEGIN sdl_packet_counter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = sdl_packet_counter14
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Enable = sdl_packet_counter14_Enable
 PORT End_Transfer = sdl_packet_counter14_End_Transfer
 PORT Reset = signal_inverter18_output_port
 PORT SBI_S_Ack = sdl_packet_counter14_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter15_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter15_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = sdl_packet_counter14_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter15_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter15_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter15_SBI_S_WriteEnable
 PORT Write_Packet = matrix_mul1_SDL0_M_Write
END

BEGIN signal_inverter
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = signal_inverter18
 PORT input_port = armCortexA91_FCLK_RESET0_N
 PORT output_port = signal_inverter18_output_port
END

BEGIN subtractor_top
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = subtractor1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter18_output_port
 PORT SDL0_M_Data = subtractor1_SDL0_M_Data
 PORT SDL0_M_Full = fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL0_M_Write = subtractor1_SDL0_M_Write
 PORT SDL0_S_Data = fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data[0:31]
 PORT SDL0_S_Empty = fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty
 PORT SDL0_S_Read = subtractor1_SDL0_S_Read
END

