// Seed: 1739759713
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  uwire id_3,
    output wor   id_4,
    output uwire id_5,
    input  wand  id_6,
    input  wire  id_7
);
  wor id_9 = id_6;
  id_10(
      .id_0(1 - 1), .id_1(1'b0), .id_2(1), .id_3(id_7), .id_4()
  );
  assign id_5 = 1'b0;
  supply0 id_11 = 1 << 1;
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1
);
  wire id_3;
  wire id_4 = id_3;
  wire id_5;
  module_0(
      id_1, id_1, id_1, id_1, id_0, id_0, id_1, id_1
  );
  wire id_6;
  wire id_7;
endmodule
