#Start recording tcl command: 12/11/2018 17:13:57
#Project Location: E:/fpgaproject/stepmxo2/workshop/lab5; Project name: divide
prj_project new -name "divide" -impl "impl1" -dev LCMXO2-4000HC-4MG132C -synthesis "lse"
prj_project save
prj_src add "E:/fpgaproject/stepmxo2/workshop/lab5/divide.v"
prj_run Synthesis -impl impl1
prj_src add "E:/fpgaproject/stepmxo2/workshop/lab5/divide_tb.v"
prj_src syn_sim -src "E:/fpgaproject/stepmxo2/workshop/lab5/divide_tb.v" SimulateOnly
prj_src add "E:/fpgaproject/stepmxo2/workshop/lab5/sim/sim.spf"
prj_src add "E:/fpgaproject/stepmxo2/workshop/lab5/sim/sim.spf"
prj_project save
prj_project close
#Stop recording: 12/11/2018 17:23:56
