Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado_2019_2_/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f366b912d7194cb3bf5b754a2ec2353d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder1_tb_behav xil_defaultlib.adder1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.adder4_default
Compiling module xil_defaultlib.adder16_default
Compiling module xil_defaultlib.adder1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder1_tb_behav
