// Seed: 2712827845
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  id_3(
      .id_0(1), .id_1(id_2), .id_2(1), .id_3(1), .id_4(1)
  );
  logic [7:0] id_4 = id_4;
  assign id_4[1] = 1;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    output tri1  id_2,
    input  uwire id_3,
    output tri1  id_4
);
  wire id_6;
  module_0(
      id_6, id_6
  );
  always @(posedge id_6) id_1 = #1 id_0;
endmodule
