Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Sun Aug  6 14:59:14 2023
| Host             : DESKTOP-NSCBN50 running 64-bit major release  (build 9200)
| Command          : report_power -file accurate_power_routed.rpt -pb accurate_power_summary_routed.pb -rpx accurate_power_routed.rpx
| Design           : accurate
| Device           : xc7s100fgga676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 12.497       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 12.358       |
| Device Static (W)        | 0.140        |
| Effective TJA (C/W)      | 2.4          |
| Max Ambient (C)          | 54.5         |
| Junction Temperature (C) | 55.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.576 |     1547 |       --- |             --- |
|   LUT as Distributed RAM |     1.342 |      832 |     17600 |            4.73 |
|   LUT as Logic           |     1.112 |      339 |     64000 |            0.53 |
|   F7/F8 Muxes            |     0.060 |      160 |     64000 |            0.25 |
|   CARRY4                 |     0.054 |       25 |     16000 |            0.16 |
|   BUFG                   |     0.007 |        2 |        32 |            6.25 |
|   Register               |    <0.001 |      138 |    128000 |            0.11 |
|   Others                 |     0.000 |        4 |       --- |             --- |
| Signals                  |     3.670 |     1035 |       --- |             --- |
| I/O                      |     6.112 |       28 |       400 |            7.00 |
| Static Power             |     0.140 |          |           |                 |
| Total                    |    12.497 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.366 |       6.318 |      0.047 |
| Vccaux    |       1.800 |     0.520 |       0.494 |      0.026 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     2.865 |       2.861 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| accurate                     |    12.358 |
|   in_ram_reg_0_127_0_0       |     0.010 |
|   in_ram_reg_0_127_1_1       |     0.013 |
|   in_ram_reg_0_127_2_2       |     0.010 |
|   in_ram_reg_0_127_3_3       |     0.010 |
|   in_ram_reg_0_127_4_4       |     0.010 |
|   in_ram_reg_0_127_5_5       |     0.013 |
|   in_ram_reg_0_127_6_6       |     0.011 |
|   in_ram_reg_0_127_7_7       |     0.011 |
|   in_ram_reg_0_15_0_0        |     0.005 |
|   in_ram_reg_0_15_0_0__0     |     0.005 |
|   in_ram_reg_0_15_0_0__1     |     0.005 |
|   in_ram_reg_0_15_0_0__2     |     0.004 |
|   in_ram_reg_0_15_0_0__3     |     0.005 |
|   in_ram_reg_0_15_0_0__4     |     0.005 |
|   in_ram_reg_0_15_0_0__5     |     0.005 |
|   in_ram_reg_0_15_0_0__6     |     0.006 |
|   in_ram_reg_0_31_0_0        |     0.006 |
|   in_ram_reg_0_31_0_0__0     |     0.005 |
|   in_ram_reg_0_31_0_0__1     |     0.006 |
|   in_ram_reg_0_31_0_0__2     |     0.005 |
|   in_ram_reg_0_31_0_0__3     |     0.004 |
|   in_ram_reg_0_31_0_0__4     |     0.005 |
|   in_ram_reg_0_31_0_0__5     |     0.005 |
|   in_ram_reg_0_31_0_0__6     |     0.006 |
|   in_ram_reg_0_63_0_0        |     0.006 |
|   in_ram_reg_0_63_0_0__0     |     0.006 |
|   in_ram_reg_0_63_0_0__1     |     0.005 |
|   in_ram_reg_0_63_0_0__2     |     0.005 |
|   in_ram_reg_0_63_0_0__3     |     0.005 |
|   in_ram_reg_0_63_0_0__4     |     0.005 |
|   in_ram_reg_0_63_0_0__5     |     0.006 |
|   in_ram_reg_0_63_0_0__6     |     0.005 |
|   in_ram_reg_128_255_0_0     |     0.010 |
|   in_ram_reg_128_255_1_1     |     0.010 |
|   in_ram_reg_128_255_2_2     |     0.013 |
|   in_ram_reg_128_255_3_3     |     0.010 |
|   in_ram_reg_128_255_4_4     |     0.011 |
|   in_ram_reg_128_255_5_5     |     0.013 |
|   in_ram_reg_128_255_6_6     |     0.011 |
|   in_ram_reg_128_255_7_7     |     0.012 |
|   in_ram_reg_256_383_0_0     |     0.011 |
|   in_ram_reg_256_383_1_1     |     0.010 |
|   in_ram_reg_256_383_2_2     |     0.010 |
|   in_ram_reg_256_383_3_3     |     0.013 |
|   in_ram_reg_256_383_4_4     |     0.011 |
|   in_ram_reg_256_383_5_5     |     0.011 |
|   in_ram_reg_256_383_6_6     |     0.010 |
|   in_ram_reg_256_383_7_7     |     0.011 |
|   in_ram_reg_384_511_0_0     |     0.010 |
|   in_ram_reg_384_511_1_1     |     0.010 |
|   in_ram_reg_384_511_2_2     |     0.013 |
|   in_ram_reg_384_511_3_3     |     0.010 |
|   in_ram_reg_384_511_4_4     |     0.014 |
|   in_ram_reg_384_511_5_5     |     0.012 |
|   in_ram_reg_384_511_6_6     |     0.011 |
|   in_ram_reg_384_511_7_7     |     0.010 |
|   in_ram_reg_512_639_0_0     |     0.011 |
|   in_ram_reg_512_639_1_1     |     0.010 |
|   in_ram_reg_512_639_2_2     |     0.010 |
|   in_ram_reg_512_639_3_3     |     0.010 |
|   in_ram_reg_512_639_4_4     |     0.010 |
|   in_ram_reg_512_639_5_5     |     0.010 |
|   in_ram_reg_512_639_6_6     |     0.010 |
|   in_ram_reg_512_639_7_7     |     0.011 |
|   in_ram_reg_640_767_0_0     |     0.011 |
|   in_ram_reg_640_767_1_1     |     0.010 |
|   in_ram_reg_640_767_2_2     |     0.010 |
|   in_ram_reg_640_767_3_3     |     0.010 |
|   in_ram_reg_640_767_4_4     |     0.010 |
|   in_ram_reg_640_767_5_5     |     0.011 |
|   in_ram_reg_640_767_6_6     |     0.010 |
|   in_ram_reg_640_767_7_7     |     0.010 |
|   in_ram_reg_768_895_0_0     |     0.010 |
|   in_ram_reg_768_895_1_1     |     0.011 |
|   in_ram_reg_768_895_2_2     |     0.011 |
|   in_ram_reg_768_895_3_3     |     0.010 |
|   in_ram_reg_768_895_4_4     |     0.012 |
|   in_ram_reg_768_895_5_5     |     0.011 |
|   in_ram_reg_768_895_6_6     |     0.011 |
|   in_ram_reg_768_895_7_7     |     0.011 |
|   in_ram_reg_r2_0_63_0_2     |     0.007 |
|   in_ram_reg_r2_0_63_3_5     |     0.007 |
|   in_ram_reg_r2_0_63_6_6     |     0.005 |
|   in_ram_reg_r2_0_63_7_7     |     0.004 |
|   in_ram_reg_r2_128_191_0_2  |     0.007 |
|   in_ram_reg_r2_128_191_3_5  |     0.007 |
|   in_ram_reg_r2_128_191_6_6  |     0.004 |
|   in_ram_reg_r2_128_191_7_7  |     0.004 |
|   in_ram_reg_r2_192_255_0_2  |     0.006 |
|   in_ram_reg_r2_192_255_3_5  |     0.007 |
|   in_ram_reg_r2_192_255_6_6  |     0.005 |
|   in_ram_reg_r2_192_255_7_7  |     0.004 |
|   in_ram_reg_r2_256_319_0_2  |     0.007 |
|   in_ram_reg_r2_256_319_3_5  |     0.010 |
|   in_ram_reg_r2_256_319_6_6  |     0.004 |
|   in_ram_reg_r2_256_319_7_7  |     0.004 |
|   in_ram_reg_r2_320_383_0_2  |     0.008 |
|   in_ram_reg_r2_320_383_3_5  |     0.007 |
|   in_ram_reg_r2_320_383_6_6  |     0.005 |
|   in_ram_reg_r2_320_383_7_7  |     0.005 |
|   in_ram_reg_r2_384_447_0_2  |     0.007 |
|   in_ram_reg_r2_384_447_3_5  |     0.006 |
|   in_ram_reg_r2_384_447_6_6  |     0.005 |
|   in_ram_reg_r2_384_447_7_7  |     0.004 |
|   in_ram_reg_r2_448_511_0_2  |     0.007 |
|   in_ram_reg_r2_448_511_3_5  |     0.009 |
|   in_ram_reg_r2_448_511_6_6  |     0.004 |
|   in_ram_reg_r2_448_511_7_7  |     0.005 |
|   in_ram_reg_r2_512_575_0_2  |     0.007 |
|   in_ram_reg_r2_512_575_3_5  |     0.006 |
|   in_ram_reg_r2_512_575_6_6  |     0.004 |
|   in_ram_reg_r2_512_575_7_7  |     0.004 |
|   in_ram_reg_r2_576_639_0_2  |     0.008 |
|   in_ram_reg_r2_576_639_3_5  |     0.007 |
|   in_ram_reg_r2_576_639_6_6  |     0.005 |
|   in_ram_reg_r2_576_639_7_7  |     0.005 |
|   in_ram_reg_r2_640_703_0_2  |     0.011 |
|   in_ram_reg_r2_640_703_3_5  |     0.010 |
|   in_ram_reg_r2_640_703_6_6  |     0.005 |
|   in_ram_reg_r2_640_703_7_7  |     0.004 |
|   in_ram_reg_r2_64_127_0_2   |     0.010 |
|   in_ram_reg_r2_64_127_3_5   |     0.008 |
|   in_ram_reg_r2_64_127_6_6   |     0.004 |
|   in_ram_reg_r2_64_127_7_7   |     0.004 |
|   in_ram_reg_r2_704_767_0_2  |     0.008 |
|   in_ram_reg_r2_704_767_3_5  |     0.007 |
|   in_ram_reg_r2_704_767_6_6  |     0.005 |
|   in_ram_reg_r2_704_767_7_7  |     0.005 |
|   in_ram_reg_r2_768_831_0_2  |     0.009 |
|   in_ram_reg_r2_768_831_3_5  |     0.007 |
|   in_ram_reg_r2_768_831_6_6  |     0.004 |
|   in_ram_reg_r2_768_831_7_7  |     0.004 |
|   in_ram_reg_r2_832_895_0_2  |     0.006 |
|   in_ram_reg_r2_832_895_3_5  |     0.009 |
|   in_ram_reg_r2_832_895_6_6  |     0.005 |
|   in_ram_reg_r2_832_895_7_7  |     0.004 |
|   in_ram_reg_r2_896_959_0_2  |     0.007 |
|   in_ram_reg_r2_896_959_3_5  |     0.008 |
|   in_ram_reg_r2_896_959_6_6  |     0.005 |
|   in_ram_reg_r2_896_959_7_7  |     0.005 |
|   in_ram_reg_r2_960_1023_0_2 |     0.007 |
|   in_ram_reg_r2_960_1023_3_5 |     0.007 |
|   in_ram_reg_r2_960_1023_6_6 |     0.005 |
|   in_ram_reg_r2_960_1023_7_7 |     0.004 |
|   in_ram_reg_r3_0_63_0_2     |     0.007 |
|   in_ram_reg_r3_0_63_3_5     |     0.007 |
|   in_ram_reg_r3_0_63_6_6     |     0.007 |
|   in_ram_reg_r3_0_63_7_7     |     0.005 |
|   in_ram_reg_r3_128_191_0_2  |     0.009 |
|   in_ram_reg_r3_128_191_3_5  |     0.009 |
|   in_ram_reg_r3_128_191_6_6  |     0.005 |
|   in_ram_reg_r3_128_191_7_7  |     0.004 |
|   in_ram_reg_r3_192_255_0_2  |     0.009 |
|   in_ram_reg_r3_192_255_3_5  |     0.009 |
|   in_ram_reg_r3_192_255_6_6  |     0.005 |
|   in_ram_reg_r3_192_255_7_7  |     0.005 |
|   in_ram_reg_r3_256_319_0_2  |     0.009 |
|   in_ram_reg_r3_256_319_3_5  |     0.010 |
|   in_ram_reg_r3_256_319_6_6  |     0.004 |
|   in_ram_reg_r3_256_319_7_7  |     0.005 |
|   in_ram_reg_r3_320_383_0_2  |     0.007 |
|   in_ram_reg_r3_320_383_3_5  |     0.008 |
|   in_ram_reg_r3_320_383_6_6  |     0.005 |
|   in_ram_reg_r3_320_383_7_7  |     0.004 |
|   in_ram_reg_r3_384_447_0_2  |     0.009 |
|   in_ram_reg_r3_384_447_3_5  |     0.007 |
|   in_ram_reg_r3_384_447_6_6  |     0.004 |
|   in_ram_reg_r3_384_447_7_7  |     0.005 |
|   in_ram_reg_r3_448_511_0_2  |     0.012 |
|   in_ram_reg_r3_448_511_3_5  |     0.009 |
|   in_ram_reg_r3_448_511_6_6  |     0.004 |
|   in_ram_reg_r3_448_511_7_7  |     0.005 |
|   in_ram_reg_r3_512_575_0_2  |     0.008 |
|   in_ram_reg_r3_512_575_3_5  |     0.009 |
|   in_ram_reg_r3_512_575_6_6  |     0.006 |
|   in_ram_reg_r3_512_575_7_7  |     0.005 |
|   in_ram_reg_r3_576_639_0_2  |     0.007 |
|   in_ram_reg_r3_576_639_3_5  |     0.010 |
|   in_ram_reg_r3_576_639_6_6  |     0.005 |
|   in_ram_reg_r3_576_639_7_7  |     0.005 |
|   in_ram_reg_r3_640_703_0_2  |     0.010 |
|   in_ram_reg_r3_640_703_3_5  |     0.008 |
|   in_ram_reg_r3_640_703_6_6  |     0.005 |
|   in_ram_reg_r3_640_703_7_7  |     0.006 |
|   in_ram_reg_r3_64_127_0_2   |     0.010 |
|   in_ram_reg_r3_64_127_3_5   |     0.009 |
|   in_ram_reg_r3_64_127_6_6   |     0.005 |
|   in_ram_reg_r3_64_127_7_7   |     0.005 |
|   in_ram_reg_r3_704_767_0_2  |     0.012 |
|   in_ram_reg_r3_704_767_3_5  |     0.009 |
|   in_ram_reg_r3_704_767_6_6  |     0.005 |
|   in_ram_reg_r3_704_767_7_7  |     0.004 |
|   in_ram_reg_r3_768_831_0_2  |     0.010 |
|   in_ram_reg_r3_768_831_3_5  |     0.009 |
|   in_ram_reg_r3_768_831_6_6  |     0.004 |
|   in_ram_reg_r3_768_831_7_7  |     0.004 |
|   in_ram_reg_r3_832_895_0_2  |     0.008 |
|   in_ram_reg_r3_832_895_3_5  |     0.007 |
|   in_ram_reg_r3_832_895_6_6  |     0.005 |
|   in_ram_reg_r3_832_895_7_7  |     0.004 |
|   in_ram_reg_r3_896_959_0_2  |     0.009 |
|   in_ram_reg_r3_896_959_3_5  |     0.010 |
|   in_ram_reg_r3_896_959_6_6  |     0.006 |
|   in_ram_reg_r3_896_959_7_7  |     0.005 |
|   in_ram_reg_r3_960_1023_0_2 |     0.009 |
|   in_ram_reg_r3_960_1023_3_5 |     0.011 |
|   in_ram_reg_r3_960_1023_6_6 |     0.005 |
|   in_ram_reg_r3_960_1023_7_7 |     0.005 |
|   in_ram_reg_r4_0_63_0_2     |     0.009 |
|   in_ram_reg_r4_0_63_3_5     |     0.009 |
|   in_ram_reg_r4_0_63_6_6     |     0.005 |
|   in_ram_reg_r4_0_63_7_7     |     0.005 |
|   in_ram_reg_r4_128_191_0_2  |     0.008 |
|   in_ram_reg_r4_128_191_3_5  |     0.008 |
|   in_ram_reg_r4_128_191_6_6  |     0.005 |
|   in_ram_reg_r4_128_191_7_7  |     0.005 |
|   in_ram_reg_r4_192_255_0_2  |     0.010 |
|   in_ram_reg_r4_192_255_3_5  |     0.011 |
|   in_ram_reg_r4_192_255_6_6  |     0.005 |
|   in_ram_reg_r4_192_255_7_7  |     0.005 |
|   in_ram_reg_r4_256_319_0_2  |     0.012 |
|   in_ram_reg_r4_256_319_3_5  |     0.008 |
|   in_ram_reg_r4_256_319_6_6  |     0.004 |
|   in_ram_reg_r4_256_319_7_7  |     0.004 |
|   in_ram_reg_r4_320_383_0_2  |     0.007 |
|   in_ram_reg_r4_320_383_3_5  |     0.007 |
|   in_ram_reg_r4_320_383_6_6  |     0.005 |
|   in_ram_reg_r4_320_383_7_7  |     0.005 |
|   in_ram_reg_r4_384_447_0_2  |     0.007 |
|   in_ram_reg_r4_384_447_3_5  |     0.010 |
|   in_ram_reg_r4_384_447_6_6  |     0.005 |
|   in_ram_reg_r4_384_447_7_7  |     0.005 |
|   in_ram_reg_r4_448_511_0_2  |     0.012 |
|   in_ram_reg_r4_448_511_3_5  |     0.007 |
|   in_ram_reg_r4_448_511_6_6  |     0.004 |
|   in_ram_reg_r4_448_511_7_7  |     0.004 |
|   in_ram_reg_r4_512_575_0_2  |     0.008 |
|   in_ram_reg_r4_512_575_3_5  |     0.007 |
|   in_ram_reg_r4_512_575_6_6  |     0.005 |
|   in_ram_reg_r4_512_575_7_7  |     0.006 |
|   in_ram_reg_r4_576_639_0_2  |     0.011 |
|   in_ram_reg_r4_576_639_3_5  |     0.011 |
|   in_ram_reg_r4_576_639_6_6  |     0.005 |
|   in_ram_reg_r4_576_639_7_7  |     0.005 |
|   in_ram_reg_r4_640_703_0_2  |     0.009 |
|   in_ram_reg_r4_640_703_3_5  |     0.008 |
|   in_ram_reg_r4_640_703_6_6  |     0.004 |
|   in_ram_reg_r4_640_703_7_7  |     0.004 |
|   in_ram_reg_r4_64_127_0_2   |     0.012 |
|   in_ram_reg_r4_64_127_3_5   |     0.009 |
|   in_ram_reg_r4_64_127_6_6   |     0.005 |
|   in_ram_reg_r4_64_127_7_7   |     0.005 |
|   in_ram_reg_r4_704_767_0_2  |     0.008 |
|   in_ram_reg_r4_704_767_3_5  |     0.008 |
|   in_ram_reg_r4_704_767_6_6  |     0.005 |
|   in_ram_reg_r4_704_767_7_7  |     0.005 |
|   in_ram_reg_r4_768_831_0_2  |     0.008 |
|   in_ram_reg_r4_768_831_3_5  |     0.008 |
|   in_ram_reg_r4_768_831_6_6  |     0.004 |
|   in_ram_reg_r4_768_831_7_7  |     0.004 |
|   in_ram_reg_r4_832_895_0_2  |     0.008 |
|   in_ram_reg_r4_832_895_3_5  |     0.007 |
|   in_ram_reg_r4_832_895_6_6  |     0.005 |
|   in_ram_reg_r4_832_895_7_7  |     0.005 |
|   in_ram_reg_r4_896_959_0_2  |     0.013 |
|   in_ram_reg_r4_896_959_3_5  |     0.008 |
|   in_ram_reg_r4_896_959_6_6  |     0.005 |
|   in_ram_reg_r4_896_959_7_7  |     0.005 |
|   in_ram_reg_r4_960_1023_0_2 |     0.009 |
|   in_ram_reg_r4_960_1023_3_5 |     0.007 |
|   in_ram_reg_r4_960_1023_6_6 |     0.004 |
|   in_ram_reg_r4_960_1023_7_7 |     0.004 |
+------------------------------+-----------+


