bench_214/extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main/extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:77:17: warning: variable 'output' is uninitialized when used here [-Wuninitialized]
  fsquare_inner(output, in);
                ^~~~~~
bench_214/extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main/extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:75:16: note: initialize the variable 'output' to silence this warning
  limb * output;
               ^
                = nullptr
1 warning generated.
Compiler Error: Cannot find Board Specification file 'hls.xml'.
HLS Verilog code generation, llc FAILED.
