<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: CTPulse Low Length</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__TSC__CTPulseLL__Config.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">CTPulse Low Length<div class="ingroups"><a class="el" href="group__STM32F3xx__HAL__Driver.html">STM32F3xx_HAL_Driver</a> &raquo; <a class="el" href="group__TSC.html">TSC</a> &raquo; <a class="el" href="group__TSC__Exported__Constants.html">TSC Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1434438cc8e0e9418556966b617eb7f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#ga1434438cc8e0e9418556966b617eb7f5">TSC_CTPL_1CYCLE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1434438cc8e0e9418556966b617eb7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d5797a678088ac3260fd99ba96aba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#ga96d5797a678088ac3260fd99ba96aba9">TSC_CTPL_2CYCLES</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a></td></tr>
<tr class="separator:ga96d5797a678088ac3260fd99ba96aba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd13e0af98353e0ecaca9f503ff7afd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#gabd13e0af98353e0ecaca9f503ff7afd0">TSC_CTPL_3CYCLES</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a></td></tr>
<tr class="separator:gabd13e0af98353e0ecaca9f503ff7afd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94265965ac7fe277a83f6b1712bcb58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#ga94265965ac7fe277a83f6b1712bcb58f">TSC_CTPL_4CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td></tr>
<tr class="separator:ga94265965ac7fe277a83f6b1712bcb58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf27059b7dc776afc665b76a2d1ac588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#gaaf27059b7dc776afc665b76a2d1ac588">TSC_CTPL_5CYCLES</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a></td></tr>
<tr class="separator:gaaf27059b7dc776afc665b76a2d1ac588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e998061ca775f479710debdfd43069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#ga86e998061ca775f479710debdfd43069">TSC_CTPL_6CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td></tr>
<tr class="separator:ga86e998061ca775f479710debdfd43069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6d2b84585271cf31d6308f9ea36096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#gaff6d2b84585271cf31d6308f9ea36096">TSC_CTPL_7CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a>)</td></tr>
<tr class="separator:gaff6d2b84585271cf31d6308f9ea36096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e868c928b94853492ff0bba5b89b0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#ga3e868c928b94853492ff0bba5b89b0f6">TSC_CTPL_8CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td></tr>
<tr class="separator:ga3e868c928b94853492ff0bba5b89b0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205fbc3a59098a7c74a1f8ded181916c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#ga205fbc3a59098a7c74a1f8ded181916c">TSC_CTPL_9CYCLES</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a></td></tr>
<tr class="separator:ga205fbc3a59098a7c74a1f8ded181916c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac515ea5b0162e899a9a41547e7b9886a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#gac515ea5b0162e899a9a41547e7b9886a">TSC_CTPL_10CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td></tr>
<tr class="separator:gac515ea5b0162e899a9a41547e7b9886a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3db18a89b055554df0fad18dfa125a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#gad3db18a89b055554df0fad18dfa125a5">TSC_CTPL_11CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a>)</td></tr>
<tr class="separator:gad3db18a89b055554df0fad18dfa125a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0253e4671b8b8c994a98c39cd973a858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#ga0253e4671b8b8c994a98c39cd973a858">TSC_CTPL_12CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td></tr>
<tr class="separator:ga0253e4671b8b8c994a98c39cd973a858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f0282f5b1df118602412ead5ef264c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#ga47f0282f5b1df118602412ead5ef264c">TSC_CTPL_13CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a>)</td></tr>
<tr class="separator:ga47f0282f5b1df118602412ead5ef264c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f79c3af081b53b2cd538ee275a4241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#ga18f79c3af081b53b2cd538ee275a4241">TSC_CTPL_14CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td></tr>
<tr class="separator:ga18f79c3af081b53b2cd538ee275a4241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2389173f8dbdd19474b302ce34cf69a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#ga2389173f8dbdd19474b302ce34cf69a8">TSC_CTPL_15CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a>)</td></tr>
<tr class="separator:ga2389173f8dbdd19474b302ce34cf69a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30346051774766c085624388545b616b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TSC__CTPulseLL__Config.html#ga30346051774766c085624388545b616b">TSC_CTPL_16CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td></tr>
<tr class="separator:ga30346051774766c085624388545b616b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac515ea5b0162e899a9a41547e7b9886a" name="gac515ea5b0162e899a9a41547e7b9886a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac515ea5b0162e899a9a41547e7b9886a">&#9670;&#160;</a></span>TSC_CTPL_10CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_10CYCLES&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 10 cycles (PGCLK) </p>

</div>
</div>
<a id="gad3db18a89b055554df0fad18dfa125a5" name="gad3db18a89b055554df0fad18dfa125a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3db18a89b055554df0fad18dfa125a5">&#9670;&#160;</a></span>TSC_CTPL_11CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_11CYCLES&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 11 cycles (PGCLK) </p>

</div>
</div>
<a id="ga0253e4671b8b8c994a98c39cd973a858" name="ga0253e4671b8b8c994a98c39cd973a858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0253e4671b8b8c994a98c39cd973a858">&#9670;&#160;</a></span>TSC_CTPL_12CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_12CYCLES&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 12 cycles (PGCLK) </p>

</div>
</div>
<a id="ga47f0282f5b1df118602412ead5ef264c" name="ga47f0282f5b1df118602412ead5ef264c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47f0282f5b1df118602412ead5ef264c">&#9670;&#160;</a></span>TSC_CTPL_13CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_13CYCLES&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 13 cycles (PGCLK) </p>

</div>
</div>
<a id="ga18f79c3af081b53b2cd538ee275a4241" name="ga18f79c3af081b53b2cd538ee275a4241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18f79c3af081b53b2cd538ee275a4241">&#9670;&#160;</a></span>TSC_CTPL_14CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_14CYCLES&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 14 cycles (PGCLK) </p>

</div>
</div>
<a id="ga2389173f8dbdd19474b302ce34cf69a8" name="ga2389173f8dbdd19474b302ce34cf69a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2389173f8dbdd19474b302ce34cf69a8">&#9670;&#160;</a></span>TSC_CTPL_15CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_15CYCLES&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 15 cycles (PGCLK) </p>

</div>
</div>
<a id="ga30346051774766c085624388545b616b" name="ga30346051774766c085624388545b616b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30346051774766c085624388545b616b">&#9670;&#160;</a></span>TSC_CTPL_16CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_16CYCLES&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 16 cycles (PGCLK) </p>

</div>
</div>
<a id="ga1434438cc8e0e9418556966b617eb7f5" name="ga1434438cc8e0e9418556966b617eb7f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1434438cc8e0e9418556966b617eb7f5">&#9670;&#160;</a></span>TSC_CTPL_1CYCLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_1CYCLE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 1 cycle (PGCLK) <br  />
 </p>

</div>
</div>
<a id="ga96d5797a678088ac3260fd99ba96aba9" name="ga96d5797a678088ac3260fd99ba96aba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96d5797a678088ac3260fd99ba96aba9">&#9670;&#160;</a></span>TSC_CTPL_2CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_2CYCLES&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 2 cycles (PGCLK) <br  />
 </p>

</div>
</div>
<a id="gabd13e0af98353e0ecaca9f503ff7afd0" name="gabd13e0af98353e0ecaca9f503ff7afd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd13e0af98353e0ecaca9f503ff7afd0">&#9670;&#160;</a></span>TSC_CTPL_3CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_3CYCLES&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 3 cycles (PGCLK) <br  />
 </p>

</div>
</div>
<a id="ga94265965ac7fe277a83f6b1712bcb58f" name="ga94265965ac7fe277a83f6b1712bcb58f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94265965ac7fe277a83f6b1712bcb58f">&#9670;&#160;</a></span>TSC_CTPL_4CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_4CYCLES&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 4 cycles (PGCLK) <br  />
 </p>

</div>
</div>
<a id="gaaf27059b7dc776afc665b76a2d1ac588" name="gaaf27059b7dc776afc665b76a2d1ac588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf27059b7dc776afc665b76a2d1ac588">&#9670;&#160;</a></span>TSC_CTPL_5CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_5CYCLES&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 5 cycles (PGCLK) <br  />
 </p>

</div>
</div>
<a id="ga86e998061ca775f479710debdfd43069" name="ga86e998061ca775f479710debdfd43069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e998061ca775f479710debdfd43069">&#9670;&#160;</a></span>TSC_CTPL_6CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_6CYCLES&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 6 cycles (PGCLK) <br  />
 </p>

</div>
</div>
<a id="gaff6d2b84585271cf31d6308f9ea36096" name="gaff6d2b84585271cf31d6308f9ea36096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff6d2b84585271cf31d6308f9ea36096">&#9670;&#160;</a></span>TSC_CTPL_7CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_7CYCLES&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 7 cycles (PGCLK) <br  />
 </p>

</div>
</div>
<a id="ga3e868c928b94853492ff0bba5b89b0f6" name="ga3e868c928b94853492ff0bba5b89b0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e868c928b94853492ff0bba5b89b0f6">&#9670;&#160;</a></span>TSC_CTPL_8CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_8CYCLES&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 8 cycles (PGCLK) <br  />
 </p>

</div>
</div>
<a id="ga205fbc3a59098a7c74a1f8ded181916c" name="ga205fbc3a59098a7c74a1f8ded181916c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga205fbc3a59098a7c74a1f8ded181916c">&#9670;&#160;</a></span>TSC_CTPL_9CYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_CTPL_9CYCLES&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Charge transfer pulse low during 9 cycles (PGCLK) <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
