[2025-09-17 05:24:30] START suite=qualcomm_srv trace=srv40_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv40_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2651818 heartbeat IPC: 3.771 cumulative IPC: 3.771 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5081462 heartbeat IPC: 4.116 cumulative IPC: 3.936 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5081462 cumulative IPC: 3.936 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5081462 cumulative IPC: 3.936 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13626956 heartbeat IPC: 1.17 cumulative IPC: 1.17 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22139780 heartbeat IPC: 1.175 cumulative IPC: 1.172 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30704607 heartbeat IPC: 1.168 cumulative IPC: 1.171 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 39208287 heartbeat IPC: 1.176 cumulative IPC: 1.172 (Simulation time: 00 hr 05 min 32 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 47781915 heartbeat IPC: 1.166 cumulative IPC: 1.171 (Simulation time: 00 hr 06 min 33 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 56108078 heartbeat IPC: 1.201 cumulative IPC: 1.176 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 64711059 heartbeat IPC: 1.162 cumulative IPC: 1.174 (Simulation time: 00 hr 08 min 50 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 72985393 heartbeat IPC: 1.209 cumulative IPC: 1.178 (Simulation time: 00 hr 09 min 59 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv40_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 81434308 heartbeat IPC: 1.184 cumulative IPC: 1.179 (Simulation time: 00 hr 11 min 07 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 84814029 cumulative IPC: 1.179 (Simulation time: 00 hr 12 min 08 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 84814029 cumulative IPC: 1.179 (Simulation time: 00 hr 12 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv40_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.179 instructions: 100000003 cycles: 84814029
CPU 0 Branch Prediction Accuracy: 91.56% MPKI: 14.9 Average ROB Occupancy at Mispredict: 27.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2765
BRANCH_INDIRECT: 0.4185
BRANCH_CONDITIONAL: 12.54
BRANCH_DIRECT_CALL: 0.6983
BRANCH_INDIRECT_CALL: 0.5126
BRANCH_RETURN: 0.4479


====Backend Stall Breakdown====
ROB_STALL: 185356
LQ_STALL: 0
SQ_STALL: 555074


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 92.644066
REPLAY_LOAD: 79.18239
NON_REPLAY_LOAD: 16.603468

== Total ==
ADDR_TRANS: 10932
REPLAY_LOAD: 12590
NON_REPLAY_LOAD: 161834

== Counts ==
ADDR_TRANS: 118
REPLAY_LOAD: 159
NON_REPLAY_LOAD: 9747

cpu0->cpu0_STLB TOTAL        ACCESS:    1761338 HIT:    1756354 MISS:       4984 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1761338 HIT:    1756354 MISS:       4984 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 194.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7679697 HIT:    6724923 MISS:     954774 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6225393 HIT:    5425251 MISS:     800142 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     536535 HIT:     402284 MISS:     134251 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     908467 HIT:     896425 MISS:      12042 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9302 HIT:        963 MISS:       8339 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.13 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14437119 HIT:    8072042 MISS:    6365077 MSHR_MERGE:    1530201
cpu0->cpu0_L1I LOAD         ACCESS:   14437119 HIT:    8072042 MISS:    6365077 MSHR_MERGE:    1530201
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.57 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29886692 HIT:   26567179 MISS:    3319513 MSHR_MERGE:    1383088
cpu0->cpu0_L1D LOAD         ACCESS:   16858152 HIT:   15123313 MISS:    1734839 MSHR_MERGE:     344314
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13018195 HIT:   11442840 MISS:    1575355 MSHR_MERGE:    1038757
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10345 HIT:       1026 MISS:       9319 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12082556 HIT:   10354884 MISS:    1727672 MSHR_MERGE:     869341
cpu0->cpu0_ITLB LOAD         ACCESS:   12082556 HIT:   10354884 MISS:    1727672 MSHR_MERGE:     869341
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.09 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28254177 HIT:   27054047 MISS:    1200130 MSHR_MERGE:     297123
cpu0->cpu0_DTLB LOAD         ACCESS:   28254177 HIT:   27054047 MISS:    1200130 MSHR_MERGE:     297123
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.997 cycles
cpu0->LLC TOTAL        ACCESS:    1147030 HIT:    1079271 MISS:      67759 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     800142 HIT:     774518 MISS:      25624 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     134251 HIT:      96619 MISS:      37632 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     204298 HIT:     204024 MISS:        274 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8339 HIT:       4110 MISS:       4229 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 122.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3097
  ROW_BUFFER_MISS:      64384
  AVG DBUS CONGESTED CYCLE: 3.598
Channel 0 WQ ROW_BUFFER_HIT:       1589
  ROW_BUFFER_MISS:      34825
  FULL:          0
Channel 0 REFRESHES ISSUED:       7068

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       534890       403006        76523         4694
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          224          312          214
  STLB miss resolved @ L2C                0          164          214          545          158
  STLB miss resolved @ LLC                0          177          541         2031          899
  STLB miss resolved @ MEM                0            4          327         1997         2350

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158926        51015      1137335       121441          464
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           90          211           26
  STLB miss resolved @ L2C                0           86           48          102            2
  STLB miss resolved @ LLC                0          100          187          546           69
  STLB miss resolved @ MEM                0            0           70          251           91
[2025-09-17 05:36:38] END   suite=qualcomm_srv trace=srv40_ap (rc=0)
