
*** Running vivado
    with args -log stopwatch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source stopwatch.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 231.730 ; gain = 4.953
Command: synth_design -top stopwatch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 345.383 ; gain = 100.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stopwatch' [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/stopwatch.vhd:40]
INFO: [Synth 8-3491] module 'Watch' declared at 'C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Watch.vhd:34' bound to instance 'compWatch' of component 'Watch' [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/stopwatch.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Watch' [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Watch.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Watch' (1#1) [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Watch.vhd:45]
INFO: [Synth 8-3491] module 'Segmentdriver' declared at 'C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Segmentdriver.vhd:36' bound to instance 'compSeg' of component 'Segmentdriver' [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/stopwatch.vhd:68]
INFO: [Synth 8-638] synthesizing module 'Segmentdriver' [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Segmentdriver.vhd:49]
INFO: [Synth 8-226] default block is never used [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Segmentdriver.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element tempBCD_reg was removed.  [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Segmentdriver.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element tempSegm_reg was removed.  [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Segmentdriver.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Segmentdriver' (2#1) [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Segmentdriver.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'stopwatch' (3#1) [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/stopwatch.vhd:40]
WARNING: [Synth 8-3331] design Watch has unconnected port sysReset
WARNING: [Synth 8-3331] design Watch has unconnected port watchReset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 396.852 ; gain = 152.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 396.852 ; gain = 152.230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/constrs_1/new/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/constrs_1/new/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.311 . Memory (MB): peak = 724.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:02:05 . Memory (MB): peak = 724.410 ; gain = 479.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:02:06 . Memory (MB): peak = 724.410 ; gain = 479.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:02:06 . Memory (MB): peak = 724.410 ; gain = 479.789
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "secUnits1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "minUnits1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Watch.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element divCnt_reg was removed.  [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Segmentdriver.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:02:10 . Memory (MB): peak = 724.410 ; gain = 479.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Watch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Segmentdriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "secUnits1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "minUnits1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Watch.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element compSeg/divCnt_reg was removed.  [C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.srcs/sources_1/new/Segmentdriver.vhd:61]
WARNING: [Synth 8-3331] design Watch has unconnected port sysReset
WARNING: [Synth 8-3331] design Watch has unconnected port watchReset
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:02:32 . Memory (MB): peak = 724.410 ; gain = 479.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:03:00 . Memory (MB): peak = 745.695 ; gain = 501.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:03:01 . Memory (MB): peak = 747.285 ; gain = 502.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:03:04 . Memory (MB): peak = 829.113 ; gain = 584.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:03:06 . Memory (MB): peak = 829.113 ; gain = 584.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:03:06 . Memory (MB): peak = 829.113 ; gain = 584.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:03:07 . Memory (MB): peak = 829.113 ; gain = 584.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:03:07 . Memory (MB): peak = 829.113 ; gain = 584.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:03:07 . Memory (MB): peak = 829.113 ; gain = 584.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:03:07 . Memory (MB): peak = 829.113 ; gain = 584.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   320|
|3     |LUT1   |     4|
|4     |LUT2   |   321|
|5     |LUT3   |   306|
|6     |LUT4   |   383|
|7     |LUT5   |   241|
|8     |LUT6   |   653|
|9     |FDRE   |   157|
|10    |IBUF   |     1|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------+--------------+------+
|      |Instance    |Module        |Cells |
+------+------------+--------------+------+
|1     |top         |              |  2398|
|2     |  compSeg   |Segmentdriver |   102|
|3     |  compWatch |Watch         |  2185|
+------+------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:03:07 . Memory (MB): peak = 829.113 ; gain = 584.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:01:56 . Memory (MB): peak = 829.113 ; gain = 256.934
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:03:08 . Memory (MB): peak = 829.113 ; gain = 584.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'stopwatch' is not ideal for floorplanning, since the cellview 'Watch' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:03:40 . Memory (MB): peak = 829.113 ; gain = 597.383
INFO: [Common 17-1381] The checkpoint 'C:/Users/djans/Documents/ProgH-Practica/Practicum04/Practicum04.runs/synth_1/stopwatch.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 829.113 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file stopwatch_utilization_synth.rpt -pb stopwatch_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 829.113 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 14:38:08 2018...
