Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/hp/Desktop/Projet VHDL/microprocesseur/mu0_mem_isim_beh.exe -prj C:/Users/hp/Desktop/Projet VHDL/microprocesseur/mu0_mem_beh.prj work.mu0_mem 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/hp/Desktop/Projet VHDL/microprocesseur/up_pack.vhd" into library work
Parsing VHDL file "C:/Users/hp/Desktop/Projet VHDL/microprocesseur/tristate.vhdl" into library work
Parsing VHDL file "C:/Users/hp/Desktop/Projet VHDL/microprocesseur/sequenceur.vhdl" into library work
Parsing VHDL file "C:/Users/hp/Desktop/Projet VHDL/microprocesseur/pc_reg.vhdl" into library work
Parsing VHDL file "C:/Users/hp/Desktop/Projet VHDL/microprocesseur/mux_B.vhd" into library work
Parsing VHDL file "C:/Users/hp/Desktop/Projet VHDL/microprocesseur/mux_A.vhd" into library work
Parsing VHDL file "C:/Users/hp/Desktop/Projet VHDL/microprocesseur/ir_reg.vhdl" into library work
Parsing VHDL file "C:/Users/hp/Desktop/Projet VHDL/microprocesseur/alu.vhdl" into library work
Parsing VHDL file "C:/Users/hp/Desktop/Projet VHDL/microprocesseur/accumulator.vhdl" into library work
Parsing VHDL file "C:/Users/hp/Desktop/Projet VHDL/microprocesseur/ram.vhdl" into library work
Parsing VHDL file "C:/Users/hp/Desktop/Projet VHDL/microprocesseur/mu0.vhdl" into library work
Parsing VHDL file "C:/Users/hp/Desktop/Projet VHDL/microprocesseur/mu0_mem.vhdl" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package up_pack
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling architecture arch_seq of entity sequenceur [sequenceur_default]
Compiling architecture arch_alu of entity alu [alu_default]
Compiling architecture arch_acc of entity accumulator [accumulator_default]
Compiling architecture arch_tristate of entity tristate [tristate_default]
Compiling architecture arch_pc_reg of entity pc_reg [pc_reg_default]
Compiling architecture arch_ir_reg of entity ir_reg [ir_reg_default]
Compiling architecture arch_mux_b of entity mux_B [mux_b_default]
Compiling architecture arch_mux_a of entity mux_A [mux_a_default]
Compiling architecture arch_mu0 of entity mu0 [mu0_default]
Compiling architecture arch_ram of entity ram [ram_default]
Compiling architecture arch_mu0_mem of entity mu0_mem
Time Resolution for simulation is 1ps.
Waiting for 13 sub-compilation(s) to finish...
Compiled 27 VHDL Units
Built simulation executable C:/Users/hp/Desktop/Projet VHDL/microprocesseur/mu0_mem_isim_beh.exe
Fuse Memory Usage: 37564 KB
Fuse CPU Usage: 1780 ms
