/*
 * Copyright (C) 2016 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef _MT6392_PMIC_UPMU_HW_H_
#define _MT6392_PMIC_UPMU_HW_H_

#include <linux/mfd/mt6392/registers.h>

/* mask is HEX;  shift is Integer */
#define MT6392_PMIC_RG_VCDT_HV_EN_ADDR                                   MT6392_CHR_CON0
#define MT6392_PMIC_RG_VCDT_HV_EN_MASK                                   0x1
#define MT6392_PMIC_RG_VCDT_HV_EN_SHIFT                                  0
#define MT6392_PMIC_RGS_CHR_LDO_DET_ADDR                                 MT6392_CHR_CON0
#define MT6392_PMIC_RGS_CHR_LDO_DET_MASK                                 0x1
#define MT6392_PMIC_RGS_CHR_LDO_DET_SHIFT                                1
#define MT6392_PMIC_RG_PCHR_AUTOMODE_ADDR                                MT6392_CHR_CON0
#define MT6392_PMIC_RG_PCHR_AUTOMODE_MASK                                0x1
#define MT6392_PMIC_RG_PCHR_AUTOMODE_SHIFT                               2
#define MT6392_PMIC_RG_CSDAC_EN_ADDR                                     MT6392_CHR_CON0
#define MT6392_PMIC_RG_CSDAC_EN_MASK                                     0x1
#define MT6392_PMIC_RG_CSDAC_EN_SHIFT                                    3
#define MT6392_PMIC_RG_CHR_EN_ADDR                                       MT6392_CHR_CON0
#define MT6392_PMIC_RG_CHR_EN_MASK                                       0x1
#define MT6392_PMIC_RG_CHR_EN_SHIFT                                      4
#define MT6392_PMIC_RGS_CHRDET_ADDR                                      MT6392_CHR_CON0
#define MT6392_PMIC_RGS_CHRDET_MASK                                      0x1
#define MT6392_PMIC_RGS_CHRDET_SHIFT                                     5
#define MT6392_PMIC_RGS_VCDT_LV_DET_ADDR                                 MT6392_CHR_CON0
#define MT6392_PMIC_RGS_VCDT_LV_DET_MASK                                 0x1
#define MT6392_PMIC_RGS_VCDT_LV_DET_SHIFT                                6
#define MT6392_PMIC_RGS_VCDT_HV_DET_ADDR                                 MT6392_CHR_CON0
#define MT6392_PMIC_RGS_VCDT_HV_DET_MASK                                 0x1
#define MT6392_PMIC_RGS_VCDT_HV_DET_SHIFT                                7
#define MT6392_PMIC_RG_VCDT_LV_VTH_ADDR                                  MT6392_CHR_CON1
#define MT6392_PMIC_RG_VCDT_LV_VTH_MASK                                  0xF
#define MT6392_PMIC_RG_VCDT_LV_VTH_SHIFT                                 0
#define MT6392_PMIC_RG_VCDT_HV_VTH_ADDR                                  MT6392_CHR_CON1
#define MT6392_PMIC_RG_VCDT_HV_VTH_MASK                                  0xF
#define MT6392_PMIC_RG_VCDT_HV_VTH_SHIFT                                 4
#define MT6392_PMIC_RG_VBAT_CV_EN_ADDR                                   MT6392_CHR_CON2
#define MT6392_PMIC_RG_VBAT_CV_EN_MASK                                   0x1
#define MT6392_PMIC_RG_VBAT_CV_EN_SHIFT                                  1
#define MT6392_PMIC_RG_VBAT_CC_EN_ADDR                                   MT6392_CHR_CON2
#define MT6392_PMIC_RG_VBAT_CC_EN_MASK                                   0x1
#define MT6392_PMIC_RG_VBAT_CC_EN_SHIFT                                  2
#define MT6392_PMIC_RG_CS_EN_ADDR                                        MT6392_CHR_CON2
#define MT6392_PMIC_RG_CS_EN_MASK                                        0x1
#define MT6392_PMIC_RG_CS_EN_SHIFT                                       3
#define MT6392_PMIC_RGS_CS_DET_ADDR                                      MT6392_CHR_CON2
#define MT6392_PMIC_RGS_CS_DET_MASK                                      0x1
#define MT6392_PMIC_RGS_CS_DET_SHIFT                                     5
#define MT6392_PMIC_RGS_VBAT_CV_DET_ADDR                                 MT6392_CHR_CON2
#define MT6392_PMIC_RGS_VBAT_CV_DET_MASK                                 0x1
#define MT6392_PMIC_RGS_VBAT_CV_DET_SHIFT                                6
#define MT6392_PMIC_RGS_VBAT_CC_DET_ADDR                                 MT6392_CHR_CON2
#define MT6392_PMIC_RGS_VBAT_CC_DET_MASK                                 0x1
#define MT6392_PMIC_RGS_VBAT_CC_DET_SHIFT                                7
#define MT6392_PMIC_RG_VBAT_CV_VTH_ADDR                                  MT6392_CHR_CON3
#define MT6392_PMIC_RG_VBAT_CV_VTH_MASK                                  0x1F
#define MT6392_PMIC_RG_VBAT_CV_VTH_SHIFT                                 0
#define MT6392_PMIC_RG_VBAT_CC_VTH_ADDR                                  MT6392_CHR_CON3
#define MT6392_PMIC_RG_VBAT_CC_VTH_MASK                                  0x3
#define MT6392_PMIC_RG_VBAT_CC_VTH_SHIFT                                 6
#define MT6392_PMIC_RG_CS_VTH_ADDR                                       MT6392_CHR_CON4
#define MT6392_PMIC_RG_CS_VTH_MASK                                       0xF
#define MT6392_PMIC_RG_CS_VTH_SHIFT                                      0
#define MT6392_PMIC_RG_PCHR_TOHTC_ADDR                                   MT6392_CHR_CON5
#define MT6392_PMIC_RG_PCHR_TOHTC_MASK                                   0x7
#define MT6392_PMIC_RG_PCHR_TOHTC_SHIFT                                  0
#define MT6392_PMIC_RG_PCHR_TOLTC_ADDR                                   MT6392_CHR_CON5
#define MT6392_PMIC_RG_PCHR_TOLTC_MASK                                   0x7
#define MT6392_PMIC_RG_PCHR_TOLTC_SHIFT                                  4
#define MT6392_PMIC_RG_VBAT_OV_EN_ADDR                                   MT6392_CHR_CON6
#define MT6392_PMIC_RG_VBAT_OV_EN_MASK                                   0x1
#define MT6392_PMIC_RG_VBAT_OV_EN_SHIFT                                  0
#define MT6392_PMIC_RG_VBAT_OV_VTH_ADDR                                  MT6392_CHR_CON6
#define MT6392_PMIC_RG_VBAT_OV_VTH_MASK                                  0x7
#define MT6392_PMIC_RG_VBAT_OV_VTH_SHIFT                                 1
#define MT6392_PMIC_RG_VBAT_OV_DEG_ADDR                                  MT6392_CHR_CON6
#define MT6392_PMIC_RG_VBAT_OV_DEG_MASK                                  0x1
#define MT6392_PMIC_RG_VBAT_OV_DEG_SHIFT                                 5
#define MT6392_PMIC_RGS_VBAT_OV_DET_ADDR                                 MT6392_CHR_CON6
#define MT6392_PMIC_RGS_VBAT_OV_DET_MASK                                 0x1
#define MT6392_PMIC_RGS_VBAT_OV_DET_SHIFT                                6
#define MT6392_PMIC_RG_BATON_EN_ADDR                                     MT6392_CHR_CON7
#define MT6392_PMIC_RG_BATON_EN_MASK                                     0x1
#define MT6392_PMIC_RG_BATON_EN_SHIFT                                    0
#define MT6392_PMIC_RG_BATON_HT_EN_ADDR                                  MT6392_CHR_CON7
#define MT6392_PMIC_RG_BATON_HT_EN_MASK                                  0x1
#define MT6392_PMIC_RG_BATON_HT_EN_SHIFT                                 1
#define MT6392_PMIC_BATON_TDET_EN_ADDR                                   MT6392_CHR_CON7
#define MT6392_PMIC_BATON_TDET_EN_MASK                                   0x1
#define MT6392_PMIC_BATON_TDET_EN_SHIFT                                  2
#define MT6392_PMIC_RG_BATON_HT_TRIM_ADDR                                MT6392_CHR_CON7
#define MT6392_PMIC_RG_BATON_HT_TRIM_MASK                                0x7
#define MT6392_PMIC_RG_BATON_HT_TRIM_SHIFT                               4
#define MT6392_PMIC_RG_BATON_HT_TRIM_SET_ADDR                            MT6392_CHR_CON7
#define MT6392_PMIC_RG_BATON_HT_TRIM_SET_MASK                            0x1
#define MT6392_PMIC_RG_BATON_HT_TRIM_SET_SHIFT                           7
#define MT6392_PMIC_RGS_BATON_UNDET_ADDR                                 MT6392_CHR_CON7
#define MT6392_PMIC_RGS_BATON_UNDET_MASK                                 0x1
#define MT6392_PMIC_RGS_BATON_UNDET_SHIFT                                12
#define MT6392_PMIC_RG_CSDAC_DATA_ADDR                                   MT6392_CHR_CON8
#define MT6392_PMIC_RG_CSDAC_DATA_MASK                                   0x3FF
#define MT6392_PMIC_RG_CSDAC_DATA_SHIFT                                  0
#define MT6392_PMIC_RG_FRC_CSVTH_USBDL_ADDR                              MT6392_CHR_CON9
#define MT6392_PMIC_RG_FRC_CSVTH_USBDL_MASK                              0x1
#define MT6392_PMIC_RG_FRC_CSVTH_USBDL_SHIFT                             0
#define MT6392_PMIC_RGS_PCHR_FLAG_OUT_ADDR                               MT6392_CHR_CON10
#define MT6392_PMIC_RGS_PCHR_FLAG_OUT_MASK                               0xF
#define MT6392_PMIC_RGS_PCHR_FLAG_OUT_SHIFT                              0
#define MT6392_PMIC_RG_PCHR_FLAG_EN_ADDR                                 MT6392_CHR_CON10
#define MT6392_PMIC_RG_PCHR_FLAG_EN_MASK                                 0x1
#define MT6392_PMIC_RG_PCHR_FLAG_EN_SHIFT                                4
#define MT6392_PMIC_RG_OTG_BVALID_EN_ADDR                                MT6392_CHR_CON10
#define MT6392_PMIC_RG_OTG_BVALID_EN_MASK                                0x1
#define MT6392_PMIC_RG_OTG_BVALID_EN_SHIFT                               5
#define MT6392_PMIC_RGS_OTG_BVALID_DET_ADDR                              MT6392_CHR_CON10
#define MT6392_PMIC_RGS_OTG_BVALID_DET_MASK                              0x1
#define MT6392_PMIC_RGS_OTG_BVALID_DET_SHIFT                             6
#define MT6392_PMIC_RG_PCHR_FLAG_SEL_ADDR                                MT6392_CHR_CON11
#define MT6392_PMIC_RG_PCHR_FLAG_SEL_MASK                                0x3F
#define MT6392_PMIC_RG_PCHR_FLAG_SEL_SHIFT                               0
#define MT6392_PMIC_RG_PCHR_TESTMODE_ADDR                                MT6392_CHR_CON12
#define MT6392_PMIC_RG_PCHR_TESTMODE_MASK                                0x1
#define MT6392_PMIC_RG_PCHR_TESTMODE_SHIFT                               0
#define MT6392_PMIC_RG_CSDAC_TESTMODE_ADDR                               MT6392_CHR_CON12
#define MT6392_PMIC_RG_CSDAC_TESTMODE_MASK                               0x1
#define MT6392_PMIC_RG_CSDAC_TESTMODE_SHIFT                              1
#define MT6392_PMIC_RG_PCHR_RST_ADDR                                     MT6392_CHR_CON12
#define MT6392_PMIC_RG_PCHR_RST_MASK                                     0x1
#define MT6392_PMIC_RG_PCHR_RST_SHIFT                                    2
#define MT6392_PMIC_RG_PCHR_FT_CTRL_ADDR                                 MT6392_CHR_CON12
#define MT6392_PMIC_RG_PCHR_FT_CTRL_MASK                                 0x7
#define MT6392_PMIC_RG_PCHR_FT_CTRL_SHIFT                                4
#define MT6392_PMIC_RG_CHRWDT_TD_ADDR                                    MT6392_CHR_CON13
#define MT6392_PMIC_RG_CHRWDT_TD_MASK                                    0xF
#define MT6392_PMIC_RG_CHRWDT_TD_SHIFT                                   0
#define MT6392_PMIC_RG_CHRWDT_EN_ADDR                                    MT6392_CHR_CON13
#define MT6392_PMIC_RG_CHRWDT_EN_MASK                                    0x1
#define MT6392_PMIC_RG_CHRWDT_EN_SHIFT                                   4
#define MT6392_PMIC_RG_CHRWDT_WR_ADDR                                    MT6392_CHR_CON13
#define MT6392_PMIC_RG_CHRWDT_WR_MASK                                    0x1
#define MT6392_PMIC_RG_CHRWDT_WR_SHIFT                                   8
#define MT6392_PMIC_RG_PCHR_RV_ADDR                                      MT6392_CHR_CON14
#define MT6392_PMIC_RG_PCHR_RV_MASK                                      0xFF
#define MT6392_PMIC_RG_PCHR_RV_SHIFT                                     0
#define MT6392_PMIC_RG_CHRWDT_INT_EN_ADDR                                MT6392_CHR_CON15
#define MT6392_PMIC_RG_CHRWDT_INT_EN_MASK                                0x1
#define MT6392_PMIC_RG_CHRWDT_INT_EN_SHIFT                               0
#define MT6392_PMIC_RG_CHRWDT_FLAG_WR_ADDR                               MT6392_CHR_CON15
#define MT6392_PMIC_RG_CHRWDT_FLAG_WR_MASK                               0x1
#define MT6392_PMIC_RG_CHRWDT_FLAG_WR_SHIFT                              1
#define MT6392_PMIC_RGS_CHRWDT_OUT_ADDR                                  MT6392_CHR_CON15
#define MT6392_PMIC_RGS_CHRWDT_OUT_MASK                                  0x1
#define MT6392_PMIC_RGS_CHRWDT_OUT_SHIFT                                 2
#define MT6392_PMIC_RG_UVLO_VTHL_ADDR                                    MT6392_CHR_CON16
#define MT6392_PMIC_RG_UVLO_VTHL_MASK                                    0x3
#define MT6392_PMIC_RG_UVLO_VTHL_SHIFT                                   0
#define MT6392_PMIC_RG_USBDL_RST_ADDR                                    MT6392_CHR_CON16
#define MT6392_PMIC_RG_USBDL_RST_MASK                                    0x1
#define MT6392_PMIC_RG_USBDL_RST_SHIFT                                   2
#define MT6392_PMIC_RG_USBDL_SET_ADDR                                    MT6392_CHR_CON16
#define MT6392_PMIC_RG_USBDL_SET_MASK                                    0x1
#define MT6392_PMIC_RG_USBDL_SET_SHIFT                                   3
#define MT6392_PMIC_ADCIN_VSEN_MUX_EN_ADDR                               MT6392_CHR_CON16
#define MT6392_PMIC_ADCIN_VSEN_MUX_EN_MASK                               0x1
#define MT6392_PMIC_ADCIN_VSEN_MUX_EN_SHIFT                              8
#define MT6392_PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_ADDR                      MT6392_CHR_CON16
#define MT6392_PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_MASK                      0x1
#define MT6392_PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_SHIFT                     9
#define MT6392_PMIC_ADCIN_VBAT_EN_ADDR                                   MT6392_CHR_CON16
#define MT6392_PMIC_ADCIN_VBAT_EN_MASK                                   0x1
#define MT6392_PMIC_ADCIN_VBAT_EN_SHIFT                                  10
#define MT6392_PMIC_ADCIN_VSEN_EN_ADDR                                   MT6392_CHR_CON16
#define MT6392_PMIC_ADCIN_VSEN_EN_MASK                                   0x1
#define MT6392_PMIC_ADCIN_VSEN_EN_SHIFT                                  11
#define MT6392_PMIC_ADCIN_VCHR_EN_ADDR                                   MT6392_CHR_CON16
#define MT6392_PMIC_ADCIN_VCHR_EN_MASK                                   0x1
#define MT6392_PMIC_ADCIN_VCHR_EN_SHIFT                                  12
#define MT6392_PMIC_RG_BGR_RSEL_ADDR                                     MT6392_CHR_CON17
#define MT6392_PMIC_RG_BGR_RSEL_MASK                                     0x7
#define MT6392_PMIC_RG_BGR_RSEL_SHIFT                                    0
#define MT6392_PMIC_RG_BGR_UNCHOP_PH_ADDR                                MT6392_CHR_CON17
#define MT6392_PMIC_RG_BGR_UNCHOP_PH_MASK                                0x1
#define MT6392_PMIC_RG_BGR_UNCHOP_PH_SHIFT                               4
#define MT6392_PMIC_RG_BGR_UNCHOP_ADDR                                   MT6392_CHR_CON17
#define MT6392_PMIC_RG_BGR_UNCHOP_MASK                                   0x1
#define MT6392_PMIC_RG_BGR_UNCHOP_SHIFT                                  5
#define MT6392_PMIC_RG_BC11_BB_CTRL_ADDR                                 MT6392_CHR_CON18
#define MT6392_PMIC_RG_BC11_BB_CTRL_MASK                                 0x1
#define MT6392_PMIC_RG_BC11_BB_CTRL_SHIFT                                0
#define MT6392_PMIC_RG_BC11_RST_ADDR                                     MT6392_CHR_CON18
#define MT6392_PMIC_RG_BC11_RST_MASK                                     0x1
#define MT6392_PMIC_RG_BC11_RST_SHIFT                                    1
#define MT6392_PMIC_RG_BC11_VSRC_EN_ADDR                                 MT6392_CHR_CON18
#define MT6392_PMIC_RG_BC11_VSRC_EN_MASK                                 0x3
#define MT6392_PMIC_RG_BC11_VSRC_EN_SHIFT                                2
#define MT6392_PMIC_RGS_BC11_CMP_OUT_ADDR                                MT6392_CHR_CON18
#define MT6392_PMIC_RGS_BC11_CMP_OUT_MASK                                0x1
#define MT6392_PMIC_RGS_BC11_CMP_OUT_SHIFT                               7
#define MT6392_PMIC_RG_DPDM_ADCSW_EN_ADDR                                MT6392_CHR_CON18
#define MT6392_PMIC_RG_DPDM_ADCSW_EN_MASK                                0x1
#define MT6392_PMIC_RG_DPDM_ADCSW_EN_SHIFT                               8
#define MT6392_PMIC_RG_DPDM_ADCBUF_EN_ADDR                               MT6392_CHR_CON18
#define MT6392_PMIC_RG_DPDM_ADCBUF_EN_MASK                               0x1
#define MT6392_PMIC_RG_DPDM_ADCBUF_EN_SHIFT                              9
#define MT6392_PMIC_RG_BUF_DP_IN_EN_ADDR                                 MT6392_CHR_CON18
#define MT6392_PMIC_RG_BUF_DP_IN_EN_MASK                                 0x1
#define MT6392_PMIC_RG_BUF_DP_IN_EN_SHIFT                                10
#define MT6392_PMIC_RG_BUF_DM_IN_EN_ADDR                                 MT6392_CHR_CON18
#define MT6392_PMIC_RG_BUF_DM_IN_EN_MASK                                 0x1
#define MT6392_PMIC_RG_BUF_DM_IN_EN_SHIFT                                11
#define MT6392_PMIC_RG_VBAT_CV_TRIM_ADDR                                 MT6392_CHR_CON18
#define MT6392_PMIC_RG_VBAT_CV_TRIM_MASK                                 0xF
#define MT6392_PMIC_RG_VBAT_CV_TRIM_SHIFT                                12
#define MT6392_PMIC_RG_BC11_VREF_VTH_ADDR                                MT6392_CHR_CON19
#define MT6392_PMIC_RG_BC11_VREF_VTH_MASK                                0x3
#define MT6392_PMIC_RG_BC11_VREF_VTH_SHIFT                               0
#define MT6392_PMIC_RG_BC11_CMP_EN_ADDR                                  MT6392_CHR_CON19
#define MT6392_PMIC_RG_BC11_CMP_EN_MASK                                  0x3
#define MT6392_PMIC_RG_BC11_CMP_EN_SHIFT                                 2
#define MT6392_PMIC_RG_BC11_IPD_EN_ADDR                                  MT6392_CHR_CON19
#define MT6392_PMIC_RG_BC11_IPD_EN_MASK                                  0x3
#define MT6392_PMIC_RG_BC11_IPD_EN_SHIFT                                 4
#define MT6392_PMIC_RG_BC11_IPU_EN_ADDR                                  MT6392_CHR_CON19
#define MT6392_PMIC_RG_BC11_IPU_EN_MASK                                  0x3
#define MT6392_PMIC_RG_BC11_IPU_EN_SHIFT                                 6
#define MT6392_PMIC_RG_BC11_BIAS_EN_ADDR                                 MT6392_CHR_CON19
#define MT6392_PMIC_RG_BC11_BIAS_EN_MASK                                 0x1
#define MT6392_PMIC_RG_BC11_BIAS_EN_SHIFT                                8
#define MT6392_PMIC_RG_CSDAC_STP_INC_ADDR                                MT6392_CHR_CON20
#define MT6392_PMIC_RG_CSDAC_STP_INC_MASK                                0x7
#define MT6392_PMIC_RG_CSDAC_STP_INC_SHIFT                               0
#define MT6392_PMIC_RG_CSDAC_STP_DEC_ADDR                                MT6392_CHR_CON20
#define MT6392_PMIC_RG_CSDAC_STP_DEC_MASK                                0x7
#define MT6392_PMIC_RG_CSDAC_STP_DEC_SHIFT                               4
#define MT6392_PMIC_RG_CSDAC_DLY_ADDR                                    MT6392_CHR_CON21
#define MT6392_PMIC_RG_CSDAC_DLY_MASK                                    0x7
#define MT6392_PMIC_RG_CSDAC_DLY_SHIFT                                   0
#define MT6392_PMIC_RG_CSDAC_STP_ADDR                                    MT6392_CHR_CON21
#define MT6392_PMIC_RG_CSDAC_STP_MASK                                    0x7
#define MT6392_PMIC_RG_CSDAC_STP_SHIFT                                   4
#define MT6392_PMIC_RG_LOW_ICH_DB_ADDR                                   MT6392_CHR_CON22
#define MT6392_PMIC_RG_LOW_ICH_DB_MASK                                   0x3F
#define MT6392_PMIC_RG_LOW_ICH_DB_SHIFT                                  0
#define MT6392_PMIC_RG_CHRIND_ON_ADDR                                    MT6392_CHR_CON22
#define MT6392_PMIC_RG_CHRIND_ON_MASK                                    0x1
#define MT6392_PMIC_RG_CHRIND_ON_SHIFT                                   6
#define MT6392_PMIC_RG_CHRIND_DIMMING_ADDR                               MT6392_CHR_CON22
#define MT6392_PMIC_RG_CHRIND_DIMMING_MASK                               0x1
#define MT6392_PMIC_RG_CHRIND_DIMMING_SHIFT                              7
#define MT6392_PMIC_RG_CV_MODE_ADDR                                      MT6392_CHR_CON23
#define MT6392_PMIC_RG_CV_MODE_MASK                                      0x1
#define MT6392_PMIC_RG_CV_MODE_SHIFT                                     0
#define MT6392_PMIC_RG_VCDT_MODE_ADDR                                    MT6392_CHR_CON23
#define MT6392_PMIC_RG_VCDT_MODE_MASK                                    0x1
#define MT6392_PMIC_RG_VCDT_MODE_SHIFT                                   1
#define MT6392_PMIC_RG_CSDAC_MODE_ADDR                                   MT6392_CHR_CON23
#define MT6392_PMIC_RG_CSDAC_MODE_MASK                                   0x1
#define MT6392_PMIC_RG_CSDAC_MODE_SHIFT                                  2
#define MT6392_PMIC_RG_TRACKING_EN_ADDR                                  MT6392_CHR_CON23
#define MT6392_PMIC_RG_TRACKING_EN_MASK                                  0x1
#define MT6392_PMIC_RG_TRACKING_EN_SHIFT                                 4
#define MT6392_PMIC_RG_HWCV_EN_ADDR                                      MT6392_CHR_CON23
#define MT6392_PMIC_RG_HWCV_EN_MASK                                      0x1
#define MT6392_PMIC_RG_HWCV_EN_SHIFT                                     6
#define MT6392_PMIC_RG_ULC_DET_EN_ADDR                                   MT6392_CHR_CON23
#define MT6392_PMIC_RG_ULC_DET_EN_MASK                                   0x1
#define MT6392_PMIC_RG_ULC_DET_EN_SHIFT                                  7
#define MT6392_PMIC_RG_BGR_TRIM_EN_ADDR                                  MT6392_CHR_CON24
#define MT6392_PMIC_RG_BGR_TRIM_EN_MASK                                  0x1
#define MT6392_PMIC_RG_BGR_TRIM_EN_SHIFT                                 0
#define MT6392_PMIC_RG_ICHRG_TRIM_ADDR                                   MT6392_CHR_CON24
#define MT6392_PMIC_RG_ICHRG_TRIM_MASK                                   0xF
#define MT6392_PMIC_RG_ICHRG_TRIM_SHIFT                                  4
#define MT6392_PMIC_RG_BGR_TRIM_ADDR                                     MT6392_CHR_CON25
#define MT6392_PMIC_RG_BGR_TRIM_MASK                                     0x1F
#define MT6392_PMIC_RG_BGR_TRIM_SHIFT                                    0
#define MT6392_PMIC_RG_OVP_TRIM_ADDR                                     MT6392_CHR_CON26
#define MT6392_PMIC_RG_OVP_TRIM_MASK                                     0xF
#define MT6392_PMIC_RG_OVP_TRIM_SHIFT                                    0
#define MT6392_PMIC_RG_CHR_OSC_TRIM_ADDR                                 MT6392_CHR_CON27
#define MT6392_PMIC_RG_CHR_OSC_TRIM_MASK                                 0x1F
#define MT6392_PMIC_RG_CHR_OSC_TRIM_SHIFT                                0
#define MT6392_PMIC_QI_BGR_EXT_BUF_EN_ADDR                               MT6392_CHR_CON27
#define MT6392_PMIC_QI_BGR_EXT_BUF_EN_MASK                               0x1
#define MT6392_PMIC_QI_BGR_EXT_BUF_EN_SHIFT                              5
#define MT6392_PMIC_RG_BGR_TEST_EN_ADDR                                  MT6392_CHR_CON27
#define MT6392_PMIC_RG_BGR_TEST_EN_MASK                                  0x1
#define MT6392_PMIC_RG_BGR_TEST_EN_SHIFT                                 6
#define MT6392_PMIC_RG_BGR_TEST_RSTB_ADDR                                MT6392_CHR_CON27
#define MT6392_PMIC_RG_BGR_TEST_RSTB_MASK                                0x1
#define MT6392_PMIC_RG_BGR_TEST_RSTB_SHIFT                               7
#define MT6392_PMIC_RG_DAC_USBDL_MAX_ADDR                                MT6392_CHR_CON28
#define MT6392_PMIC_RG_DAC_USBDL_MAX_MASK                                0x3FF
#define MT6392_PMIC_RG_DAC_USBDL_MAX_SHIFT                               0
#define MT6392_PMIC_RG_PCHR_RSV_ADDR                                     MT6392_CHR_CON29
#define MT6392_PMIC_RG_PCHR_RSV_MASK                                     0xFF
#define MT6392_PMIC_RG_PCHR_RSV_SHIFT                                    0
#define MT6392_PMIC_THR_DET_DIS_ADDR                                     MT6392_STRUP_CON0
#define MT6392_PMIC_THR_DET_DIS_MASK                                     0x1
#define MT6392_PMIC_THR_DET_DIS_SHIFT                                    0
#define MT6392_PMIC_RG_THR_TMODE_ADDR                                    MT6392_STRUP_CON0
#define MT6392_PMIC_RG_THR_TMODE_MASK                                    0x1
#define MT6392_PMIC_RG_THR_TMODE_SHIFT                                   1
#define MT6392_PMIC_RG_THR_TEMP_SEL_ADDR                                 MT6392_STRUP_CON0
#define MT6392_PMIC_RG_THR_TEMP_SEL_MASK                                 0x1
#define MT6392_PMIC_RG_THR_TEMP_SEL_SHIFT                                2
#define MT6392_PMIC_RG_STRUP_THR_SEL_ADDR                                MT6392_STRUP_CON0
#define MT6392_PMIC_RG_STRUP_THR_SEL_MASK                                0x3
#define MT6392_PMIC_RG_STRUP_THR_SEL_SHIFT                               3
#define MT6392_PMIC_THR_HWPDN_EN_ADDR                                    MT6392_STRUP_CON0
#define MT6392_PMIC_THR_HWPDN_EN_MASK                                    0x1
#define MT6392_PMIC_THR_HWPDN_EN_SHIFT                                   5
#define MT6392_PMIC_RG_THRDET_SEL_ADDR                                   MT6392_STRUP_CON0
#define MT6392_PMIC_RG_THRDET_SEL_MASK                                   0x1
#define MT6392_PMIC_RG_THRDET_SEL_SHIFT                                  6
#define MT6392_PMIC_RG_STRUP_IREF_TRIM_ADDR                              MT6392_STRUP_CON2
#define MT6392_PMIC_RG_STRUP_IREF_TRIM_MASK                              0x1F
#define MT6392_PMIC_RG_STRUP_IREF_TRIM_SHIFT                             0
#define MT6392_PMIC_RG_STRUP_IREF_TRIM_EN_ADDR                           MT6392_STRUP_CON2
#define MT6392_PMIC_RG_STRUP_IREF_TRIM_EN_MASK                           0x1
#define MT6392_PMIC_RG_STRUP_IREF_TRIM_EN_SHIFT                          5
#define MT6392_PMIC_RG_USBDL_EN_ADDR                                     MT6392_STRUP_CON3
#define MT6392_PMIC_RG_USBDL_EN_MASK                                     0x1
#define MT6392_PMIC_RG_USBDL_EN_SHIFT                                    0
#define MT6392_PMIC_RG_FCHR_KEYDET_EN_ADDR                               MT6392_STRUP_CON3
#define MT6392_PMIC_RG_FCHR_KEYDET_EN_MASK                               0x1
#define MT6392_PMIC_RG_FCHR_KEYDET_EN_SHIFT                              1
#define MT6392_PMIC_RG_FCHR_PU_EN_ADDR                                   MT6392_STRUP_CON3
#define MT6392_PMIC_RG_FCHR_PU_EN_MASK                                   0x1
#define MT6392_PMIC_RG_FCHR_PU_EN_SHIFT                                  2
#define MT6392_PMIC_RG_EN_DRVSEL_ADDR                                    MT6392_STRUP_CON3
#define MT6392_PMIC_RG_EN_DRVSEL_MASK                                    0x1
#define MT6392_PMIC_RG_EN_DRVSEL_SHIFT                                   4
#define MT6392_PMIC_RG_RST_DRVSEL_ADDR                                   MT6392_STRUP_CON3
#define MT6392_PMIC_RG_RST_DRVSEL_MASK                                   0x1
#define MT6392_PMIC_RG_RST_DRVSEL_SHIFT                                  5
#define MT6392_PMIC_RG_VREF_BG_ADDR                                      MT6392_STRUP_CON3
#define MT6392_PMIC_RG_VREF_BG_MASK                                      0x7
#define MT6392_PMIC_RG_VREF_BG_SHIFT                                     12
#define MT6392_PMIC_RG_PMU_RSV_ADDR                                      MT6392_STRUP_CON4
#define MT6392_PMIC_RG_PMU_RSV_MASK                                      0xF
#define MT6392_PMIC_RG_PMU_RSV_SHIFT                                     0
#define MT6392_PMIC_THR_TEST_ADDR                                        MT6392_STRUP_CON5
#define MT6392_PMIC_THR_TEST_MASK                                        0x3
#define MT6392_PMIC_THR_TEST_SHIFT                                       0
#define MT6392_PMIC_PMU_THR_DEB_ADDR                                     MT6392_STRUP_CON5
#define MT6392_PMIC_PMU_THR_DEB_MASK                                     0x7
#define MT6392_PMIC_PMU_THR_DEB_SHIFT                                    4
#define MT6392_PMIC_PMU_THR_STATUS_ADDR                                  MT6392_STRUP_CON5
#define MT6392_PMIC_PMU_THR_STATUS_MASK                                  0x7
#define MT6392_PMIC_PMU_THR_STATUS_SHIFT                                 8
#define MT6392_PMIC_DDUVLO_DEB_EN_ADDR                                   MT6392_STRUP_CON6
#define MT6392_PMIC_DDUVLO_DEB_EN_MASK                                   0x1
#define MT6392_PMIC_DDUVLO_DEB_EN_SHIFT                                  0
#define MT6392_PMIC_PWRBB_DEB_EN_ADDR                                    MT6392_STRUP_CON6
#define MT6392_PMIC_PWRBB_DEB_EN_MASK                                    0x1
#define MT6392_PMIC_PWRBB_DEB_EN_SHIFT                                   1
#define MT6392_PMIC_STRUP_OSC_EN_ADDR                                    MT6392_STRUP_CON6
#define MT6392_PMIC_STRUP_OSC_EN_MASK                                    0x1
#define MT6392_PMIC_STRUP_OSC_EN_SHIFT                                   2
#define MT6392_PMIC_STRUP_OSC_EN_SEL_ADDR                                MT6392_STRUP_CON6
#define MT6392_PMIC_STRUP_OSC_EN_SEL_MASK                                0x1
#define MT6392_PMIC_STRUP_OSC_EN_SEL_SHIFT                               3
#define MT6392_PMIC_STRUP_FT_CTRL_ADDR                                   MT6392_STRUP_CON6
#define MT6392_PMIC_STRUP_FT_CTRL_MASK                                   0x3
#define MT6392_PMIC_STRUP_FT_CTRL_SHIFT                                  4
#define MT6392_PMIC_STRUP_PWRON_FORCE_ADDR                               MT6392_STRUP_CON6
#define MT6392_PMIC_STRUP_PWRON_FORCE_MASK                               0x1
#define MT6392_PMIC_STRUP_PWRON_FORCE_SHIFT                              6
#define MT6392_PMIC_BIAS_GEN_EN_FORCE_ADDR                               MT6392_STRUP_CON6
#define MT6392_PMIC_BIAS_GEN_EN_FORCE_MASK                               0x1
#define MT6392_PMIC_BIAS_GEN_EN_FORCE_SHIFT                              7
#define MT6392_PMIC_STRUP_PWRON_ADDR                                     MT6392_STRUP_CON6
#define MT6392_PMIC_STRUP_PWRON_MASK                                     0x1
#define MT6392_PMIC_STRUP_PWRON_SHIFT                                    8
#define MT6392_PMIC_STRUP_PWRON_SEL_ADDR                                 MT6392_STRUP_CON6
#define MT6392_PMIC_STRUP_PWRON_SEL_MASK                                 0x1
#define MT6392_PMIC_STRUP_PWRON_SEL_SHIFT                                9
#define MT6392_PMIC_BIAS_GEN_EN_ADDR                                     MT6392_STRUP_CON6
#define MT6392_PMIC_BIAS_GEN_EN_MASK                                     0x1
#define MT6392_PMIC_BIAS_GEN_EN_SHIFT                                    10
#define MT6392_PMIC_BIAS_GEN_EN_SEL_ADDR                                 MT6392_STRUP_CON6
#define MT6392_PMIC_BIAS_GEN_EN_SEL_MASK                                 0x1
#define MT6392_PMIC_BIAS_GEN_EN_SEL_SHIFT                                11
#define MT6392_PMIC_RTC_XOSC32_ENB_SW_ADDR                               MT6392_STRUP_CON6
#define MT6392_PMIC_RTC_XOSC32_ENB_SW_MASK                               0x1
#define MT6392_PMIC_RTC_XOSC32_ENB_SW_SHIFT                              12
#define MT6392_PMIC_RTC_XOSC32_ENB_SEL_ADDR                              MT6392_STRUP_CON6
#define MT6392_PMIC_RTC_XOSC32_ENB_SEL_MASK                              0x1
#define MT6392_PMIC_RTC_XOSC32_ENB_SEL_SHIFT                             13
#define MT6392_PMIC_STRUP_DIG_IO_PG_FORCE_ADDR                           MT6392_STRUP_CON6
#define MT6392_PMIC_STRUP_DIG_IO_PG_FORCE_MASK                           0x1
#define MT6392_PMIC_STRUP_DIG_IO_PG_FORCE_SHIFT                          15
#define MT6392_PMIC_VADC18_PG_ENB_ADDR                                   MT6392_STRUP_CON7
#define MT6392_PMIC_VADC18_PG_ENB_MASK                                   0x1
#define MT6392_PMIC_VADC18_PG_ENB_SHIFT                                  0
#define MT6392_PMIC_VCORE_PG_ENB_ADDR                                    MT6392_STRUP_CON7
#define MT6392_PMIC_VCORE_PG_ENB_MASK                                    0x1
#define MT6392_PMIC_VCORE_PG_ENB_SHIFT                                   1
#define MT6392_PMIC_VPROC_PG_ENB_ADDR                                    MT6392_STRUP_CON7
#define MT6392_PMIC_VPROC_PG_ENB_MASK                                    0x1
#define MT6392_PMIC_VPROC_PG_ENB_SHIFT                                   2
#define MT6392_PMIC_VSYS_PG_ENB_ADDR                                     MT6392_STRUP_CON7
#define MT6392_PMIC_VSYS_PG_ENB_MASK                                     0x1
#define MT6392_PMIC_VSYS_PG_ENB_SHIFT                                    3
#define MT6392_PMIC_VIO18_PG_ENB_ADDR                                    MT6392_STRUP_CON7
#define MT6392_PMIC_VIO18_PG_ENB_MASK                                    0x1
#define MT6392_PMIC_VIO18_PG_ENB_SHIFT                                   4
#define MT6392_PMIC_VIO28_PG_ENB_ADDR                                    MT6392_STRUP_CON7
#define MT6392_PMIC_VIO28_PG_ENB_MASK                                    0x1
#define MT6392_PMIC_VIO28_PG_ENB_SHIFT                                   5
#define MT6392_PMIC_VGP2_PG_ENB_ADDR                                     MT6392_STRUP_CON7
#define MT6392_PMIC_VGP2_PG_ENB_MASK                                     0x1
#define MT6392_PMIC_VGP2_PG_ENB_SHIFT                                    6
#define MT6392_PMIC_VEMC33_PG_ENB_ADDR                                   MT6392_STRUP_CON7
#define MT6392_PMIC_VEMC33_PG_ENB_MASK                                   0x1
#define MT6392_PMIC_VEMC33_PG_ENB_SHIFT                                  7
#define MT6392_PMIC_VM25_PG_ENB_ADDR                                     MT6392_STRUP_CON7
#define MT6392_PMIC_VM25_PG_ENB_MASK                                     0x1
#define MT6392_PMIC_VM25_PG_ENB_SHIFT                                    8
#define MT6392_PMIC_VM_PG_ENB_ADDR                                       MT6392_STRUP_CON7
#define MT6392_PMIC_VM_PG_ENB_MASK                                       0x1
#define MT6392_PMIC_VM_PG_ENB_SHIFT                                      9
#define MT6392_PMIC_VUSB_PG_ENB_ADDR                                     MT6392_STRUP_CON7
#define MT6392_PMIC_VUSB_PG_ENB_MASK                                     0x1
#define MT6392_PMIC_VUSB_PG_ENB_SHIFT                                    10
#define MT6392_PMIC_VMC_PG_ENB_ADDR                                      MT6392_STRUP_CON7
#define MT6392_PMIC_VMC_PG_ENB_MASK                                      0x1
#define MT6392_PMIC_VMC_PG_ENB_SHIFT                                     11
#define MT6392_PMIC_VMCH_PG_ENB_ADDR                                     MT6392_STRUP_CON7
#define MT6392_PMIC_VMCH_PG_ENB_MASK                                     0x1
#define MT6392_PMIC_VMCH_PG_ENB_SHIFT                                    12
#define MT6392_PMIC_VXO22_PG_ENB_ADDR                                    MT6392_STRUP_CON7
#define MT6392_PMIC_VXO22_PG_ENB_MASK                                    0x1
#define MT6392_PMIC_VXO22_PG_ENB_SHIFT                                   13
#define MT6392_PMIC_STRUP_CON7_RSV0_ADDR                                 MT6392_STRUP_CON7
#define MT6392_PMIC_STRUP_CON7_RSV0_MASK                                 0x3
#define MT6392_PMIC_STRUP_CON7_RSV0_SHIFT                                14
#define MT6392_PMIC_CLR_JUST_RST_ADDR                                    MT6392_STRUP_CON8
#define MT6392_PMIC_CLR_JUST_RST_MASK                                    0x1
#define MT6392_PMIC_CLR_JUST_RST_SHIFT                                   4
#define MT6392_PMIC_UVLO_L2H_DEB_EN_ADDR                                 MT6392_STRUP_CON8
#define MT6392_PMIC_UVLO_L2H_DEB_EN_MASK                                 0x1
#define MT6392_PMIC_UVLO_L2H_DEB_EN_SHIFT                                5
#define MT6392_PMIC_JUST_PWRKEY_RST_ADDR                                 MT6392_STRUP_CON8
#define MT6392_PMIC_JUST_PWRKEY_RST_MASK                                 0x1
#define MT6392_PMIC_JUST_PWRKEY_RST_SHIFT                                14
#define MT6392_PMIC_QI_OSC_EN_ADDR                                       MT6392_STRUP_CON8
#define MT6392_PMIC_QI_OSC_EN_MASK                                       0x1
#define MT6392_PMIC_QI_OSC_EN_SHIFT                                      15
#define MT6392_PMIC_STRUP_EXT_PMIC_EN_ADDR                               MT6392_STRUP_CON9
#define MT6392_PMIC_STRUP_EXT_PMIC_EN_MASK                               0x1
#define MT6392_PMIC_STRUP_EXT_PMIC_EN_SHIFT                              0
#define MT6392_PMIC_STRUP_EXT_PMIC_SEL_ADDR                              MT6392_STRUP_CON9
#define MT6392_PMIC_STRUP_EXT_PMIC_SEL_MASK                              0x1
#define MT6392_PMIC_STRUP_EXT_PMIC_SEL_SHIFT                             1
#define MT6392_PMIC_STRUP_CON8_RSV0_ADDR                                 MT6392_STRUP_CON9
#define MT6392_PMIC_STRUP_CON8_RSV0_MASK                                 0x7F
#define MT6392_PMIC_STRUP_CON8_RSV0_SHIFT                                8
#define MT6392_PMIC_QI_EXT_PMIC_EN_ADDR                                  MT6392_STRUP_CON9
#define MT6392_PMIC_QI_EXT_PMIC_EN_MASK                                  0x1
#define MT6392_PMIC_QI_EXT_PMIC_EN_SHIFT                                 15
#define MT6392_PMIC_STRUP_AUXADC_START_SW_ADDR                           MT6392_STRUP_CON10
#define MT6392_PMIC_STRUP_AUXADC_START_SW_MASK                           0x1
#define MT6392_PMIC_STRUP_AUXADC_START_SW_SHIFT                          4
#define MT6392_PMIC_STRUP_AUXADC_RSTB_SW_ADDR                            MT6392_STRUP_CON10
#define MT6392_PMIC_STRUP_AUXADC_RSTB_SW_MASK                            0x1
#define MT6392_PMIC_STRUP_AUXADC_RSTB_SW_SHIFT                           5
#define MT6392_PMIC_STRUP_AUXADC_START_SEL_ADDR                          MT6392_STRUP_CON10
#define MT6392_PMIC_STRUP_AUXADC_START_SEL_MASK                          0x1
#define MT6392_PMIC_STRUP_AUXADC_START_SEL_SHIFT                         6
#define MT6392_PMIC_STRUP_AUXADC_RSTB_SEL_ADDR                           MT6392_STRUP_CON10
#define MT6392_PMIC_STRUP_AUXADC_RSTB_SEL_MASK                           0x1
#define MT6392_PMIC_STRUP_AUXADC_RSTB_SEL_SHIFT                          7
#define MT6392_PMIC_STRUP_AUXADC_RPCNT_MAX_ADDR                          MT6392_STRUP_CON10
#define MT6392_PMIC_STRUP_AUXADC_RPCNT_MAX_MASK                          0x7F
#define MT6392_PMIC_STRUP_AUXADC_RPCNT_MAX_SHIFT                         8
#define MT6392_PMIC_STRUP_PWROFF_SEQ_EN_ADDR                             MT6392_STRUP_CON11
#define MT6392_PMIC_STRUP_PWROFF_SEQ_EN_MASK                             0x1
#define MT6392_PMIC_STRUP_PWROFF_SEQ_EN_SHIFT                            0
#define MT6392_PMIC_STRUP_PWROFF_PREOFF_EN_ADDR                          MT6392_STRUP_CON11
#define MT6392_PMIC_STRUP_PWROFF_PREOFF_EN_MASK                          0x1
#define MT6392_PMIC_STRUP_PWROFF_PREOFF_EN_SHIFT                         1
#define MT6392_PMIC_SPK_EN_L_ADDR                                        MT6392_SPK_CON0
#define MT6392_PMIC_SPK_EN_L_MASK                                        0x1
#define MT6392_PMIC_SPK_EN_L_SHIFT                                       0
#define MT6392_PMIC_SPKMODE_L_ADDR                                       MT6392_SPK_CON0
#define MT6392_PMIC_SPKMODE_L_MASK                                       0x1
#define MT6392_PMIC_SPKMODE_L_SHIFT                                      2
#define MT6392_PMIC_SPK_TRIM_EN_L_ADDR                                   MT6392_SPK_CON0
#define MT6392_PMIC_SPK_TRIM_EN_L_MASK                                   0x1
#define MT6392_PMIC_SPK_TRIM_EN_L_SHIFT                                  3
#define MT6392_PMIC_SPK_OC_SHDN_DL_ADDR                                  MT6392_SPK_CON0
#define MT6392_PMIC_SPK_OC_SHDN_DL_MASK                                  0x1
#define MT6392_PMIC_SPK_OC_SHDN_DL_SHIFT                                 8
#define MT6392_PMIC_SPK_THER_SHDN_L_EN_ADDR                              MT6392_SPK_CON0
#define MT6392_PMIC_SPK_THER_SHDN_L_EN_MASK                              0x1
#define MT6392_PMIC_SPK_THER_SHDN_L_EN_SHIFT                             9
#define MT6392_PMIC_SPK_OUT_STAGE_SEL_ADDR                               MT6392_SPK_CON0
#define MT6392_PMIC_SPK_OUT_STAGE_SEL_MASK                               0x1
#define MT6392_PMIC_SPK_OUT_STAGE_SEL_SHIFT                              10
#define MT6392_PMIC_RG_SPK_GAINL_ADDR                                    MT6392_SPK_CON0
#define MT6392_PMIC_RG_SPK_GAINL_MASK                                    0x3
#define MT6392_PMIC_RG_SPK_GAINL_SHIFT                                   12
#define MT6392_PMIC_DA_SPK_OFFSET_L_ADDR                                 MT6392_SPK_CON1
#define MT6392_PMIC_DA_SPK_OFFSET_L_MASK                                 0x1F
#define MT6392_PMIC_DA_SPK_OFFSET_L_SHIFT                                0
#define MT6392_PMIC_DA_SPK_LEAD_DGLH_L_ADDR                              MT6392_SPK_CON1
#define MT6392_PMIC_DA_SPK_LEAD_DGLH_L_MASK                              0x1
#define MT6392_PMIC_DA_SPK_LEAD_DGLH_L_SHIFT                             5
#define MT6392_PMIC_AD_SPK_LEAD_L_ADDR                                   MT6392_SPK_CON1
#define MT6392_PMIC_AD_SPK_LEAD_L_MASK                                   0x1
#define MT6392_PMIC_AD_SPK_LEAD_L_SHIFT                                  6
#define MT6392_PMIC_SPK_OFFSET_L_OV_ADDR                                 MT6392_SPK_CON1
#define MT6392_PMIC_SPK_OFFSET_L_OV_MASK                                 0x1
#define MT6392_PMIC_SPK_OFFSET_L_OV_SHIFT                                7
#define MT6392_PMIC_SPK_OFFSET_L_SW_ADDR                                 MT6392_SPK_CON1
#define MT6392_PMIC_SPK_OFFSET_L_SW_MASK                                 0x1F
#define MT6392_PMIC_SPK_OFFSET_L_SW_SHIFT                                8
#define MT6392_PMIC_SPK_LEAD_L_SW_ADDR                                   MT6392_SPK_CON1
#define MT6392_PMIC_SPK_LEAD_L_SW_MASK                                   0x1
#define MT6392_PMIC_SPK_LEAD_L_SW_SHIFT                                  13
#define MT6392_PMIC_SPK_OFFSET_L_MODE_ADDR                               MT6392_SPK_CON1
#define MT6392_PMIC_SPK_OFFSET_L_MODE_MASK                               0x1
#define MT6392_PMIC_SPK_OFFSET_L_MODE_SHIFT                              14
#define MT6392_PMIC_SPK_TRIM_DONE_L_ADDR                                 MT6392_SPK_CON1
#define MT6392_PMIC_SPK_TRIM_DONE_L_MASK                                 0x1
#define MT6392_PMIC_SPK_TRIM_DONE_L_SHIFT                                15
#define MT6392_PMIC_RG_SPK_INTG_RST_L_ADDR                               MT6392_SPK_CON2
#define MT6392_PMIC_RG_SPK_INTG_RST_L_MASK                               0x1
#define MT6392_PMIC_RG_SPK_INTG_RST_L_SHIFT                              0
#define MT6392_PMIC_RG_SPK_FORCE_EN_L_ADDR                               MT6392_SPK_CON2
#define MT6392_PMIC_RG_SPK_FORCE_EN_L_MASK                               0x1
#define MT6392_PMIC_RG_SPK_FORCE_EN_L_SHIFT                              1
#define MT6392_PMIC_RG_SPK_SLEW_L_ADDR                                   MT6392_SPK_CON2
#define MT6392_PMIC_RG_SPK_SLEW_L_MASK                                   0x3
#define MT6392_PMIC_RG_SPK_SLEW_L_SHIFT                                  2
#define MT6392_PMIC_RG_SPKAB_OBIAS_L_ADDR                                MT6392_SPK_CON2
#define MT6392_PMIC_RG_SPKAB_OBIAS_L_MASK                                0x3
#define MT6392_PMIC_RG_SPKAB_OBIAS_L_SHIFT                               4
#define MT6392_PMIC_RG_SPKRCV_EN_L_ADDR                                  MT6392_SPK_CON2
#define MT6392_PMIC_RG_SPKRCV_EN_L_MASK                                  0x1
#define MT6392_PMIC_RG_SPKRCV_EN_L_SHIFT                                 6
#define MT6392_PMIC_RG_SPK_DRC_EN_L_ADDR                                 MT6392_SPK_CON2
#define MT6392_PMIC_RG_SPK_DRC_EN_L_MASK                                 0x1
#define MT6392_PMIC_RG_SPK_DRC_EN_L_SHIFT                                7
#define MT6392_PMIC_RG_SPK_TEST_EN_L_ADDR                                MT6392_SPK_CON2
#define MT6392_PMIC_RG_SPK_TEST_EN_L_MASK                                0x1
#define MT6392_PMIC_RG_SPK_TEST_EN_L_SHIFT                               8
#define MT6392_PMIC_RG_SPKAB_OC_EN_L_ADDR                                MT6392_SPK_CON2
#define MT6392_PMIC_RG_SPKAB_OC_EN_L_MASK                                0x1
#define MT6392_PMIC_RG_SPKAB_OC_EN_L_SHIFT                               9
#define MT6392_PMIC_RG_SPK_OC_EN_L_ADDR                                  MT6392_SPK_CON2
#define MT6392_PMIC_RG_SPK_OC_EN_L_MASK                                  0x1
#define MT6392_PMIC_RG_SPK_OC_EN_L_SHIFT                                 10
#define MT6392_PMIC_SPK_TRIM_WND_ADDR                                    MT6392_SPK_CON6
#define MT6392_PMIC_SPK_TRIM_WND_MASK                                    0x7
#define MT6392_PMIC_SPK_TRIM_WND_SHIFT                                   0
#define MT6392_PMIC_SPK_TRIM_THD_ADDR                                    MT6392_SPK_CON6
#define MT6392_PMIC_SPK_TRIM_THD_MASK                                    0x3
#define MT6392_PMIC_SPK_TRIM_THD_SHIFT                                   4
#define MT6392_PMIC_SPK_OC_WND_ADDR                                      MT6392_SPK_CON6
#define MT6392_PMIC_SPK_OC_WND_MASK                                      0x3
#define MT6392_PMIC_SPK_OC_WND_SHIFT                                     8
#define MT6392_PMIC_SPK_OC_THD_ADDR                                      MT6392_SPK_CON6
#define MT6392_PMIC_SPK_OC_THD_MASK                                      0x3
#define MT6392_PMIC_SPK_OC_THD_SHIFT                                     10
#define MT6392_PMIC_SPK_D_OC_L_DEG_ADDR                                  MT6392_SPK_CON6
#define MT6392_PMIC_SPK_D_OC_L_DEG_MASK                                  0x1
#define MT6392_PMIC_SPK_D_OC_L_DEG_SHIFT                                 14
#define MT6392_PMIC_SPK_AB_OC_L_DEG_ADDR                                 MT6392_SPK_CON6
#define MT6392_PMIC_SPK_AB_OC_L_DEG_MASK                                 0x1
#define MT6392_PMIC_SPK_AB_OC_L_DEG_SHIFT                                15
#define MT6392_PMIC_SPK_TD1_ADDR                                         MT6392_SPK_CON7
#define MT6392_PMIC_SPK_TD1_MASK                                         0xF
#define MT6392_PMIC_SPK_TD1_SHIFT                                        0
#define MT6392_PMIC_SPK_TD2_ADDR                                         MT6392_SPK_CON7
#define MT6392_PMIC_SPK_TD2_MASK                                         0xF
#define MT6392_PMIC_SPK_TD2_SHIFT                                        4
#define MT6392_PMIC_SPK_TD3_ADDR                                         MT6392_SPK_CON7
#define MT6392_PMIC_SPK_TD3_MASK                                         0xF
#define MT6392_PMIC_SPK_TD3_SHIFT                                        8
#define MT6392_PMIC_SPK_TRIM_DIV_ADDR                                    MT6392_SPK_CON7
#define MT6392_PMIC_SPK_TRIM_DIV_MASK                                    0x7
#define MT6392_PMIC_SPK_TRIM_DIV_SHIFT                                   12
#define MT6392_PMIC_RG_BTL_SET_ADDR                                      MT6392_SPK_CON8
#define MT6392_PMIC_RG_BTL_SET_MASK                                      0x3
#define MT6392_PMIC_RG_BTL_SET_SHIFT                                     0
#define MT6392_PMIC_RG_SPK_IBIAS_SEL_ADDR                                MT6392_SPK_CON8
#define MT6392_PMIC_RG_SPK_IBIAS_SEL_MASK                                0x3
#define MT6392_PMIC_RG_SPK_IBIAS_SEL_SHIFT                               2
#define MT6392_PMIC_RG_SPK_CCODE_ADDR                                    MT6392_SPK_CON8
#define MT6392_PMIC_RG_SPK_CCODE_MASK                                    0xF
#define MT6392_PMIC_RG_SPK_CCODE_SHIFT                                   4
#define MT6392_PMIC_RG_SPK_EN_VIEW_VCM_ADDR                              MT6392_SPK_CON8
#define MT6392_PMIC_RG_SPK_EN_VIEW_VCM_MASK                              0x1
#define MT6392_PMIC_RG_SPK_EN_VIEW_VCM_SHIFT                             8
#define MT6392_PMIC_RG_SPK_EN_VIEW_CLK_ADDR                              MT6392_SPK_CON8
#define MT6392_PMIC_RG_SPK_EN_VIEW_CLK_MASK                              0x1
#define MT6392_PMIC_RG_SPK_EN_VIEW_CLK_SHIFT                             9
#define MT6392_PMIC_RG_SPK_VCM_SEL_ADDR                                  MT6392_SPK_CON8
#define MT6392_PMIC_RG_SPK_VCM_SEL_MASK                                  0x1
#define MT6392_PMIC_RG_SPK_VCM_SEL_SHIFT                                 10
#define MT6392_PMIC_RG_SPK_VCM_IBSEL_ADDR                                MT6392_SPK_CON8
#define MT6392_PMIC_RG_SPK_VCM_IBSEL_MASK                                0x1
#define MT6392_PMIC_RG_SPK_VCM_IBSEL_SHIFT                               11
#define MT6392_PMIC_RG_SPK_FBRC_EN_ADDR                                  MT6392_SPK_CON8
#define MT6392_PMIC_RG_SPK_FBRC_EN_MASK                                  0x1
#define MT6392_PMIC_RG_SPK_FBRC_EN_SHIFT                                 12
#define MT6392_PMIC_RG_SPKAB_OVDRV_ADDR                                  MT6392_SPK_CON8
#define MT6392_PMIC_RG_SPKAB_OVDRV_MASK                                  0x1
#define MT6392_PMIC_RG_SPKAB_OVDRV_SHIFT                                 13
#define MT6392_PMIC_RG_SPK_OCTH_D_ADDR                                   MT6392_SPK_CON8
#define MT6392_PMIC_RG_SPK_OCTH_D_MASK                                   0x1
#define MT6392_PMIC_RG_SPK_OCTH_D_SHIFT                                  14
#define MT6392_PMIC_RG_SPK_RSV_ADDR                                      MT6392_SPK_CON9
#define MT6392_PMIC_RG_SPK_RSV_MASK                                      0xFF
#define MT6392_PMIC_RG_SPK_RSV_SHIFT                                     0
#define MT6392_PMIC_RG_SPKPGA_GAIN_ADDR                                  MT6392_SPK_CON9
#define MT6392_PMIC_RG_SPKPGA_GAIN_MASK                                  0xF
#define MT6392_PMIC_RG_SPKPGA_GAIN_SHIFT                                 8
#define MT6392_PMIC_SPK_RSV0_ADDR                                        MT6392_SPK_CON9
#define MT6392_PMIC_SPK_RSV0_MASK                                        0x1
#define MT6392_PMIC_SPK_RSV0_SHIFT                                       12
#define MT6392_PMIC_SPK_VCM_FAST_EN_ADDR                                 MT6392_SPK_CON9
#define MT6392_PMIC_SPK_VCM_FAST_EN_MASK                                 0x1
#define MT6392_PMIC_SPK_VCM_FAST_EN_SHIFT                                13
#define MT6392_PMIC_SPK_TEST_MODE0_ADDR                                  MT6392_SPK_CON9
#define MT6392_PMIC_SPK_TEST_MODE0_MASK                                  0x1
#define MT6392_PMIC_SPK_TEST_MODE0_SHIFT                                 14
#define MT6392_PMIC_SPK_TEST_MODE1_ADDR                                  MT6392_SPK_CON9
#define MT6392_PMIC_SPK_TEST_MODE1_MASK                                  0x1
#define MT6392_PMIC_SPK_TEST_MODE1_SHIFT                                 15
#define MT6392_PMIC_RG_SPK_ISENSE_REFSEL_ADDR                            MT6392_SPK_CON10
#define MT6392_PMIC_RG_SPK_ISENSE_REFSEL_MASK                            0x7
#define MT6392_PMIC_RG_SPK_ISENSE_REFSEL_SHIFT                           0
#define MT6392_PMIC_RG_SPK_ISENSE_GAINSEL_ADDR                           MT6392_SPK_CON10
#define MT6392_PMIC_RG_SPK_ISENSE_GAINSEL_MASK                           0x7
#define MT6392_PMIC_RG_SPK_ISENSE_GAINSEL_SHIFT                          4
#define MT6392_PMIC_RG_SPK_ISENSE_PDRESET_ADDR                           MT6392_SPK_CON10
#define MT6392_PMIC_RG_SPK_ISENSE_PDRESET_MASK                           0x1
#define MT6392_PMIC_RG_SPK_ISENSE_PDRESET_SHIFT                          8
#define MT6392_PMIC_RG_SPK_ISENSE_EN_ADDR                                MT6392_SPK_CON10
#define MT6392_PMIC_RG_SPK_ISENSE_EN_MASK                                0x1
#define MT6392_PMIC_RG_SPK_ISENSE_EN_SHIFT                               9
#define MT6392_PMIC_RG_SPK_ISENSE_TEST_EN_ADDR                           MT6392_SPK_CON10
#define MT6392_PMIC_RG_SPK_ISENSE_TEST_EN_MASK                           0x1
#define MT6392_PMIC_RG_SPK_ISENSE_TEST_EN_SHIFT                          10
#define MT6392_PMIC_SPK_TD_WAIT_ADDR                                     MT6392_SPK_CON11
#define MT6392_PMIC_SPK_TD_WAIT_MASK                                     0x7
#define MT6392_PMIC_SPK_TD_WAIT_SHIFT                                    0
#define MT6392_PMIC_SPK_TD_DONE_ADDR                                     MT6392_SPK_CON11
#define MT6392_PMIC_SPK_TD_DONE_MASK                                     0x7
#define MT6392_PMIC_SPK_TD_DONE_SHIFT                                    4
#define MT6392_PMIC_SPK_EN_MODE_ADDR                                     MT6392_SPK_CON12
#define MT6392_PMIC_SPK_EN_MODE_MASK                                     0x1
#define MT6392_PMIC_SPK_EN_MODE_SHIFT                                    0
#define MT6392_PMIC_SPK_VCM_FAST_SW_ADDR                                 MT6392_SPK_CON12
#define MT6392_PMIC_SPK_VCM_FAST_SW_MASK                                 0x1
#define MT6392_PMIC_SPK_VCM_FAST_SW_SHIFT                                1
#define MT6392_PMIC_SPK_RST_L_SW_ADDR                                    MT6392_SPK_CON12
#define MT6392_PMIC_SPK_RST_L_SW_MASK                                    0x1
#define MT6392_PMIC_SPK_RST_L_SW_SHIFT                                   3
#define MT6392_PMIC_SPKMODE_L_SW_ADDR                                    MT6392_SPK_CON12
#define MT6392_PMIC_SPKMODE_L_SW_MASK                                    0x1
#define MT6392_PMIC_SPKMODE_L_SW_SHIFT                                   5
#define MT6392_PMIC_SPK_DEPOP_EN_L_SW_ADDR                               MT6392_SPK_CON12
#define MT6392_PMIC_SPK_DEPOP_EN_L_SW_MASK                               0x1
#define MT6392_PMIC_SPK_DEPOP_EN_L_SW_SHIFT                              7
#define MT6392_PMIC_SPK_EN_L_SW_ADDR                                     MT6392_SPK_CON12
#define MT6392_PMIC_SPK_EN_L_SW_MASK                                     0x1
#define MT6392_PMIC_SPK_EN_L_SW_SHIFT                                    9
#define MT6392_PMIC_SPK_OUTSTG_EN_L_SW_ADDR                              MT6392_SPK_CON12
#define MT6392_PMIC_SPK_OUTSTG_EN_L_SW_MASK                              0x1
#define MT6392_PMIC_SPK_OUTSTG_EN_L_SW_SHIFT                             11
#define MT6392_PMIC_SPK_TRIM_EN_L_SW_ADDR                                MT6392_SPK_CON12
#define MT6392_PMIC_SPK_TRIM_EN_L_SW_MASK                                0x1
#define MT6392_PMIC_SPK_TRIM_EN_L_SW_SHIFT                               13
#define MT6392_PMIC_SPK_TRIM_STOP_L_SW_ADDR                              MT6392_SPK_CON12
#define MT6392_PMIC_SPK_TRIM_STOP_L_SW_MASK                              0x1
#define MT6392_PMIC_SPK_TRIM_STOP_L_SW_SHIFT                             15
#define MT6392_PMIC_VADC18_PG_H2L_EN_ADDR                                MT6392_STRUP_CON12
#define MT6392_PMIC_VADC18_PG_H2L_EN_MASK                                0x1
#define MT6392_PMIC_VADC18_PG_H2L_EN_SHIFT                               0
#define MT6392_PMIC_VCORE_PG_H2L_EN_ADDR                                 MT6392_STRUP_CON12
#define MT6392_PMIC_VCORE_PG_H2L_EN_MASK                                 0x1
#define MT6392_PMIC_VCORE_PG_H2L_EN_SHIFT                                1
#define MT6392_PMIC_VPROC_PG_H2L_EN_ADDR                                 MT6392_STRUP_CON12
#define MT6392_PMIC_VPROC_PG_H2L_EN_MASK                                 0x1
#define MT6392_PMIC_VPROC_PG_H2L_EN_SHIFT                                2
#define MT6392_PMIC_VSYS_PG_H2L_EN_ADDR                                  MT6392_STRUP_CON12
#define MT6392_PMIC_VSYS_PG_H2L_EN_MASK                                  0x1
#define MT6392_PMIC_VSYS_PG_H2L_EN_SHIFT                                 3
#define MT6392_PMIC_VIO18_PG_H2L_EN_ADDR                                 MT6392_STRUP_CON12
#define MT6392_PMIC_VIO18_PG_H2L_EN_MASK                                 0x1
#define MT6392_PMIC_VIO18_PG_H2L_EN_SHIFT                                4
#define MT6392_PMIC_VIO28_PG_H2L_EN_ADDR                                 MT6392_STRUP_CON12
#define MT6392_PMIC_VIO28_PG_H2L_EN_MASK                                 0x1
#define MT6392_PMIC_VIO28_PG_H2L_EN_SHIFT                                5
#define MT6392_PMIC_VGP2_PG_H2L_EN_ADDR                                  MT6392_STRUP_CON12
#define MT6392_PMIC_VGP2_PG_H2L_EN_MASK                                  0x1
#define MT6392_PMIC_VGP2_PG_H2L_EN_SHIFT                                 6
#define MT6392_PMIC_VEMC33_PG_H2L_EN_ADDR                                MT6392_STRUP_CON12
#define MT6392_PMIC_VEMC33_PG_H2L_EN_MASK                                0x1
#define MT6392_PMIC_VEMC33_PG_H2L_EN_SHIFT                               7
#define MT6392_PMIC_VM25_PG_H2L_EN_ADDR                                  MT6392_STRUP_CON12
#define MT6392_PMIC_VM25_PG_H2L_EN_MASK                                  0x1
#define MT6392_PMIC_VM25_PG_H2L_EN_SHIFT                                 8
#define MT6392_PMIC_VM_PG_H2L_EN_ADDR                                    MT6392_STRUP_CON12
#define MT6392_PMIC_VM_PG_H2L_EN_MASK                                    0x1
#define MT6392_PMIC_VM_PG_H2L_EN_SHIFT                                   9
#define MT6392_PMIC_VUSB_PG_H2L_EN_ADDR                                  MT6392_STRUP_CON12
#define MT6392_PMIC_VUSB_PG_H2L_EN_MASK                                  0x1
#define MT6392_PMIC_VUSB_PG_H2L_EN_SHIFT                                 10
#define MT6392_PMIC_VMC_PG_H2L_EN_ADDR                                   MT6392_STRUP_CON12
#define MT6392_PMIC_VMC_PG_H2L_EN_MASK                                   0x1
#define MT6392_PMIC_VMC_PG_H2L_EN_SHIFT                                  11
#define MT6392_PMIC_VMCH_PG_H2L_EN_ADDR                                  MT6392_STRUP_CON12
#define MT6392_PMIC_VMCH_PG_H2L_EN_MASK                                  0x1
#define MT6392_PMIC_VMCH_PG_H2L_EN_SHIFT                                 12
#define MT6392_PMIC_VXO22_PG_H2L_EN_ADDR                                 MT6392_STRUP_CON12
#define MT6392_PMIC_VXO22_PG_H2L_EN_MASK                                 0x1
#define MT6392_PMIC_VXO22_PG_H2L_EN_SHIFT                                13
#define MT6392_PMIC_STRUP_CON12_RSV0_ADDR                                MT6392_STRUP_CON12
#define MT6392_PMIC_STRUP_CON12_RSV0_MASK                                0x3
#define MT6392_PMIC_STRUP_CON12_RSV0_SHIFT                               14
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_SEL_ADDR                        MT6392_STRUP_CON13
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_SEL_MASK                        0x3
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_SEL_SHIFT                       0
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_TD_ADDR                         MT6392_STRUP_CON13
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_TD_MASK                         0x3
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_TD_SHIFT                        2
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_EN_ADDR                         MT6392_STRUP_CON13
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_EN_MASK                         0x1
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_EN_SHIFT                        4
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_CHR_CTRL_ADDR                   MT6392_STRUP_CON13
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_CHR_CTRL_MASK                   0x1
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_CHR_CTRL_SHIFT                  5
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_ADDR                MT6392_STRUP_CON13
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_MASK                0x1
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_SHIFT               6
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_PWRBB_CTRL_ADDR                 MT6392_STRUP_CON13
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_PWRBB_CTRL_MASK                 0x1
#define MT6392_PMIC_STRUP_LONG_PRESS_EXT_PWRBB_CTRL_SHIFT                7
#define MT6392_PMIC_STRUP_PWRKEY_COUNT_RESET_ADDR                        MT6392_STRUP_CON14
#define MT6392_PMIC_STRUP_PWRKEY_COUNT_RESET_MASK                        0x1
#define MT6392_PMIC_STRUP_PWRKEY_COUNT_RESET_SHIFT                       0
#define MT6392_PMIC_STRUP_LONG_PRESS_RESET_EXTEND_ADDR                   MT6392_STRUP_CON15
#define MT6392_PMIC_STRUP_LONG_PRESS_RESET_EXTEND_MASK                   0x1
#define MT6392_PMIC_STRUP_LONG_PRESS_RESET_EXTEND_SHIFT                  0
#define MT6392_PMIC_VCORE_OC_PDN_ENB_ADDR                                MT6392_STRUP_CON16
#define MT6392_PMIC_VCORE_OC_PDN_ENB_MASK                                0x1
#define MT6392_PMIC_VCORE_OC_PDN_ENB_SHIFT                               0
#define MT6392_PMIC_VPROC_OC_PDN_ENB_ADDR                                MT6392_STRUP_CON16
#define MT6392_PMIC_VPROC_OC_PDN_ENB_MASK                                0x1
#define MT6392_PMIC_VPROC_OC_PDN_ENB_SHIFT                               1
#define MT6392_PMIC_VSYS_OC_PDN_ENB_ADDR                                 MT6392_STRUP_CON16
#define MT6392_PMIC_VSYS_OC_PDN_ENB_MASK                                 0x1
#define MT6392_PMIC_VSYS_OC_PDN_ENB_SHIFT                                2
#define MT6392_PMIC_STRUP_PWROFF_STATUS_CLR_ADDR                         MT6392_STRUP_CON17
#define MT6392_PMIC_STRUP_PWROFF_STATUS_CLR_MASK                         0x1
#define MT6392_PMIC_STRUP_PWROFF_STATUS_CLR_SHIFT                        0
#define MT6392_PMIC_RGS_VADC18_PG_PWROFF_ADDR                            MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VADC18_PG_PWROFF_MASK                            0x1
#define MT6392_PMIC_RGS_VADC18_PG_PWROFF_SHIFT                           0
#define MT6392_PMIC_RGS_VCORE_PG_PWROFF_ADDR                             MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VCORE_PG_PWROFF_MASK                             0x1
#define MT6392_PMIC_RGS_VCORE_PG_PWROFF_SHIFT                            1
#define MT6392_PMIC_RGS_VPROC_PG_PWROFF_ADDR                             MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VPROC_PG_PWROFF_MASK                             0x1
#define MT6392_PMIC_RGS_VPROC_PG_PWROFF_SHIFT                            2
#define MT6392_PMIC_RGS_VSYS_PG_PWROFF_ADDR                              MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VSYS_PG_PWROFF_MASK                              0x1
#define MT6392_PMIC_RGS_VSYS_PG_PWROFF_SHIFT                             3
#define MT6392_PMIC_RGS_VIO18_PG_PWROFF_ADDR                             MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VIO18_PG_PWROFF_MASK                             0x1
#define MT6392_PMIC_RGS_VIO18_PG_PWROFF_SHIFT                            4
#define MT6392_PMIC_RGS_VIO28_PG_PWROFF_ADDR                             MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VIO28_PG_PWROFF_MASK                             0x1
#define MT6392_PMIC_RGS_VIO28_PG_PWROFF_SHIFT                            5
#define MT6392_PMIC_RGS_VGP2_PG_PWROFF_ADDR                              MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VGP2_PG_PWROFF_MASK                              0x1
#define MT6392_PMIC_RGS_VGP2_PG_PWROFF_SHIFT                             6
#define MT6392_PMIC_RGS_VEMC33_PG_PWROFF_ADDR                            MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VEMC33_PG_PWROFF_MASK                            0x1
#define MT6392_PMIC_RGS_VEMC33_PG_PWROFF_SHIFT                           7
#define MT6392_PMIC_RGS_VM25_PG_PWROFF_ADDR                              MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VM25_PG_PWROFF_MASK                              0x1
#define MT6392_PMIC_RGS_VM25_PG_PWROFF_SHIFT                             8
#define MT6392_PMIC_RGS_VM_PG_PWROFF_ADDR                                MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VM_PG_PWROFF_MASK                                0x1
#define MT6392_PMIC_RGS_VM_PG_PWROFF_SHIFT                               9
#define MT6392_PMIC_RGS_VUSB_PG_PWROFF_ADDR                              MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VUSB_PG_PWROFF_MASK                              0x1
#define MT6392_PMIC_RGS_VUSB_PG_PWROFF_SHIFT                             10
#define MT6392_PMIC_RGS_VMC_PG_PWROFF_ADDR                               MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VMC_PG_PWROFF_MASK                               0x1
#define MT6392_PMIC_RGS_VMC_PG_PWROFF_SHIFT                              11
#define MT6392_PMIC_RGS_VMCH_PG_PWROFF_ADDR                              MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VMCH_PG_PWROFF_MASK                              0x1
#define MT6392_PMIC_RGS_VMCH_PG_PWROFF_SHIFT                             12
#define MT6392_PMIC_RGS_VXO22_PG_PWROFF_ADDR                             MT6392_STRUP_CON18
#define MT6392_PMIC_RGS_VXO22_PG_PWROFF_MASK                             0x1
#define MT6392_PMIC_RGS_VXO22_PG_PWROFF_SHIFT                            13
#define MT6392_PMIC_RGS_VCORE_OC_PWROFF_ADDR                             MT6392_STRUP_CON19
#define MT6392_PMIC_RGS_VCORE_OC_PWROFF_MASK                             0x1
#define MT6392_PMIC_RGS_VCORE_OC_PWROFF_SHIFT                            0
#define MT6392_PMIC_RGS_VPROC_OC_PWROFF_ADDR                             MT6392_STRUP_CON19
#define MT6392_PMIC_RGS_VPROC_OC_PWROFF_MASK                             0x1
#define MT6392_PMIC_RGS_VPROC_OC_PWROFF_SHIFT                            1
#define MT6392_PMIC_RGS_VSYS_OC_PWROFF_ADDR                              MT6392_STRUP_CON19
#define MT6392_PMIC_RGS_VSYS_OC_PWROFF_MASK                              0x1
#define MT6392_PMIC_RGS_VSYS_OC_PWROFF_SHIFT                             2
#define MT6392_PMIC_RGS_UVLO_PWROFF_ADDR                                 MT6392_STRUP_CON19
#define MT6392_PMIC_RGS_UVLO_PWROFF_MASK                                 0x1
#define MT6392_PMIC_RGS_UVLO_PWROFF_SHIFT                                3
#define MT6392_PMIC_RGS_THR_PWROFF_ADDR                                  MT6392_STRUP_CON19
#define MT6392_PMIC_RGS_THR_PWROFF_MASK                                  0x1
#define MT6392_PMIC_RGS_THR_PWROFF_SHIFT                                 4
#define MT6392_PMIC_RGS_LONG_PRESS_PWROFF_ADDR                           MT6392_STRUP_CON19
#define MT6392_PMIC_RGS_LONG_PRESS_PWROFF_MASK                           0x1
#define MT6392_PMIC_RGS_LONG_PRESS_PWROFF_SHIFT                          5
#define MT6392_PMIC_RGS_WDTRST_PWROFF_ADDR                               MT6392_STRUP_CON19
#define MT6392_PMIC_RGS_WDTRST_PWROFF_MASK                               0x1
#define MT6392_PMIC_RGS_WDTRST_PWROFF_SHIFT                              6
#define MT6392_PMIC_RGS_RTC_PWRBB_PWROFF_ADDR                            MT6392_STRUP_CON19
#define MT6392_PMIC_RGS_RTC_PWRBB_PWROFF_MASK                            0x1
#define MT6392_PMIC_RGS_RTC_PWRBB_PWROFF_SHIFT                           7
#define MT6392_PMIC_RGS_DDLO_PWROFF_ADDR                                 MT6392_STRUP_CON19
#define MT6392_PMIC_RGS_DDLO_PWROFF_MASK                                 0x1
#define MT6392_PMIC_RGS_DDLO_PWROFF_SHIFT                                8
#define MT6392_PMIC_RGS_PWRCOND_PWROFF_ADDR                              MT6392_STRUP_CON19
#define MT6392_PMIC_RGS_PWRCOND_PWROFF_MASK                              0x1
#define MT6392_PMIC_RGS_PWRCOND_PWROFF_SHIFT                             9
#define MT6392_PMIC_STRUP_PWROFF_HW_CLR_ENB_ADDR                         MT6392_STRUP_CON19
#define MT6392_PMIC_STRUP_PWROFF_HW_CLR_ENB_MASK                         0x1
#define MT6392_PMIC_STRUP_PWROFF_HW_CLR_ENB_SHIFT                        15
#define MT6392_PMIC_STRUP_SWRSV_ADDR                                     MT6392_STRUP_CON20
#define MT6392_PMIC_STRUP_SWRSV_MASK                                     0xFFFF
#define MT6392_PMIC_STRUP_SWRSV_SHIFT                                    0
#define MT6392_PMIC_CID_ADDR                                             MT6392_CID
#define MT6392_PMIC_CID_MASK                                             0xFFFF
#define MT6392_PMIC_CID_SHIFT                                            0
#define MT6392_PMIC_RG_CLKSQ_EN_MONEN_ADDR                               MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_CLKSQ_EN_MONEN_MASK                               0x1
#define MT6392_PMIC_RG_CLKSQ_EN_MONEN_SHIFT                              0
#define MT6392_PMIC_RG_CLKSQ_EN_ADDR                                     MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_CLKSQ_EN_MASK                                     0x1
#define MT6392_PMIC_RG_CLKSQ_EN_SHIFT                                    1
#define MT6392_PMIC_RG_STRUP_75K_DIV2_CK_PDN_ADDR                        MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_STRUP_75K_DIV2_CK_PDN_MASK                        0x1
#define MT6392_PMIC_RG_STRUP_75K_DIV2_CK_PDN_SHIFT                       2
#define MT6392_PMIC_RG_STRUP_75K_CK_PDN_ADDR                             MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_STRUP_75K_CK_PDN_MASK                             0x1
#define MT6392_PMIC_RG_STRUP_75K_CK_PDN_SHIFT                            3
#define MT6392_PMIC_RG_CKPDN0_RSV_4_ADDR                                 MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_CKPDN0_RSV_4_MASK                                 0x1
#define MT6392_PMIC_RG_CKPDN0_RSV_4_SHIFT                                4
#define MT6392_PMIC_RG_RTC_75K_DIV4_CK_PDN_ADDR                          MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_RTC_75K_DIV4_CK_PDN_MASK                          0x1
#define MT6392_PMIC_RG_RTC_75K_DIV4_CK_PDN_SHIFT                         5
#define MT6392_PMIC_RG_RTC_75K_CK_PDN_ADDR                               MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_RTC_75K_CK_PDN_MASK                               0x1
#define MT6392_PMIC_RG_RTC_75K_CK_PDN_SHIFT                              6
#define MT6392_PMIC_RG_RTC_32K_CK_PDN_ADDR                               MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_RTC_32K_CK_PDN_MASK                               0x1
#define MT6392_PMIC_RG_RTC_32K_CK_PDN_SHIFT                              7
#define MT6392_PMIC_RG_PCHR_32K_CK_PDN_ADDR                              MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_PCHR_32K_CK_PDN_MASK                              0x1
#define MT6392_PMIC_RG_PCHR_32K_CK_PDN_SHIFT                             8
#define MT6392_PMIC_RG_LDOSTB_1M_CK_PDN_ADDR                             MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_LDOSTB_1M_CK_PDN_MASK                             0x1
#define MT6392_PMIC_RG_LDOSTB_1M_CK_PDN_SHIFT                            9
#define MT6392_PMIC_RG_INTRP_CK_PDN_ADDR                                 MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_INTRP_CK_PDN_MASK                                 0x1
#define MT6392_PMIC_RG_INTRP_CK_PDN_SHIFT                                10
#define MT6392_PMIC_RG_TRIM_75K_CK_PDN_ADDR                              MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_TRIM_75K_CK_PDN_MASK                              0x1
#define MT6392_PMIC_RG_TRIM_75K_CK_PDN_SHIFT                             11
#define MT6392_PMIC_RG_BUCK_1M_CK_PDN_ADDR                               MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_BUCK_1M_CK_PDN_MASK                               0x1
#define MT6392_PMIC_RG_BUCK_1M_CK_PDN_SHIFT                              12
#define MT6392_PMIC_RG_BUCK_CK_PDN_ADDR                                  MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_BUCK_CK_PDN_MASK                                  0x1
#define MT6392_PMIC_RG_BUCK_CK_PDN_SHIFT                                 13
#define MT6392_PMIC_RG_BUCK_ANA_CK_PDN_ADDR                              MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_BUCK_ANA_CK_PDN_MASK                              0x1
#define MT6392_PMIC_RG_BUCK_ANA_CK_PDN_SHIFT                             14
#define MT6392_PMIC_RG_BUCK32K_PDN_ADDR                                  MT6392_TOP_CKPDN0
#define MT6392_PMIC_RG_BUCK32K_PDN_MASK                                  0x1
#define MT6392_PMIC_RG_BUCK32K_PDN_SHIFT                                 15
#define MT6392_PMIC_TOP_CKPDN0_SET_ADDR                                  MT6392_TOP_CKPDN0_SET
#define MT6392_PMIC_TOP_CKPDN0_SET_MASK                                  0xFFFF
#define MT6392_PMIC_TOP_CKPDN0_SET_SHIFT                                 0
#define MT6392_PMIC_TOP_CKPDN0_CLR_ADDR                                  MT6392_TOP_CKPDN0_CLR
#define MT6392_PMIC_TOP_CKPDN0_CLR_MASK                                  0xFFFF
#define MT6392_PMIC_TOP_CKPDN0_CLR_SHIFT                                 0
#define MT6392_PMIC_RG_STRUP_6M_PDN_ADDR                                 MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_STRUP_6M_PDN_MASK                                 0x1
#define MT6392_PMIC_RG_STRUP_6M_PDN_SHIFT                                0
#define MT6392_PMIC_RG_SPK_PWM_DIV_PDN_ADDR                              MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_SPK_PWM_DIV_PDN_MASK                              0x1
#define MT6392_PMIC_RG_SPK_PWM_DIV_PDN_SHIFT                             1
#define MT6392_PMIC_RG_SPK_DIV_PDN_ADDR                                  MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_SPK_DIV_PDN_MASK                                  0x1
#define MT6392_PMIC_RG_SPK_DIV_PDN_SHIFT                                 2
#define MT6392_PMIC_RG_SPK_CK_PDN_ADDR                                   MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_SPK_CK_PDN_MASK                                   0x1
#define MT6392_PMIC_RG_SPK_CK_PDN_SHIFT                                  3
#define MT6392_PMIC_RG_PWMOC_CK_PDN_ADDR                                 MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_PWMOC_CK_PDN_MASK                                 0x1
#define MT6392_PMIC_RG_PWMOC_CK_PDN_SHIFT                                4
#define MT6392_PMIC_RG_FQMTR_PDN_ADDR                                    MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_FQMTR_PDN_MASK                                    0x1
#define MT6392_PMIC_RG_FQMTR_PDN_SHIFT                                   5
#define MT6392_PMIC_RG_FQMTR_32K_CK_PDN_ADDR                             MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_FQMTR_32K_CK_PDN_MASK                             0x1
#define MT6392_PMIC_RG_FQMTR_32K_CK_PDN_SHIFT                            6
#define MT6392_PMIC_RG_TOP_CKPDN1_RSV_7_ADDR                             MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_TOP_CKPDN1_RSV_7_MASK                             0x1
#define MT6392_PMIC_RG_TOP_CKPDN1_RSV_7_SHIFT                            7
#define MT6392_PMIC_RG_TOP_CKPDN1_RSV_8_ADDR                             MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_TOP_CKPDN1_RSV_8_MASK                             0x1
#define MT6392_PMIC_RG_TOP_CKPDN1_RSV_8_SHIFT                            8
#define MT6392_PMIC_RG_RTCDET_CK_PDN_ADDR                                MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_RTCDET_CK_PDN_MASK                                0x1
#define MT6392_PMIC_RG_RTCDET_CK_PDN_SHIFT                               9
#define MT6392_PMIC_RG_RTC_MCLK_PDN_ADDR                                 MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_RTC_MCLK_PDN_MASK                                 0x1
#define MT6392_PMIC_RG_RTC_MCLK_PDN_SHIFT                                10
#define MT6392_PMIC_RG_SMPS_CK_DIV_PDN_ADDR                              MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_SMPS_CK_DIV_PDN_MASK                              0x1
#define MT6392_PMIC_RG_SMPS_CK_DIV_PDN_SHIFT                             11
#define MT6392_PMIC_RG_EFUSE_CK_PDN_ADDR                                 MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_EFUSE_CK_PDN_MASK                                 0x1
#define MT6392_PMIC_RG_EFUSE_CK_PDN_SHIFT                                12
#define MT6392_PMIC_RG_RTC32K_1V8_PDN_ADDR                               MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_RTC32K_1V8_PDN_MASK                               0x1
#define MT6392_PMIC_RG_RTC32K_1V8_PDN_SHIFT                              13
#define MT6392_PMIC_RG_CKPDN1_RSV_15_14_ADDR                             MT6392_TOP_CKPDN1
#define MT6392_PMIC_RG_CKPDN1_RSV_15_14_MASK                             0x3
#define MT6392_PMIC_RG_CKPDN1_RSV_15_14_SHIFT                            14
#define MT6392_PMIC_TOP_CKPDN1_SET_ADDR                                  MT6392_TOP_CKPDN1_SET
#define MT6392_PMIC_TOP_CKPDN1_SET_MASK                                  0xFFFF
#define MT6392_PMIC_TOP_CKPDN1_SET_SHIFT                                 0
#define MT6392_PMIC_TOP_CKPDN1_CLR_ADDR                                  MT6392_TOP_CKPDN1_CLR
#define MT6392_PMIC_TOP_CKPDN1_CLR_MASK                                  0xFFFF
#define MT6392_PMIC_TOP_CKPDN1_CLR_SHIFT                                 0
#define MT6392_PMIC_RG_TOP_CKPDN2_RSV_0_ADDR                             MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_TOP_CKPDN2_RSV_0_MASK                             0x1
#define MT6392_PMIC_RG_TOP_CKPDN2_RSV_0_SHIFT                            0
#define MT6392_PMIC_RG_TOP_CKPDN2_RSV_1_ADDR                             MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_TOP_CKPDN2_RSV_1_MASK                             0x1
#define MT6392_PMIC_RG_TOP_CKPDN2_RSV_1_SHIFT                            1
#define MT6392_PMIC_RG_TOP_CKPDN2_RSV_2_ADDR                             MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_TOP_CKPDN2_RSV_2_MASK                             0x1
#define MT6392_PMIC_RG_TOP_CKPDN2_RSV_2_SHIFT                            2
#define MT6392_PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_ADDR                       MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_MASK                       0x1
#define MT6392_PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_SHIFT                      3
#define MT6392_PMIC_RG_AUXADC_CK_PDN_HWEN_ADDR                           MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_AUXADC_CK_PDN_HWEN_MASK                           0x1
#define MT6392_PMIC_RG_AUXADC_CK_PDN_HWEN_SHIFT                          4
#define MT6392_PMIC_RG_AUXADC_CK_PDN_ADDR                                MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_AUXADC_CK_PDN_MASK                                0x1
#define MT6392_PMIC_RG_AUXADC_CK_PDN_SHIFT                               5
#define MT6392_PMIC_RG_AUXADC_1M_CK_PDN_ADDR                             MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_AUXADC_1M_CK_PDN_MASK                             0x1
#define MT6392_PMIC_RG_AUXADC_1M_CK_PDN_SHIFT                            6
#define MT6392_PMIC_RG_TOP_CKPDN2_RSV_7_ADDR                             MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_TOP_CKPDN2_RSV_7_MASK                             0x1
#define MT6392_PMIC_RG_TOP_CKPDN2_RSV_7_SHIFT                            7
#define MT6392_PMIC_RG_TYPE_C_CSR_CK_PDN_ADDR                            MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_TYPE_C_CSR_CK_PDN_MASK                            0x1
#define MT6392_PMIC_RG_TYPE_C_CSR_CK_PDN_SHIFT                           8
#define MT6392_PMIC_RG_TYPE_C_CC_CK_PDN_ADDR                             MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_TYPE_C_CC_CK_PDN_MASK                             0x1
#define MT6392_PMIC_RG_TYPE_C_CC_CK_PDN_SHIFT                            9
#define MT6392_PMIC_RG_AUXADC_32K_CK_PDN_ADDR                            MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_AUXADC_32K_CK_PDN_MASK                            0x1
#define MT6392_PMIC_RG_AUXADC_32K_CK_PDN_SHIFT                           10
#define MT6392_PMIC_RG_AUXADC_RNG_CK_PDN_ADDR                            MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_AUXADC_RNG_CK_PDN_MASK                            0x1
#define MT6392_PMIC_RG_AUXADC_RNG_CK_PDN_SHIFT                           11
#define MT6392_PMIC_RG_AUXADC_RNG_HW_MODE_ADDR                           MT6392_TOP_CKPDN2
#define MT6392_PMIC_RG_AUXADC_RNG_HW_MODE_MASK                           0x1
#define MT6392_PMIC_RG_AUXADC_RNG_HW_MODE_SHIFT                          12
#define MT6392_PMIC_TOP_CKPDN2_SET_ADDR                                  MT6392_TOP_CKPDN2_SET
#define MT6392_PMIC_TOP_CKPDN2_SET_MASK                                  0xFFFF
#define MT6392_PMIC_TOP_CKPDN2_SET_SHIFT                                 0
#define MT6392_PMIC_TOP_CKPDN2_CLR_ADDR                                  MT6392_TOP_CKPDN2_CLR
#define MT6392_PMIC_TOP_CKPDN2_CLR_MASK                                  0xFFFF
#define MT6392_PMIC_TOP_CKPDN2_CLR_SHIFT                                 0
#define MT6392_PMIC_RG_EFUSE_MAN_RST_ADDR                                MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_EFUSE_MAN_RST_MASK                                0x1
#define MT6392_PMIC_RG_EFUSE_MAN_RST_SHIFT                               0
#define MT6392_PMIC_RG_AUXADC_RST_ADDR                                   MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_AUXADC_RST_MASK                                   0x1
#define MT6392_PMIC_RG_AUXADC_RST_SHIFT                                  1
#define MT6392_PMIC_RG_RST_CON_RSV_2_ADDR                                MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_RST_CON_RSV_2_MASK                                0x1
#define MT6392_PMIC_RG_RST_CON_RSV_2_SHIFT                               2
#define MT6392_PMIC_RG_ACCDET_RST_ADDR                                   MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_ACCDET_RST_MASK                                   0x1
#define MT6392_PMIC_RG_ACCDET_RST_SHIFT                                  4
#define MT6392_PMIC_RG_SPK_RST_ADDR                                      MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_SPK_RST_MASK                                      0x1
#define MT6392_PMIC_RG_SPK_RST_SHIFT                                     5
#define MT6392_PMIC_RG_RST_CON_RSV_6_ADDR                                MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_RST_CON_RSV_6_MASK                                0x1
#define MT6392_PMIC_RG_RST_CON_RSV_6_SHIFT                               6
#define MT6392_PMIC_RG_RTC_RST_ADDR                                      MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_RTC_RST_MASK                                      0x1
#define MT6392_PMIC_RG_RTC_RST_SHIFT                                     7
#define MT6392_PMIC_RG_FQMTR_RST_ADDR                                    MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_FQMTR_RST_MASK                                    0x1
#define MT6392_PMIC_RG_FQMTR_RST_SHIFT                                   8
#define MT6392_PMIC_RG_AUXADC_REG_RST_ADDR                               MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_AUXADC_REG_RST_MASK                               0x1
#define MT6392_PMIC_RG_AUXADC_REG_RST_SHIFT                              9
#define MT6392_PMIC_RG_TYPE_C_CC_RST_ADDR                                MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_TYPE_C_CC_RST_MASK                                0x1
#define MT6392_PMIC_RG_TYPE_C_CC_RST_SHIFT                               10
#define MT6392_PMIC_RG_CLK_TRIM_RST_ADDR                                 MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_CLK_TRIM_RST_MASK                                 0x1
#define MT6392_PMIC_RG_CLK_TRIM_RST_SHIFT                                11
#define MT6392_PMIC_RG_STRUP_LONG_PRESS_RST_ADDR                         MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_STRUP_LONG_PRESS_RST_MASK                         0x1
#define MT6392_PMIC_RG_STRUP_LONG_PRESS_RST_SHIFT                        12
#define MT6392_PMIC_RG_TOP_RST_CON_RSV_15_13_ADDR                        MT6392_TOP_RST_CON
#define MT6392_PMIC_RG_TOP_RST_CON_RSV_15_13_MASK                        0x7
#define MT6392_PMIC_RG_TOP_RST_CON_RSV_15_13_SHIFT                       13
#define MT6392_PMIC_TOP_RST_CON_SET_ADDR                                 MT6392_TOP_RST_CON_SET
#define MT6392_PMIC_TOP_RST_CON_SET_MASK                                 0xFFFF
#define MT6392_PMIC_TOP_RST_CON_SET_SHIFT                                0
#define MT6392_PMIC_TOP_RST_CON_CLR_ADDR                                 MT6392_TOP_RST_CON_CLR
#define MT6392_PMIC_TOP_RST_CON_CLR_MASK                                 0xFFFF
#define MT6392_PMIC_TOP_RST_CON_CLR_SHIFT                                0
#define MT6392_PMIC_RG_AP_RST_DIS_ADDR                                   MT6392_TOP_RST_MISC
#define MT6392_PMIC_RG_AP_RST_DIS_MASK                                   0x1
#define MT6392_PMIC_RG_AP_RST_DIS_SHIFT                                  0
#define MT6392_PMIC_RG_SYSRSTB_EN_ADDR                                   MT6392_TOP_RST_MISC
#define MT6392_PMIC_RG_SYSRSTB_EN_MASK                                   0x1
#define MT6392_PMIC_RG_SYSRSTB_EN_SHIFT                                  1
#define MT6392_PMIC_RG_STRUP_MAN_RST_EN_ADDR                             MT6392_TOP_RST_MISC
#define MT6392_PMIC_RG_STRUP_MAN_RST_EN_MASK                             0x1
#define MT6392_PMIC_RG_STRUP_MAN_RST_EN_SHIFT                            2
#define MT6392_PMIC_RG_NEWLDO_RSTB_EN_ADDR                               MT6392_TOP_RST_MISC
#define MT6392_PMIC_RG_NEWLDO_RSTB_EN_MASK                               0x1
#define MT6392_PMIC_RG_NEWLDO_RSTB_EN_SHIFT                              3
#define MT6392_PMIC_RG_RST_PART_SEL_ADDR                                 MT6392_TOP_RST_MISC
#define MT6392_PMIC_RG_RST_PART_SEL_MASK                                 0x1
#define MT6392_PMIC_RG_RST_PART_SEL_SHIFT                                4
#define MT6392_PMIC_RG_HOMEKEY_RST_EN_ADDR                               MT6392_TOP_RST_MISC
#define MT6392_PMIC_RG_HOMEKEY_RST_EN_MASK                               0x1
#define MT6392_PMIC_RG_HOMEKEY_RST_EN_SHIFT                              5
#define MT6392_PMIC_RG_PWRKEY_RST_EN_ADDR                                MT6392_TOP_RST_MISC
#define MT6392_PMIC_RG_PWRKEY_RST_EN_MASK                                0x1
#define MT6392_PMIC_RG_PWRKEY_RST_EN_SHIFT                               6
#define MT6392_PMIC_RG_PWRRST_TMR_DIS_ADDR                               MT6392_TOP_RST_MISC
#define MT6392_PMIC_RG_PWRRST_TMR_DIS_MASK                               0x1
#define MT6392_PMIC_RG_PWRRST_TMR_DIS_SHIFT                              7
#define MT6392_PMIC_RG_PWRKEY_RST_TD_ADDR                                MT6392_TOP_RST_MISC
#define MT6392_PMIC_RG_PWRKEY_RST_TD_MASK                                0x3
#define MT6392_PMIC_RG_PWRKEY_RST_TD_SHIFT                               8
#define MT6392_PMIC_RG_LONG_PRESS_EXT_EN_ADDR                            MT6392_TOP_RST_MISC
#define MT6392_PMIC_RG_LONG_PRESS_EXT_EN_MASK                            0x1
#define MT6392_PMIC_RG_LONG_PRESS_EXT_EN_SHIFT                           10
#define MT6392_PMIC_RG_RST_MISC_RSV_15_11_ADDR                           MT6392_TOP_RST_MISC
#define MT6392_PMIC_RG_RST_MISC_RSV_15_11_MASK                           0x1F
#define MT6392_PMIC_RG_RST_MISC_RSV_15_11_SHIFT                          11
#define MT6392_PMIC_TOP_RST_MISC_SET_ADDR                                MT6392_TOP_RST_MISC_SET
#define MT6392_PMIC_TOP_RST_MISC_SET_MASK                                0xFFFF
#define MT6392_PMIC_TOP_RST_MISC_SET_SHIFT                               0
#define MT6392_PMIC_TOP_RST_MISC_CLR_ADDR                                MT6392_TOP_RST_MISC_CLR
#define MT6392_PMIC_TOP_RST_MISC_CLR_MASK                                0xFFFF
#define MT6392_PMIC_TOP_RST_MISC_CLR_SHIFT                               0
#define MT6392_PMIC_RG_SRCLKEN_EN_ADDR                                   MT6392_TOP_CKCON0
#define MT6392_PMIC_RG_SRCLKEN_EN_MASK                                   0x1
#define MT6392_PMIC_RG_SRCLKEN_EN_SHIFT                                  0
#define MT6392_PMIC_RG_OSC_SEL_ADDR                                      MT6392_TOP_CKCON0
#define MT6392_PMIC_RG_OSC_SEL_MASK                                      0x1
#define MT6392_PMIC_RG_OSC_SEL_SHIFT                                     2
#define MT6392_PMIC_RG_TOP_CKCON0_RSV_3_ADDR                             MT6392_TOP_CKCON0
#define MT6392_PMIC_RG_TOP_CKCON0_RSV_3_MASK                             0x1
#define MT6392_PMIC_RG_TOP_CKCON0_RSV_3_SHIFT                            3
#define MT6392_PMIC_RG_SRCLKEN_HW_MODE_ADDR                              MT6392_TOP_CKCON0
#define MT6392_PMIC_RG_SRCLKEN_HW_MODE_MASK                              0x1
#define MT6392_PMIC_RG_SRCLKEN_HW_MODE_SHIFT                             4
#define MT6392_PMIC_RG_OSC_HW_MODE_ADDR                                  MT6392_TOP_CKCON0
#define MT6392_PMIC_RG_OSC_HW_MODE_MASK                                  0x1
#define MT6392_PMIC_RG_OSC_HW_MODE_SHIFT                                 5
#define MT6392_PMIC_RG_OSC_HW_SRC_SEL_ADDR                               MT6392_TOP_CKCON0
#define MT6392_PMIC_RG_OSC_HW_SRC_SEL_MASK                               0x1
#define MT6392_PMIC_RG_OSC_HW_SRC_SEL_SHIFT                              6
#define MT6392_PMIC_RG_AUXADC_CK_HW_MODE_ADDR                            MT6392_TOP_CKCON0
#define MT6392_PMIC_RG_AUXADC_CK_HW_MODE_MASK                            0x1
#define MT6392_PMIC_RG_AUXADC_CK_HW_MODE_SHIFT                           7
#define MT6392_PMIC_RG_SMPS_AUTOFF_DIS_ADDR                              MT6392_TOP_CKCON0
#define MT6392_PMIC_RG_SMPS_AUTOFF_DIS_MASK                              0x1
#define MT6392_PMIC_RG_SMPS_AUTOFF_DIS_SHIFT                             8
#define MT6392_PMIC_RG_BUCK_1M_AUTOFF_DIS_ADDR                           MT6392_TOP_CKCON0
#define MT6392_PMIC_RG_BUCK_1M_AUTOFF_DIS_MASK                           0x1
#define MT6392_PMIC_RG_BUCK_1M_AUTOFF_DIS_SHIFT                          9
#define MT6392_PMIC_RG_AUXADC_CK_SRC_SEL_ADDR                            MT6392_TOP_CKCON0
#define MT6392_PMIC_RG_AUXADC_CK_SRC_SEL_MASK                            0x3
#define MT6392_PMIC_RG_AUXADC_CK_SRC_SEL_SHIFT                           10
#define MT6392_PMIC_RG_TOP_CKCON0_RSV_14_12_ADDR                         MT6392_TOP_CKCON0
#define MT6392_PMIC_RG_TOP_CKCON0_RSV_14_12_MASK                         0x7
#define MT6392_PMIC_RG_TOP_CKCON0_RSV_14_12_SHIFT                        12
#define MT6392_PMIC_RG_BUCK_ANA_AUTOFF_DIS_ADDR                          MT6392_TOP_CKCON0
#define MT6392_PMIC_RG_BUCK_ANA_AUTOFF_DIS_MASK                          0x1
#define MT6392_PMIC_RG_BUCK_ANA_AUTOFF_DIS_SHIFT                         15
#define MT6392_PMIC_TOP_CKCON0_SET_ADDR                                  MT6392_TOP_CKCON0_SET
#define MT6392_PMIC_TOP_CKCON0_SET_MASK                                  0xFFFF
#define MT6392_PMIC_TOP_CKCON0_SET_SHIFT                                 0
#define MT6392_PMIC_TOP_CKCON0_CLR_ADDR                                  MT6392_TOP_CKCON0_CLR
#define MT6392_PMIC_TOP_CKCON0_CLR_MASK                                  0xFFFF
#define MT6392_PMIC_TOP_CKCON0_CLR_SHIFT                                 0
#define MT6392_PMIC_RG_REGCK_SEL_ADDR                                    MT6392_TOP_CKCON1
#define MT6392_PMIC_RG_REGCK_SEL_MASK                                    0x3
#define MT6392_PMIC_RG_REGCK_SEL_SHIFT                                   0
#define MT6392_PMIC_RG_SPK_PWM_DIV_SEL_ADDR                              MT6392_TOP_CKCON1
#define MT6392_PMIC_RG_SPK_PWM_DIV_SEL_MASK                              0x3
#define MT6392_PMIC_RG_SPK_PWM_DIV_SEL_SHIFT                             2
#define MT6392_PMIC_RG_SPK_DIV_SEL_ADDR                                  MT6392_TOP_CKCON1
#define MT6392_PMIC_RG_SPK_DIV_SEL_MASK                                  0x3
#define MT6392_PMIC_RG_SPK_DIV_SEL_SHIFT                                 4
#define MT6392_PMIC_RG_FQMTR_CKSEL_ADDR                                  MT6392_TOP_CKCON1
#define MT6392_PMIC_RG_FQMTR_CKSEL_MASK                                  0x7
#define MT6392_PMIC_RG_FQMTR_CKSEL_SHIFT                                 6
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_9_ADDR                             MT6392_TOP_CKCON1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_9_MASK                             0x1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_9_SHIFT                            9
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_10_ADDR                            MT6392_TOP_CKCON1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_10_MASK                            0x1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_10_SHIFT                           10
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_11_ADDR                            MT6392_TOP_CKCON1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_11_MASK                            0x1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_11_SHIFT                           11
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_12_ADDR                            MT6392_TOP_CKCON1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_12_MASK                            0x1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_12_SHIFT                           12
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_13_ADDR                            MT6392_TOP_CKCON1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_13_MASK                            0x1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_13_SHIFT                           13
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_14_ADDR                            MT6392_TOP_CKCON1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_14_MASK                            0x1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_14_SHIFT                           14
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_15_ADDR                            MT6392_TOP_CKCON1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_15_MASK                            0x1
#define MT6392_PMIC_RG_TOP_CKCON1_RSV_15_SHIFT                           15
#define MT6392_PMIC_TOP_CKCON1_SET_ADDR                                  MT6392_TOP_CKCON1_SET
#define MT6392_PMIC_TOP_CKCON1_SET_MASK                                  0xFFFF
#define MT6392_PMIC_TOP_CKCON1_SET_SHIFT                                 0
#define MT6392_PMIC_TOP_CKCON1_CLR_ADDR                                  MT6392_TOP_CKCON1_CLR
#define MT6392_PMIC_TOP_CKCON1_CLR_MASK                                  0xFFFF
#define MT6392_PMIC_TOP_CKCON1_CLR_SHIFT                                 0
#define MT6392_PMIC_RG_RTC32K_TST_DIS_ADDR                               MT6392_TOP_CKTST0
#define MT6392_PMIC_RG_RTC32K_TST_DIS_MASK                               0x1
#define MT6392_PMIC_RG_RTC32K_TST_DIS_SHIFT                              0
#define MT6392_PMIC_RG_SPK_TST_DIS_ADDR                                  MT6392_TOP_CKTST0
#define MT6392_PMIC_RG_SPK_TST_DIS_MASK                                  0x1
#define MT6392_PMIC_RG_SPK_TST_DIS_SHIFT                                 1
#define MT6392_PMIC_RG_SMPS_TST_DIS_ADDR                                 MT6392_TOP_CKTST0
#define MT6392_PMIC_RG_SMPS_TST_DIS_MASK                                 0x1
#define MT6392_PMIC_RG_SMPS_TST_DIS_SHIFT                                2
#define MT6392_PMIC_RG_PMU75K_TST_DIS_ADDR                               MT6392_TOP_CKTST0
#define MT6392_PMIC_RG_PMU75K_TST_DIS_MASK                               0x1
#define MT6392_PMIC_RG_PMU75K_TST_DIS_SHIFT                              3
#define MT6392_PMIC_RG_AUD26M_TST_DIS_ADDR                               MT6392_TOP_CKTST0
#define MT6392_PMIC_RG_AUD26M_TST_DIS_MASK                               0x1
#define MT6392_PMIC_RG_AUD26M_TST_DIS_SHIFT                              4
#define MT6392_PMIC_RG_SPK_TSTSEL_ADDR                                   MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_SPK_TSTSEL_MASK                                   0x1
#define MT6392_PMIC_RG_SPK_TSTSEL_SHIFT                                  0
#define MT6392_PMIC_RG_SMPS_TSTSEL_ADDR                                  MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_SMPS_TSTSEL_MASK                                  0x1
#define MT6392_PMIC_RG_SMPS_TSTSEL_SHIFT                                 1
#define MT6392_PMIC_RG_RTC32K_TSTSEL_ADDR                                MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_RTC32K_TSTSEL_MASK                                0x1
#define MT6392_PMIC_RG_RTC32K_TSTSEL_SHIFT                               2
#define MT6392_PMIC_RG_PMU75K_TSTSEL_ADDR                                MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_PMU75K_TSTSEL_MASK                                0x1
#define MT6392_PMIC_RG_PMU75K_TSTSEL_SHIFT                               3
#define MT6392_PMIC_RG_AUD26M_TSTSEL_ADDR                                MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_AUD26M_TSTSEL_MASK                                0x1
#define MT6392_PMIC_RG_AUD26M_TSTSEL_SHIFT                               4
#define MT6392_PMIC_RG_RTCDET_TSTSEL_ADDR                                MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_RTCDET_TSTSEL_MASK                                0x1
#define MT6392_PMIC_RG_RTCDET_TSTSEL_SHIFT                               5
#define MT6392_PMIC_RG_PWMOC_TSTSEL_ADDR                                 MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_PWMOC_TSTSEL_MASK                                 0x1
#define MT6392_PMIC_RG_PWMOC_TSTSEL_SHIFT                                6
#define MT6392_PMIC_RG_LDOSTB_TSTSEL_ADDR                                MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_LDOSTB_TSTSEL_MASK                                0x1
#define MT6392_PMIC_RG_LDOSTB_TSTSEL_SHIFT                               7
#define MT6392_PMIC_RG_AUXADC_CK_TSTSEL_ADDR                             MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_AUXADC_CK_TSTSEL_MASK                             0x1
#define MT6392_PMIC_RG_AUXADC_CK_TSTSEL_SHIFT                            8
#define MT6392_PMIC_RG_FQMTR_TSTSEL_ADDR                                 MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_FQMTR_TSTSEL_MASK                                 0x1
#define MT6392_PMIC_RG_FQMTR_TSTSEL_SHIFT                                9
#define MT6392_PMIC_RG_CLASSD_TSTSEL_ADDR                                MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_CLASSD_TSTSEL_MASK                                0x1
#define MT6392_PMIC_RG_CLASSD_TSTSEL_SHIFT                               10
#define MT6392_PMIC_RG_TOP_CKTST1_RSV_11_ADDR                            MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_TOP_CKTST1_RSV_11_MASK                            0x1
#define MT6392_PMIC_RG_TOP_CKTST1_RSV_11_SHIFT                           11
#define MT6392_PMIC_RG_TOP_CKTST1_RSV_12_ADDR                            MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_TOP_CKTST1_RSV_12_MASK                            0x1
#define MT6392_PMIC_RG_TOP_CKTST1_RSV_12_SHIFT                           12
#define MT6392_PMIC_RG_TOP_CKTST1_RSV_13_ADDR                            MT6392_TOP_CKTST1
#define MT6392_PMIC_RG_TOP_CKTST1_RSV_13_MASK                            0x1
#define MT6392_PMIC_RG_TOP_CKTST1_RSV_13_SHIFT                           13
#define MT6392_PMIC_RG_BGR_TEST_CK_SEL_ADDR                              MT6392_TOP_CKTST2
#define MT6392_PMIC_RG_BGR_TEST_CK_SEL_MASK                              0x1
#define MT6392_PMIC_RG_BGR_TEST_CK_SEL_SHIFT                             0
#define MT6392_PMIC_RG_PCHR_TEST_CK_SEL_ADDR                             MT6392_TOP_CKTST2
#define MT6392_PMIC_RG_PCHR_TEST_CK_SEL_MASK                             0x1
#define MT6392_PMIC_RG_PCHR_TEST_CK_SEL_SHIFT                            1
#define MT6392_PMIC_RG_STRUP_75K_26M_SEL_ADDR                            MT6392_TOP_CKTST2
#define MT6392_PMIC_RG_STRUP_75K_26M_SEL_MASK                            0x1
#define MT6392_PMIC_RG_STRUP_75K_26M_SEL_SHIFT                           2
#define MT6392_PMIC_RG_BGR_TESTMODE_ADDR                                 MT6392_TOP_CKTST2
#define MT6392_PMIC_RG_BGR_TESTMODE_MASK                                 0x1
#define MT6392_PMIC_RG_BGR_TESTMODE_SHIFT                                3
#define MT6392_PMIC_RG_32K_75K_SEL_ADDR                                  MT6392_TOP_CKTST2
#define MT6392_PMIC_RG_32K_75K_SEL_MASK                                  0x1
#define MT6392_PMIC_RG_32K_75K_SEL_SHIFT                                 4
#define MT6392_PMIC_RG_TOP_CKTST2_RSV_15_8_ADDR                          MT6392_TOP_CKTST2
#define MT6392_PMIC_RG_TOP_CKTST2_RSV_15_8_MASK                          0xFF
#define MT6392_PMIC_RG_TOP_CKTST2_RSV_15_8_SHIFT                         8
#define MT6392_PMIC_TEST_OUT_ADDR                                        MT6392_TEST_OUT
#define MT6392_PMIC_TEST_OUT_MASK                                        0xF
#define MT6392_PMIC_TEST_OUT_SHIFT                                       0
#define MT6392_PMIC_RG_MON_FLAG_SEL_ADDR                                 MT6392_TEST_CON0
#define MT6392_PMIC_RG_MON_FLAG_SEL_MASK                                 0xFF
#define MT6392_PMIC_RG_MON_FLAG_SEL_SHIFT                                0
#define MT6392_PMIC_RG_MON_GRP_SEL_ADDR                                  MT6392_TEST_CON0
#define MT6392_PMIC_RG_MON_GRP_SEL_MASK                                  0xF
#define MT6392_PMIC_RG_MON_GRP_SEL_SHIFT                                 8
#define MT6392_PMIC_RG_WDTRSTB_DEB_ADDR                                  MT6392_TEST_CON1
#define MT6392_PMIC_RG_WDTRSTB_DEB_MASK                                  0x1
#define MT6392_PMIC_RG_WDTRSTB_DEB_SHIFT                                 0
#define MT6392_PMIC_RG_TEST_DRIVER_ADDR                                  MT6392_TEST_CON1
#define MT6392_PMIC_RG_TEST_DRIVER_MASK                                  0x1
#define MT6392_PMIC_RG_TEST_DRIVER_SHIFT                                 1
#define MT6392_PMIC_RG_TEST_CLASSD_ADDR                                  MT6392_TEST_CON1
#define MT6392_PMIC_RG_TEST_CLASSD_MASK                                  0x1
#define MT6392_PMIC_RG_TEST_CLASSD_SHIFT                                 2
#define MT6392_PMIC_RG_TEST_AUD_ADDR                                     MT6392_TEST_CON1
#define MT6392_PMIC_RG_TEST_AUD_MASK                                     0x1
#define MT6392_PMIC_RG_TEST_AUD_SHIFT                                    5
#define MT6392_PMIC_RG_TEST_AUXADC_ADDR                                  MT6392_TEST_CON1
#define MT6392_PMIC_RG_TEST_AUXADC_MASK                                  0x1
#define MT6392_PMIC_RG_TEST_AUXADC_SHIFT                                 8
#define MT6392_PMIC_RG_NANDTREE_MODE_ADDR                                MT6392_TEST_CON1
#define MT6392_PMIC_RG_NANDTREE_MODE_MASK                                0x1
#define MT6392_PMIC_RG_NANDTREE_MODE_SHIFT                               9
#define MT6392_PMIC_RG_EFUSE_MODE_ADDR                                   MT6392_TEST_CON1
#define MT6392_PMIC_RG_EFUSE_MODE_MASK                                   0x1
#define MT6392_PMIC_RG_EFUSE_MODE_SHIFT                                  10
#define MT6392_PMIC_RG_TEST_STRUP_ADDR                                   MT6392_TEST_CON1
#define MT6392_PMIC_RG_TEST_STRUP_MASK                                   0x1
#define MT6392_PMIC_RG_TEST_STRUP_SHIFT                                  11
#define MT6392_PMIC_RG_TEST_SPK_ADDR                                     MT6392_TEST_CON1
#define MT6392_PMIC_RG_TEST_SPK_MASK                                     0x1
#define MT6392_PMIC_RG_TEST_SPK_SHIFT                                    12
#define MT6392_PMIC_RG_TEST_SPK_PWM_ADDR                                 MT6392_TEST_CON1
#define MT6392_PMIC_RG_TEST_SPK_PWM_MASK                                 0x1
#define MT6392_PMIC_RG_TEST_SPK_PWM_SHIFT                                13
#define MT6392_PMIC_TOP_EN_STATUS_VPROC_ADDR                             MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_EN_STATUS_VPROC_MASK                             0x1
#define MT6392_PMIC_TOP_EN_STATUS_VPROC_SHIFT                            0
#define MT6392_PMIC_TOP_EN_STATUS_VSYS_ADDR                              MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_EN_STATUS_VSYS_MASK                              0x1
#define MT6392_PMIC_TOP_EN_STATUS_VSYS_SHIFT                             1
#define MT6392_PMIC_TOP_EN_STATUS_VCORE_ADDR                             MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_EN_STATUS_VCORE_MASK                             0x1
#define MT6392_PMIC_TOP_EN_STATUS_VCORE_SHIFT                            2
#define MT6392_PMIC_TOP_DA_QI_VAUD28_EN_ADDR                             MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VAUD28_EN_MASK                             0x1
#define MT6392_PMIC_TOP_DA_QI_VAUD28_EN_SHIFT                            3
#define MT6392_PMIC_TOP_DA_QI_VTCXO_EN_ADDR                              MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VTCXO_EN_MASK                              0x1
#define MT6392_PMIC_TOP_DA_QI_VTCXO_EN_SHIFT                             4
#define MT6392_PMIC_TOP_DA_QI_VAUD22_EN_ADDR                             MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VAUD22_EN_MASK                             0x1
#define MT6392_PMIC_TOP_DA_QI_VAUD22_EN_SHIFT                            5
#define MT6392_PMIC_TOP_DA_QI_VADC18_EN_ADDR                             MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VADC18_EN_MASK                             0x1
#define MT6392_PMIC_TOP_DA_QI_VADC18_EN_SHIFT                            6
#define MT6392_PMIC_TOP_DA_QI_VCAMA_EN_ADDR                              MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VCAMA_EN_MASK                              0x1
#define MT6392_PMIC_TOP_DA_QI_VCAMA_EN_SHIFT                             7
#define MT6392_PMIC_TOP_DA_QI_VCN35_EN_ADDR                              MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VCN35_EN_MASK                              0x1
#define MT6392_PMIC_TOP_DA_QI_VCN35_EN_SHIFT                             8
#define MT6392_PMIC_TOP_DA_QI_VIO28_EN_ADDR                              MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VIO28_EN_MASK                              0x1
#define MT6392_PMIC_TOP_DA_QI_VIO28_EN_SHIFT                             9
#define MT6392_PMIC_TOP_DA_QI_VUSB_EN_ADDR                               MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VUSB_EN_MASK                               0x1
#define MT6392_PMIC_TOP_DA_QI_VUSB_EN_SHIFT                              10
#define MT6392_PMIC_TOP_DA_QI_VMC_EN_ADDR                                MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VMC_EN_MASK                                0x1
#define MT6392_PMIC_TOP_DA_QI_VMC_EN_SHIFT                               11
#define MT6392_PMIC_TOP_DA_QI_VMCH_EN_ADDR                               MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VMCH_EN_MASK                               0x1
#define MT6392_PMIC_TOP_DA_QI_VMCH_EN_SHIFT                              12
#define MT6392_PMIC_TOP_DA_QI_VEMC_3V3_EN_ADDR                           MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VEMC_3V3_EN_MASK                           0x1
#define MT6392_PMIC_TOP_DA_QI_VEMC_3V3_EN_SHIFT                          13
#define MT6392_PMIC_TOP_DA_QI_VCAM_AF_EN_ADDR                            MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VCAM_AF_EN_MASK                            0x1
#define MT6392_PMIC_TOP_DA_QI_VCAM_AF_EN_SHIFT                           14
#define MT6392_PMIC_TOP_DA_QI_VGP1_EN_ADDR                               MT6392_EN_STATUS0
#define MT6392_PMIC_TOP_DA_QI_VGP1_EN_MASK                               0x1
#define MT6392_PMIC_TOP_DA_QI_VGP1_EN_SHIFT                              15
#define MT6392_PMIC_TOP_DA_QI_VGP2_EN_ADDR                               MT6392_EN_STATUS1
#define MT6392_PMIC_TOP_DA_QI_VGP2_EN_MASK                               0x1
#define MT6392_PMIC_TOP_DA_QI_VGP2_EN_SHIFT                              0
#define MT6392_PMIC_TOP_DA_QI_VM25_EN_ADDR                               MT6392_EN_STATUS1
#define MT6392_PMIC_TOP_DA_QI_VM25_EN_MASK                               0x1
#define MT6392_PMIC_TOP_DA_QI_VM25_EN_SHIFT                              1
#define MT6392_PMIC_TOP_DA_QI_VEFUSE_EN_ADDR                             MT6392_EN_STATUS1
#define MT6392_PMIC_TOP_DA_QI_VEFUSE_EN_MASK                             0x1
#define MT6392_PMIC_TOP_DA_QI_VEFUSE_EN_SHIFT                            2
#define MT6392_PMIC_TOP_DA_QI_VM_EN_ADDR                                 MT6392_EN_STATUS1
#define MT6392_PMIC_TOP_DA_QI_VM_EN_MASK                                 0x1
#define MT6392_PMIC_TOP_DA_QI_VM_EN_SHIFT                                3
#define MT6392_PMIC_TOP_DA_QI_VCN_1V8_EN_ADDR                            MT6392_EN_STATUS1
#define MT6392_PMIC_TOP_DA_QI_VCN_1V8_EN_MASK                            0x1
#define MT6392_PMIC_TOP_DA_QI_VCN_1V8_EN_SHIFT                           4
#define MT6392_PMIC_TOP_DA_QI_VCAMD_EN_ADDR                              MT6392_EN_STATUS1
#define MT6392_PMIC_TOP_DA_QI_VCAMD_EN_MASK                              0x1
#define MT6392_PMIC_TOP_DA_QI_VCAMD_EN_SHIFT                             5
#define MT6392_PMIC_TOP_DA_QI_VCAM_IO_EN_ADDR                            MT6392_EN_STATUS1
#define MT6392_PMIC_TOP_DA_QI_VCAM_IO_EN_MASK                            0x1
#define MT6392_PMIC_TOP_DA_QI_VCAM_IO_EN_SHIFT                           6
#define MT6392_PMIC_TOP_DA_QI_VRTC_EN_ADDR                               MT6392_EN_STATUS1
#define MT6392_PMIC_TOP_DA_QI_VRTC_EN_MASK                               0x1
#define MT6392_PMIC_TOP_DA_QI_VRTC_EN_SHIFT                              7
#define MT6392_PMIC_TOP_DA_QI_VIO18_EN_ADDR                              MT6392_EN_STATUS1
#define MT6392_PMIC_TOP_DA_QI_VIO18_EN_MASK                              0x1
#define MT6392_PMIC_TOP_DA_QI_VIO18_EN_SHIFT                             8
#define MT6392_PMIC_TOP_DA_QI_VADC18_STB_ADDR                            MT6392_EN_STATUS1
#define MT6392_PMIC_TOP_DA_QI_VADC18_STB_MASK                            0x1
#define MT6392_PMIC_TOP_DA_QI_VADC18_STB_SHIFT                           9
#define MT6392_PMIC_TOP_DA_QI_VM25_STB_ADDR                              MT6392_EN_STATUS1
#define MT6392_PMIC_TOP_DA_QI_VM25_STB_MASK                              0x1
#define MT6392_PMIC_TOP_DA_QI_VM25_STB_SHIFT                             10
#define MT6392_PMIC_TOP_OC_STATUS_VPROC_ADDR                             MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_OC_STATUS_VPROC_MASK                             0x1
#define MT6392_PMIC_TOP_OC_STATUS_VPROC_SHIFT                            0
#define MT6392_PMIC_TOP_OC_STATUS_VSYS_ADDR                              MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_OC_STATUS_VSYS_MASK                              0x1
#define MT6392_PMIC_TOP_OC_STATUS_VSYS_SHIFT                             1
#define MT6392_PMIC_TOP_OC_STATUS_VCORE_ADDR                             MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_OC_STATUS_VCORE_MASK                             0x1
#define MT6392_PMIC_TOP_OC_STATUS_VCORE_SHIFT                            2
#define MT6392_PMIC_TOP_RGS_QI_VCN35_OC_STATUS_DEBOUNCE_ADDR             MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_RGS_QI_VCN35_OC_STATUS_DEBOUNCE_MASK             0x1
#define MT6392_PMIC_TOP_RGS_QI_VCN35_OC_STATUS_DEBOUNCE_SHIFT            4
#define MT6392_PMIC_TOP_RGS_QI_VIO28_OC_STATUS_DEBOUNCE_ADDR             MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_RGS_QI_VIO28_OC_STATUS_DEBOUNCE_MASK             0x1
#define MT6392_PMIC_TOP_RGS_QI_VIO28_OC_STATUS_DEBOUNCE_SHIFT            5
#define MT6392_PMIC_TOP_RGS_QI_VUSB_OC_STATUS_DEBOUNCE_ADDR              MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_RGS_QI_VUSB_OC_STATUS_DEBOUNCE_MASK              0x1
#define MT6392_PMIC_TOP_RGS_QI_VUSB_OC_STATUS_DEBOUNCE_SHIFT             6
#define MT6392_PMIC_TOP_RGS_QI_VMC_OC_STATUS_DEBOUNCE_ADDR               MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_RGS_QI_VMC_OC_STATUS_DEBOUNCE_MASK               0x1
#define MT6392_PMIC_TOP_RGS_QI_VMC_OC_STATUS_DEBOUNCE_SHIFT              7
#define MT6392_PMIC_TOP_RGS_QI_VMCH_OC_STATUS_DEBOUNCE_ADDR              MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_RGS_QI_VMCH_OC_STATUS_DEBOUNCE_MASK              0x1
#define MT6392_PMIC_TOP_RGS_QI_VMCH_OC_STATUS_DEBOUNCE_SHIFT             8
#define MT6392_PMIC_TOP_RGS_QI_VEMC_3V3_OC_STATUS_DEBOUNCE_ADDR          MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_RGS_QI_VEMC_3V3_OC_STATUS_DEBOUNCE_MASK          0x1
#define MT6392_PMIC_TOP_RGS_QI_VEMC_3V3_OC_STATUS_DEBOUNCE_SHIFT         9
#define MT6392_PMIC_TOP_RGS_QI_VCAM_AF_OC_STATUS_DEBOUNCE_ADDR           MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_RGS_QI_VCAM_AF_OC_STATUS_DEBOUNCE_MASK           0x1
#define MT6392_PMIC_TOP_RGS_QI_VCAM_AF_OC_STATUS_DEBOUNCE_SHIFT          10
#define MT6392_PMIC_TOP_RGS_QI_VGP1_OC_STATUS_DEBOUNCE_ADDR              MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_RGS_QI_VGP1_OC_STATUS_DEBOUNCE_MASK              0x1
#define MT6392_PMIC_TOP_RGS_QI_VGP1_OC_STATUS_DEBOUNCE_SHIFT             11
#define MT6392_PMIC_TOP_RGS_QI_VGP2_OC_STATUS_DEBOUNCE_ADDR              MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_RGS_QI_VGP2_OC_STATUS_DEBOUNCE_MASK              0x1
#define MT6392_PMIC_TOP_RGS_QI_VGP2_OC_STATUS_DEBOUNCE_SHIFT             12
#define MT6392_PMIC_TOP_RGS_QI_VM25_OC_STATUS_DEBOUNCE_ADDR              MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_RGS_QI_VM25_OC_STATUS_DEBOUNCE_MASK              0x1
#define MT6392_PMIC_TOP_RGS_QI_VM25_OC_STATUS_DEBOUNCE_SHIFT             13
#define MT6392_PMIC_TOP_RGS_QI_VEFUSE_OC_STATUS_DEBOUNCE_ADDR            MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_RGS_QI_VEFUSE_OC_STATUS_DEBOUNCE_MASK            0x1
#define MT6392_PMIC_TOP_RGS_QI_VEFUSE_OC_STATUS_DEBOUNCE_SHIFT           14
#define MT6392_PMIC_TOP_RGS_QI_VM_OC_STATUS_DEBOUNCE_ADDR                MT6392_OCSTATUS0
#define MT6392_PMIC_TOP_RGS_QI_VM_OC_STATUS_DEBOUNCE_MASK                0x1
#define MT6392_PMIC_TOP_RGS_QI_VM_OC_STATUS_DEBOUNCE_SHIFT               15
#define MT6392_PMIC_TOP_RGS_QI_VIO18_OC_STATUS_DEBOUNCE_ADDR             MT6392_OCSTATUS1
#define MT6392_PMIC_TOP_RGS_QI_VIO18_OC_STATUS_DEBOUNCE_MASK             0x1
#define MT6392_PMIC_TOP_RGS_QI_VIO18_OC_STATUS_DEBOUNCE_SHIFT            0
#define MT6392_PMIC_TOP_RGS_QI_VCN_1V8_OC_STATUS_DEBOUNCE_ADDR           MT6392_OCSTATUS1
#define MT6392_PMIC_TOP_RGS_QI_VCN_1V8_OC_STATUS_DEBOUNCE_MASK           0x1
#define MT6392_PMIC_TOP_RGS_QI_VCN_1V8_OC_STATUS_DEBOUNCE_SHIFT          1
#define MT6392_PMIC_TOP_RGS_QI_VCAMD_OC_STATUS_DEBOUNCE_ADDR             MT6392_OCSTATUS1
#define MT6392_PMIC_TOP_RGS_QI_VCAMD_OC_STATUS_DEBOUNCE_MASK             0x1
#define MT6392_PMIC_TOP_RGS_QI_VCAMD_OC_STATUS_DEBOUNCE_SHIFT            2
#define MT6392_PMIC_TOP_RGS_QI_VCAM_IO_OC_STATUS_DEBOUNCE_ADDR           MT6392_OCSTATUS1
#define MT6392_PMIC_TOP_RGS_QI_VCAM_IO_OC_STATUS_DEBOUNCE_MASK           0x1
#define MT6392_PMIC_TOP_RGS_QI_VCAM_IO_OC_STATUS_DEBOUNCE_SHIFT          3
#define MT6392_PMIC_TOP_RGS_QI_VTCXO_OC_STATUS_DEBOUNCE_ADDR             MT6392_OCSTATUS1
#define MT6392_PMIC_TOP_RGS_QI_VTCXO_OC_STATUS_DEBOUNCE_MASK             0x1
#define MT6392_PMIC_TOP_RGS_QI_VTCXO_OC_STATUS_DEBOUNCE_SHIFT            4
#define MT6392_PMIC_TOP_RGS_QI_VADC18_OC_STATUS_DEBOUNCE_ADDR            MT6392_OCSTATUS1
#define MT6392_PMIC_TOP_RGS_QI_VADC18_OC_STATUS_DEBOUNCE_MASK            0x1
#define MT6392_PMIC_TOP_RGS_QI_VADC18_OC_STATUS_DEBOUNCE_SHIFT           5
#define MT6392_PMIC_TOP_RGS_QI_VAUD22_OC_STATUS_DEBOUNCE_ADDR            MT6392_OCSTATUS1
#define MT6392_PMIC_TOP_RGS_QI_VAUD22_OC_STATUS_DEBOUNCE_MASK            0x1
#define MT6392_PMIC_TOP_RGS_QI_VAUD22_OC_STATUS_DEBOUNCE_SHIFT           6
#define MT6392_PMIC_TOP_RGS_QI_VAUD28_OC_STATUS_DEBOUNCE_ADDR            MT6392_OCSTATUS1
#define MT6392_PMIC_TOP_RGS_QI_VAUD28_OC_STATUS_DEBOUNCE_MASK            0x1
#define MT6392_PMIC_TOP_RGS_QI_VAUD28_OC_STATUS_DEBOUNCE_SHIFT           7
#define MT6392_PMIC_TOP_RGS_QI_VCAMA_OC_STATUS_DEBOUNCE_ADDR             MT6392_OCSTATUS1
#define MT6392_PMIC_TOP_RGS_QI_VCAMA_OC_STATUS_DEBOUNCE_MASK             0x1
#define MT6392_PMIC_TOP_RGS_QI_VCAMA_OC_STATUS_DEBOUNCE_SHIFT            8
#define MT6392_PMIC_TOP_AD_SPK_OC_DET_D_L_ADDR                           MT6392_OCSTATUS1
#define MT6392_PMIC_TOP_AD_SPK_OC_DET_D_L_MASK                           0x1
#define MT6392_PMIC_TOP_AD_SPK_OC_DET_D_L_SHIFT                          11
#define MT6392_PMIC_TOP_AD_SPK_OC_DET_AB_L_ADDR                          MT6392_OCSTATUS1
#define MT6392_PMIC_TOP_AD_SPK_OC_DET_AB_L_MASK                          0x1
#define MT6392_PMIC_TOP_AD_SPK_OC_DET_AB_L_SHIFT                         12
#define MT6392_PMIC_VXO22_PG_DEB_ADDR                                    MT6392_PGSTATUS
#define MT6392_PMIC_VXO22_PG_DEB_MASK                                    0x1
#define MT6392_PMIC_VXO22_PG_DEB_SHIFT                                   0
#define MT6392_PMIC_VMCH_PG_DEB_ADDR                                     MT6392_PGSTATUS
#define MT6392_PMIC_VMCH_PG_DEB_MASK                                     0x1
#define MT6392_PMIC_VMCH_PG_DEB_SHIFT                                    1
#define MT6392_PMIC_VMC_PG_DEB_ADDR                                      MT6392_PGSTATUS
#define MT6392_PMIC_VMC_PG_DEB_MASK                                      0x1
#define MT6392_PMIC_VMC_PG_DEB_SHIFT                                     2
#define MT6392_PMIC_VEMC3V3_PG_DEB_ADDR                                  MT6392_PGSTATUS
#define MT6392_PMIC_VEMC3V3_PG_DEB_MASK                                  0x1
#define MT6392_PMIC_VEMC3V3_PG_DEB_SHIFT                                 3
#define MT6392_PMIC_VUSB_PG_DEB_ADDR                                     MT6392_PGSTATUS
#define MT6392_PMIC_VUSB_PG_DEB_MASK                                     0x1
#define MT6392_PMIC_VUSB_PG_DEB_SHIFT                                    4
#define MT6392_PMIC_VM_PG_DEB_ADDR                                       MT6392_PGSTATUS
#define MT6392_PMIC_VM_PG_DEB_MASK                                       0x1
#define MT6392_PMIC_VM_PG_DEB_SHIFT                                      5
#define MT6392_PMIC_VM25_PG_DEB_ADDR                                     MT6392_PGSTATUS
#define MT6392_PMIC_VM25_PG_DEB_MASK                                     0x1
#define MT6392_PMIC_VM25_PG_DEB_SHIFT                                    6
#define MT6392_PMIC_VGP2_PG_DEB_ADDR                                     MT6392_PGSTATUS
#define MT6392_PMIC_VGP2_PG_DEB_MASK                                     0x1
#define MT6392_PMIC_VGP2_PG_DEB_SHIFT                                    7
#define MT6392_PMIC_VIO28_PG_DEB_ADDR                                    MT6392_PGSTATUS
#define MT6392_PMIC_VIO28_PG_DEB_MASK                                    0x1
#define MT6392_PMIC_VIO28_PG_DEB_SHIFT                                   8
#define MT6392_PMIC_VIO18_PG_DEB_ADDR                                    MT6392_PGSTATUS
#define MT6392_PMIC_VIO18_PG_DEB_MASK                                    0x1
#define MT6392_PMIC_VIO18_PG_DEB_SHIFT                                   9
#define MT6392_PMIC_VSYS_PG_DEB_ADDR                                     MT6392_PGSTATUS
#define MT6392_PMIC_VSYS_PG_DEB_MASK                                     0x1
#define MT6392_PMIC_VSYS_PG_DEB_SHIFT                                    10
#define MT6392_PMIC_VPROC_PG_DEB_ADDR                                    MT6392_PGSTATUS
#define MT6392_PMIC_VPROC_PG_DEB_MASK                                    0x1
#define MT6392_PMIC_VPROC_PG_DEB_SHIFT                                   11
#define MT6392_PMIC_VCORE_PG_DEB_ADDR                                    MT6392_PGSTATUS
#define MT6392_PMIC_VCORE_PG_DEB_MASK                                    0x1
#define MT6392_PMIC_VCORE_PG_DEB_SHIFT                                   12
#define MT6392_PMIC_VADC18_PG_DEB_ADDR                                   MT6392_PGSTATUS
#define MT6392_PMIC_VADC18_PG_DEB_MASK                                   0x1
#define MT6392_PMIC_VADC18_PG_DEB_SHIFT                                  13
#define MT6392_PMIC_PMU_TEST_MODE_SCAN_ADDR                              MT6392_CHRSTATUS
#define MT6392_PMIC_PMU_TEST_MODE_SCAN_MASK                              0x1
#define MT6392_PMIC_PMU_TEST_MODE_SCAN_SHIFT                             0
#define MT6392_PMIC_PWRKEY_DEB_ADDR                                      MT6392_CHRSTATUS
#define MT6392_PMIC_PWRKEY_DEB_MASK                                      0x1
#define MT6392_PMIC_PWRKEY_DEB_SHIFT                                     1
#define MT6392_PMIC_FCHRKEY_DEB_ADDR                                     MT6392_CHRSTATUS
#define MT6392_PMIC_FCHRKEY_DEB_MASK                                     0x1
#define MT6392_PMIC_FCHRKEY_DEB_SHIFT                                    2
#define MT6392_PMIC_VBAT_OV_ADDR                                         MT6392_CHRSTATUS
#define MT6392_PMIC_VBAT_OV_MASK                                         0x1
#define MT6392_PMIC_VBAT_OV_SHIFT                                        3
#define MT6392_PMIC_PCHR_CHRDET_ADDR                                     MT6392_CHRSTATUS
#define MT6392_PMIC_PCHR_CHRDET_MASK                                     0x1
#define MT6392_PMIC_PCHR_CHRDET_SHIFT                                    4
#define MT6392_PMIC_RO_BATON_UNDET_ADDR                                  MT6392_CHRSTATUS
#define MT6392_PMIC_RO_BATON_UNDET_MASK                                  0x1
#define MT6392_PMIC_RO_BATON_UNDET_SHIFT                                 5
#define MT6392_PMIC_RTC_XTAL_DET_DONE_ADDR                               MT6392_CHRSTATUS
#define MT6392_PMIC_RTC_XTAL_DET_DONE_MASK                               0x1
#define MT6392_PMIC_RTC_XTAL_DET_DONE_SHIFT                              6
#define MT6392_PMIC_XOSC32_ENB_DET_ADDR                                  MT6392_CHRSTATUS
#define MT6392_PMIC_XOSC32_ENB_DET_MASK                                  0x1
#define MT6392_PMIC_XOSC32_ENB_DET_SHIFT                                 7
#define MT6392_PMIC_RTC_XTAL_DET_RSV_ADDR                                MT6392_CHRSTATUS
#define MT6392_PMIC_RTC_XTAL_DET_RSV_MASK                                0xF
#define MT6392_PMIC_RTC_XTAL_DET_RSV_SHIFT                               8
#define MT6392_PMIC_RG_SPI_TDSEL_ADDR                                    MT6392_TDSEL_CON
#define MT6392_PMIC_RG_SPI_TDSEL_MASK                                    0x1
#define MT6392_PMIC_RG_SPI_TDSEL_SHIFT                                   2
#define MT6392_PMIC_RG_PMU_TDSEL_ADDR                                    MT6392_TDSEL_CON
#define MT6392_PMIC_RG_PMU_TDSEL_MASK                                    0x1
#define MT6392_PMIC_RG_PMU_TDSEL_SHIFT                                   3
#define MT6392_PMIC_RG_SPI_RDSEL_ADDR                                    MT6392_RDSEL_CON
#define MT6392_PMIC_RG_SPI_RDSEL_MASK                                    0x1
#define MT6392_PMIC_RG_SPI_RDSEL_SHIFT                                   2
#define MT6392_PMIC_RG_PMU_RDSEL_ADDR                                    MT6392_RDSEL_CON
#define MT6392_PMIC_RG_PMU_RDSEL_MASK                                    0x1
#define MT6392_PMIC_RG_PMU_RDSEL_SHIFT                                   3
#define MT6392_PMIC_RG_SMT_SYSRSTB_ADDR                                  MT6392_SMT_CON0
#define MT6392_PMIC_RG_SMT_SYSRSTB_MASK                                  0x1
#define MT6392_PMIC_RG_SMT_SYSRSTB_SHIFT                                 0
#define MT6392_PMIC_RG_SMT_INT_ADDR                                      MT6392_SMT_CON0
#define MT6392_PMIC_RG_SMT_INT_MASK                                      0x1
#define MT6392_PMIC_RG_SMT_INT_SHIFT                                     1
#define MT6392_PMIC_RG_SMT_SRCLKEN_ADDR                                  MT6392_SMT_CON0
#define MT6392_PMIC_RG_SMT_SRCLKEN_MASK                                  0x1
#define MT6392_PMIC_RG_SMT_SRCLKEN_SHIFT                                 2
#define MT6392_PMIC_RG_SMT_RTC_32K1V8_ADDR                               MT6392_SMT_CON0
#define MT6392_PMIC_RG_SMT_RTC_32K1V8_MASK                               0x1
#define MT6392_PMIC_RG_SMT_RTC_32K1V8_SHIFT                              3
#define MT6392_PMIC_RG_SMT_SPI_CLK_ADDR                                  MT6392_SMT_CON1
#define MT6392_PMIC_RG_SMT_SPI_CLK_MASK                                  0x1
#define MT6392_PMIC_RG_SMT_SPI_CLK_SHIFT                                 0
#define MT6392_PMIC_RG_SMT_SPI_CSN_ADDR                                  MT6392_SMT_CON1
#define MT6392_PMIC_RG_SMT_SPI_CSN_MASK                                  0x1
#define MT6392_PMIC_RG_SMT_SPI_CSN_SHIFT                                 1
#define MT6392_PMIC_RG_SMT_SPI_MOSI_ADDR                                 MT6392_SMT_CON1
#define MT6392_PMIC_RG_SMT_SPI_MOSI_MASK                                 0x1
#define MT6392_PMIC_RG_SMT_SPI_MOSI_SHIFT                                2
#define MT6392_PMIC_RG_SMT_SPI_MISO_ADDR                                 MT6392_SMT_CON1
#define MT6392_PMIC_RG_SMT_SPI_MISO_MASK                                 0x1
#define MT6392_PMIC_RG_SMT_SPI_MISO_SHIFT                                3
#define MT6392_PMIC_RG_OCTL_INT_ADDR                                     MT6392_DRV_CON0
#define MT6392_PMIC_RG_OCTL_INT_MASK                                     0xF
#define MT6392_PMIC_RG_OCTL_INT_SHIFT                                    0
#define MT6392_PMIC_RG_OCTL_SRCLKEN_ADDR                                 MT6392_DRV_CON0
#define MT6392_PMIC_RG_OCTL_SRCLKEN_MASK                                 0xF
#define MT6392_PMIC_RG_OCTL_SRCLKEN_SHIFT                                4
#define MT6392_PMIC_RG_OCTL_RTC_32K1V8_ADDR                              MT6392_DRV_CON0
#define MT6392_PMIC_RG_OCTL_RTC_32K1V8_MASK                              0xF
#define MT6392_PMIC_RG_OCTL_RTC_32K1V8_SHIFT                             8
#define MT6392_PMIC_RG_OCTL_SPI_CLK_ADDR                                 MT6392_DRV_CON1
#define MT6392_PMIC_RG_OCTL_SPI_CLK_MASK                                 0xF
#define MT6392_PMIC_RG_OCTL_SPI_CLK_SHIFT                                0
#define MT6392_PMIC_RG_OCTL_SPI_CSN_ADDR                                 MT6392_DRV_CON1
#define MT6392_PMIC_RG_OCTL_SPI_CSN_MASK                                 0xF
#define MT6392_PMIC_RG_OCTL_SPI_CSN_SHIFT                                4
#define MT6392_PMIC_RG_OCTL_SPI_MOSI_ADDR                                MT6392_DRV_CON1
#define MT6392_PMIC_RG_OCTL_SPI_MOSI_MASK                                0xF
#define MT6392_PMIC_RG_OCTL_SPI_MOSI_SHIFT                               8
#define MT6392_PMIC_RG_OCTL_SPI_MISO_ADDR                                MT6392_DRV_CON1
#define MT6392_PMIC_RG_OCTL_SPI_MISO_MASK                                0xF
#define MT6392_PMIC_RG_OCTL_SPI_MISO_SHIFT                               12
#define MT6392_PMIC_RG_INT_EN_SPKL_AB_ADDR                               MT6392_INT_CON0
#define MT6392_PMIC_RG_INT_EN_SPKL_AB_MASK                               0x1
#define MT6392_PMIC_RG_INT_EN_SPKL_AB_SHIFT                              0
#define MT6392_PMIC_RG_INT_EN_SPKL_ADDR                                  MT6392_INT_CON0
#define MT6392_PMIC_RG_INT_EN_SPKL_MASK                                  0x1
#define MT6392_PMIC_RG_INT_EN_SPKL_SHIFT                                 1
#define MT6392_PMIC_RG_INT_EN_BAT_L_ADDR                                 MT6392_INT_CON0
#define MT6392_PMIC_RG_INT_EN_BAT_L_MASK                                 0x1
#define MT6392_PMIC_RG_INT_EN_BAT_L_SHIFT                                2
#define MT6392_PMIC_RG_INT_EN_BAT_H_ADDR                                 MT6392_INT_CON0
#define MT6392_PMIC_RG_INT_EN_BAT_H_MASK                                 0x1
#define MT6392_PMIC_RG_INT_EN_BAT_H_SHIFT                                3
#define MT6392_PMIC_RG_INT_EN_WATCHDOG_ADDR                              MT6392_INT_CON0
#define MT6392_PMIC_RG_INT_EN_WATCHDOG_MASK                              0x1
#define MT6392_PMIC_RG_INT_EN_WATCHDOG_SHIFT                             4
#define MT6392_PMIC_RG_INT_EN_PWRKEY_ADDR                                MT6392_INT_CON0
#define MT6392_PMIC_RG_INT_EN_PWRKEY_MASK                                0x1
#define MT6392_PMIC_RG_INT_EN_PWRKEY_SHIFT                               5
#define MT6392_PMIC_RG_INT_EN_THR_L_ADDR                                 MT6392_INT_CON0
#define MT6392_PMIC_RG_INT_EN_THR_L_MASK                                 0x1
#define MT6392_PMIC_RG_INT_EN_THR_L_SHIFT                                6
#define MT6392_PMIC_RG_INT_EN_THR_H_ADDR                                 MT6392_INT_CON0
#define MT6392_PMIC_RG_INT_EN_THR_H_MASK                                 0x1
#define MT6392_PMIC_RG_INT_EN_THR_H_SHIFT                                7
#define MT6392_PMIC_RG_INT_EN_VBATON_UNDET_ADDR                          MT6392_INT_CON0
#define MT6392_PMIC_RG_INT_EN_VBATON_UNDET_MASK                          0x1
#define MT6392_PMIC_RG_INT_EN_VBATON_UNDET_SHIFT                         8
#define MT6392_PMIC_RG_INT_EN_BVALID_DET_ADDR                            MT6392_INT_CON0
#define MT6392_PMIC_RG_INT_EN_BVALID_DET_MASK                            0x1
#define MT6392_PMIC_RG_INT_EN_BVALID_DET_SHIFT                           9
#define MT6392_PMIC_RG_INT_EN_CHRDET_ADDR                                MT6392_INT_CON0
#define MT6392_PMIC_RG_INT_EN_CHRDET_MASK                                0x1
#define MT6392_PMIC_RG_INT_EN_CHRDET_SHIFT                               10
#define MT6392_PMIC_RG_INT_EN_OV_ADDR                                    MT6392_INT_CON0
#define MT6392_PMIC_RG_INT_EN_OV_MASK                                    0x1
#define MT6392_PMIC_RG_INT_EN_OV_SHIFT                                   11
#define MT6392_PMIC_INT_CON0_SET_ADDR                                    MT6392_INT_CON0_SET
#define MT6392_PMIC_INT_CON0_SET_MASK                                    0xFFFF
#define MT6392_PMIC_INT_CON0_SET_SHIFT                                   0
#define MT6392_PMIC_INT_CON0_CLR_ADDR                                    MT6392_INT_CON0_CLR
#define MT6392_PMIC_INT_CON0_CLR_MASK                                    0xFFFF
#define MT6392_PMIC_INT_CON0_CLR_SHIFT                                   0
#define MT6392_PMIC_RG_INT_EN_LDO_ADDR                                   MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_LDO_MASK                                   0x1
#define MT6392_PMIC_RG_INT_EN_LDO_SHIFT                                  0
#define MT6392_PMIC_RG_INT_EN_FCHRKEY_ADDR                               MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_FCHRKEY_MASK                               0x1
#define MT6392_PMIC_RG_INT_EN_FCHRKEY_SHIFT                              1
#define MT6392_PMIC_RG_INT_EN_RELEASE_PWRKEY_ADDR                        MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_RELEASE_PWRKEY_MASK                        0x1
#define MT6392_PMIC_RG_INT_EN_RELEASE_PWRKEY_SHIFT                       2
#define MT6392_PMIC_RG_INT_EN_RELEASE_FCHRKEY_ADDR                       MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_RELEASE_FCHRKEY_MASK                       0x1
#define MT6392_PMIC_RG_INT_EN_RELEASE_FCHRKEY_SHIFT                      3
#define MT6392_PMIC_RG_INT_EN_RTC_ADDR                                   MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_RTC_MASK                                   0x1
#define MT6392_PMIC_RG_INT_EN_RTC_SHIFT                                  4
#define MT6392_PMIC_RG_INT_EN_VPROC_ADDR                                 MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_VPROC_MASK                                 0x1
#define MT6392_PMIC_RG_INT_EN_VPROC_SHIFT                                5
#define MT6392_PMIC_RG_INT_EN_VSYS_ADDR                                  MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_VSYS_MASK                                  0x1
#define MT6392_PMIC_RG_INT_EN_VSYS_SHIFT                                 6
#define MT6392_PMIC_RG_INT_EN_VCORE_ADDR                                 MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_VCORE_MASK                                 0x1
#define MT6392_PMIC_RG_INT_EN_VCORE_SHIFT                                7
#define MT6392_PMIC_RG_INT_EN_TYPE_C_CC_ADDR                             MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_TYPE_C_CC_MASK                             0x1
#define MT6392_PMIC_RG_INT_EN_TYPE_C_CC_SHIFT                            8
#define MT6392_PMIC_RG_INT_EN_TYPEC_H_MAX_ADDR                           MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_TYPEC_H_MAX_MASK                           0x1
#define MT6392_PMIC_RG_INT_EN_TYPEC_H_MAX_SHIFT                          9
#define MT6392_PMIC_RG_INT_EN_TYPEC_H_MIN_ADDR                           MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_TYPEC_H_MIN_MASK                           0x1
#define MT6392_PMIC_RG_INT_EN_TYPEC_H_MIN_SHIFT                          10
#define MT6392_PMIC_RG_INT_EN_TYPEC_L_MAX_ADDR                           MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_TYPEC_L_MAX_MASK                           0x1
#define MT6392_PMIC_RG_INT_EN_TYPEC_L_MAX_SHIFT                          11
#define MT6392_PMIC_RG_INT_EN_TYPEC_L_MIN_ADDR                           MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_TYPEC_L_MIN_MASK                           0x1
#define MT6392_PMIC_RG_INT_EN_TYPEC_L_MIN_SHIFT                          12
#define MT6392_PMIC_RG_INT_EN_THR_MAX_ADDR                               MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_THR_MAX_MASK                               0x1
#define MT6392_PMIC_RG_INT_EN_THR_MAX_SHIFT                              13
#define MT6392_PMIC_RG_INT_EN_THR_MIN_ADDR                               MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_THR_MIN_MASK                               0x1
#define MT6392_PMIC_RG_INT_EN_THR_MIN_SHIFT                              14
#define MT6392_PMIC_RG_INT_EN_NAG_C_DLTV_ADDR                            MT6392_INT_CON1
#define MT6392_PMIC_RG_INT_EN_NAG_C_DLTV_MASK                            0x1
#define MT6392_PMIC_RG_INT_EN_NAG_C_DLTV_SHIFT                           15
#define MT6392_PMIC_INT_CON1_SET_ADDR                                    MT6392_INT_CON1_SET
#define MT6392_PMIC_INT_CON1_SET_MASK                                    0xFFFF
#define MT6392_PMIC_INT_CON1_SET_SHIFT                                   0
#define MT6392_PMIC_INT_CON1_CLR_ADDR                                    MT6392_INT_CON1_CLR
#define MT6392_PMIC_INT_CON1_CLR_MASK                                    0xFFFF
#define MT6392_PMIC_INT_CON1_CLR_SHIFT                                   0
#define MT6392_PMIC_POLARITY_ADDR                                        MT6392_INT_MISC_CON
#define MT6392_PMIC_POLARITY_MASK                                        0x1
#define MT6392_PMIC_POLARITY_SHIFT                                       0
#define MT6392_PMIC_POLARITY_VBATON_UNDET_ADDR                           MT6392_INT_MISC_CON
#define MT6392_PMIC_POLARITY_VBATON_UNDET_MASK                           0x1
#define MT6392_PMIC_POLARITY_VBATON_UNDET_SHIFT                          1
#define MT6392_PMIC_POLARITY_BVALID_DET_ADDR                             MT6392_INT_MISC_CON
#define MT6392_PMIC_POLARITY_BVALID_DET_MASK                             0x1
#define MT6392_PMIC_POLARITY_BVALID_DET_SHIFT                            2
#define MT6392_PMIC_RG_FCHRKEY_INT_SEL_ADDR                              MT6392_INT_MISC_CON
#define MT6392_PMIC_RG_FCHRKEY_INT_SEL_MASK                              0x1
#define MT6392_PMIC_RG_FCHRKEY_INT_SEL_SHIFT                             3
#define MT6392_PMIC_RG_PWRKEY_INT_SEL_ADDR                               MT6392_INT_MISC_CON
#define MT6392_PMIC_RG_PWRKEY_INT_SEL_MASK                               0x1
#define MT6392_PMIC_RG_PWRKEY_INT_SEL_SHIFT                              4
#define MT6392_PMIC_IVGEN_EXT_EN_ADDR                                    MT6392_INT_MISC_CON
#define MT6392_PMIC_IVGEN_EXT_EN_MASK                                    0x1
#define MT6392_PMIC_IVGEN_EXT_EN_SHIFT                                   7
#define MT6392_PMIC_INT_MISC_CON_SET_ADDR                                MT6392_INT_MISC_CON_SET
#define MT6392_PMIC_INT_MISC_CON_SET_MASK                                0xFFFF
#define MT6392_PMIC_INT_MISC_CON_SET_SHIFT                               0
#define MT6392_PMIC_INT_MISC_CON_CLR_ADDR                                MT6392_INT_MISC_CON_CLR
#define MT6392_PMIC_INT_MISC_CON_CLR_MASK                                0xFFFF
#define MT6392_PMIC_INT_MISC_CON_CLR_SHIFT                               0
#define MT6392_PMIC_RG_INT_STATUS_SPKL_AB_ADDR                           MT6392_INT_STATUS0
#define MT6392_PMIC_RG_INT_STATUS_SPKL_AB_MASK                           0x1
#define MT6392_PMIC_RG_INT_STATUS_SPKL_AB_SHIFT                          0
#define MT6392_PMIC_RG_INT_STATUS_SPKL_ADDR                              MT6392_INT_STATUS0
#define MT6392_PMIC_RG_INT_STATUS_SPKL_MASK                              0x1
#define MT6392_PMIC_RG_INT_STATUS_SPKL_SHIFT                             1
#define MT6392_PMIC_RG_INT_STATUS_BAT_L_ADDR                             MT6392_INT_STATUS0
#define MT6392_PMIC_RG_INT_STATUS_BAT_L_MASK                             0x1
#define MT6392_PMIC_RG_INT_STATUS_BAT_L_SHIFT                            2
#define MT6392_PMIC_RG_INT_STATUS_BAT_H_ADDR                             MT6392_INT_STATUS0
#define MT6392_PMIC_RG_INT_STATUS_BAT_H_MASK                             0x1
#define MT6392_PMIC_RG_INT_STATUS_BAT_H_SHIFT                            3
#define MT6392_PMIC_RG_INT_STATUS_WATCHDOG_ADDR                          MT6392_INT_STATUS0
#define MT6392_PMIC_RG_INT_STATUS_WATCHDOG_MASK                          0x1
#define MT6392_PMIC_RG_INT_STATUS_WATCHDOG_SHIFT                         4
#define MT6392_PMIC_RG_INT_STATUS_PWRKEY_ADDR                            MT6392_INT_STATUS0
#define MT6392_PMIC_RG_INT_STATUS_PWRKEY_MASK                            0x1
#define MT6392_PMIC_RG_INT_STATUS_PWRKEY_SHIFT                           5
#define MT6392_PMIC_RG_INT_STATUS_THR_L_ADDR                             MT6392_INT_STATUS0
#define MT6392_PMIC_RG_INT_STATUS_THR_L_MASK                             0x1
#define MT6392_PMIC_RG_INT_STATUS_THR_L_SHIFT                            6
#define MT6392_PMIC_RG_INT_STATUS_THR_H_ADDR                             MT6392_INT_STATUS0
#define MT6392_PMIC_RG_INT_STATUS_THR_H_MASK                             0x1
#define MT6392_PMIC_RG_INT_STATUS_THR_H_SHIFT                            7
#define MT6392_PMIC_RG_INT_STATUS_VBATON_UNDET_ADDR                      MT6392_INT_STATUS0
#define MT6392_PMIC_RG_INT_STATUS_VBATON_UNDET_MASK                      0x1
#define MT6392_PMIC_RG_INT_STATUS_VBATON_UNDET_SHIFT                     8
#define MT6392_PMIC_RG_INT_STATUS_BVALID_DET_ADDR                        MT6392_INT_STATUS0
#define MT6392_PMIC_RG_INT_STATUS_BVALID_DET_MASK                        0x1
#define MT6392_PMIC_RG_INT_STATUS_BVALID_DET_SHIFT                       9
#define MT6392_PMIC_RG_INT_STATUS_CHRDET_ADDR                            MT6392_INT_STATUS0
#define MT6392_PMIC_RG_INT_STATUS_CHRDET_MASK                            0x1
#define MT6392_PMIC_RG_INT_STATUS_CHRDET_SHIFT                           10
#define MT6392_PMIC_RG_INT_STATUS_OV_ADDR                                MT6392_INT_STATUS0
#define MT6392_PMIC_RG_INT_STATUS_OV_MASK                                0x1
#define MT6392_PMIC_RG_INT_STATUS_OV_SHIFT                               11
#define MT6392_PMIC_RG_INT_STATUS_LDO_ADDR                               MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_LDO_MASK                               0x1
#define MT6392_PMIC_RG_INT_STATUS_LDO_SHIFT                              0
#define MT6392_PMIC_RG_INT_STATUS_FCHRKEY_ADDR                           MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_FCHRKEY_MASK                           0x1
#define MT6392_PMIC_RG_INT_STATUS_FCHRKEY_SHIFT                          1
#define MT6392_PMIC_RG_INT_STATUS_RELEASE_PWRKEY_ADDR                    MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_RELEASE_PWRKEY_MASK                    0x1
#define MT6392_PMIC_RG_INT_STATUS_RELEASE_PWRKEY_SHIFT                   2
#define MT6392_PMIC_RG_INT_STATUS_RELEASE_FCHRKEY_ADDR                   MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_RELEASE_FCHRKEY_MASK                   0x1
#define MT6392_PMIC_RG_INT_STATUS_RELEASE_FCHRKEY_SHIFT                  3
#define MT6392_PMIC_RG_INT_STATUS_RTC_ADDR                               MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_RTC_MASK                               0x1
#define MT6392_PMIC_RG_INT_STATUS_RTC_SHIFT                              4
#define MT6392_PMIC_RG_INT_STATUS_VPROC_ADDR                             MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_VPROC_MASK                             0x1
#define MT6392_PMIC_RG_INT_STATUS_VPROC_SHIFT                            5
#define MT6392_PMIC_RG_INT_STATUS_VSYS_ADDR                              MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_VSYS_MASK                              0x1
#define MT6392_PMIC_RG_INT_STATUS_VSYS_SHIFT                             6
#define MT6392_PMIC_RG_INT_STATUS_VCORE_ADDR                             MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_VCORE_MASK                             0x1
#define MT6392_PMIC_RG_INT_STATUS_VCORE_SHIFT                            7
#define MT6392_PMIC_RG_INT_STATUS_TYPE_C_CC_ADDR                         MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_TYPE_C_CC_MASK                         0x1
#define MT6392_PMIC_RG_INT_STATUS_TYPE_C_CC_SHIFT                        8
#define MT6392_PMIC_RG_INT_STATUS_TYPEC_H_MAX_ADDR                       MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_TYPEC_H_MAX_MASK                       0x1
#define MT6392_PMIC_RG_INT_STATUS_TYPEC_H_MAX_SHIFT                      9
#define MT6392_PMIC_RG_INT_STATUS_TYPEC_H_MIN_ADDR                       MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_TYPEC_H_MIN_MASK                       0x1
#define MT6392_PMIC_RG_INT_STATUS_TYPEC_H_MIN_SHIFT                      10
#define MT6392_PMIC_RG_INT_STATUS_TYPEC_L_MAX_ADDR                       MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_TYPEC_L_MAX_MASK                       0x1
#define MT6392_PMIC_RG_INT_STATUS_TYPEC_L_MAX_SHIFT                      11
#define MT6392_PMIC_RG_INT_STATUS_TYPEC_L_MIN_ADDR                       MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_TYPEC_L_MIN_MASK                       0x1
#define MT6392_PMIC_RG_INT_STATUS_TYPEC_L_MIN_SHIFT                      12
#define MT6392_PMIC_RG_INT_STATUS_THR_MAX_ADDR                           MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_THR_MAX_MASK                           0x1
#define MT6392_PMIC_RG_INT_STATUS_THR_MAX_SHIFT                          13
#define MT6392_PMIC_RG_INT_STATUS_THR_MIN_ADDR                           MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_THR_MIN_MASK                           0x1
#define MT6392_PMIC_RG_INT_STATUS_THR_MIN_SHIFT                          14
#define MT6392_PMIC_RG_INT_STATUS_NAG_C_DLTV_ADDR                        MT6392_INT_STATUS1
#define MT6392_PMIC_RG_INT_STATUS_NAG_C_DLTV_MASK                        0x1
#define MT6392_PMIC_RG_INT_STATUS_NAG_C_DLTV_SHIFT                       15
#define MT6392_PMIC_OC_GEAR_BVALID_DET_ADDR                              MT6392_OC_GEAR_0
#define MT6392_PMIC_OC_GEAR_BVALID_DET_MASK                              0x3
#define MT6392_PMIC_OC_GEAR_BVALID_DET_SHIFT                             0
#define MT6392_PMIC_OC_GEAR_VBATON_UNDET_ADDR                            MT6392_OC_GEAR_1
#define MT6392_PMIC_OC_GEAR_VBATON_UNDET_MASK                            0x3
#define MT6392_PMIC_OC_GEAR_VBATON_UNDET_SHIFT                           0
#define MT6392_PMIC_OC_GEAR_LDO_ADDR                                     MT6392_OC_GEAR_2
#define MT6392_PMIC_OC_GEAR_LDO_MASK                                     0x3
#define MT6392_PMIC_OC_GEAR_LDO_SHIFT                                    0
#define MT6392_PMIC_VPROC_OC_THD_ADDR                                    MT6392_OC_CTL_VPROC
#define MT6392_PMIC_VPROC_OC_THD_MASK                                    0x3
#define MT6392_PMIC_VPROC_OC_THD_SHIFT                                   0
#define MT6392_PMIC_VPROC_OC_WND_ADDR                                    MT6392_OC_CTL_VPROC
#define MT6392_PMIC_VPROC_OC_WND_MASK                                    0x3
#define MT6392_PMIC_VPROC_OC_WND_SHIFT                                   2
#define MT6392_PMIC_VPROC_DEG_EN_ADDR                                    MT6392_OC_CTL_VPROC
#define MT6392_PMIC_VPROC_DEG_EN_MASK                                    0x1
#define MT6392_PMIC_VPROC_DEG_EN_SHIFT                                   4
#define MT6392_PMIC_VSYS_OC_THD_ADDR                                     MT6392_OC_CTL_VSYS
#define MT6392_PMIC_VSYS_OC_THD_MASK                                     0x3
#define MT6392_PMIC_VSYS_OC_THD_SHIFT                                    0
#define MT6392_PMIC_VSYS_OC_WND_ADDR                                     MT6392_OC_CTL_VSYS
#define MT6392_PMIC_VSYS_OC_WND_MASK                                     0x3
#define MT6392_PMIC_VSYS_OC_WND_SHIFT                                    2
#define MT6392_PMIC_VSYS_DEG_EN_ADDR                                     MT6392_OC_CTL_VSYS
#define MT6392_PMIC_VSYS_DEG_EN_MASK                                     0x1
#define MT6392_PMIC_VSYS_DEG_EN_SHIFT                                    4
#define MT6392_PMIC_VCORE_OC_THD_ADDR                                    MT6392_OC_CTL_VCORE
#define MT6392_PMIC_VCORE_OC_THD_MASK                                    0x3
#define MT6392_PMIC_VCORE_OC_THD_SHIFT                                   0
#define MT6392_PMIC_VCORE_OC_WND_ADDR                                    MT6392_OC_CTL_VCORE
#define MT6392_PMIC_VCORE_OC_WND_MASK                                    0x3
#define MT6392_PMIC_VCORE_OC_WND_SHIFT                                   2
#define MT6392_PMIC_VCORE_DEG_EN_ADDR                                    MT6392_OC_CTL_VCORE
#define MT6392_PMIC_VCORE_DEG_EN_MASK                                    0x1
#define MT6392_PMIC_VCORE_DEG_EN_SHIFT                                   4
#define MT6392_PMIC_FQMTR_TCKSEL_ADDR                                    MT6392_FQMTR_CON0
#define MT6392_PMIC_FQMTR_TCKSEL_MASK                                    0x7
#define MT6392_PMIC_FQMTR_TCKSEL_SHIFT                                   0
#define MT6392_PMIC_FQMTR_BUSY_ADDR                                      MT6392_FQMTR_CON0
#define MT6392_PMIC_FQMTR_BUSY_MASK                                      0x1
#define MT6392_PMIC_FQMTR_BUSY_SHIFT                                     3
#define MT6392_PMIC_FQMTR_EN_ADDR                                        MT6392_FQMTR_CON0
#define MT6392_PMIC_FQMTR_EN_MASK                                        0x1
#define MT6392_PMIC_FQMTR_EN_SHIFT                                       15
#define MT6392_PMIC_FQMTR_WINSET_ADDR                                    MT6392_FQMTR_CON1
#define MT6392_PMIC_FQMTR_WINSET_MASK                                    0xFFFF
#define MT6392_PMIC_FQMTR_WINSET_SHIFT                                   0
#define MT6392_PMIC_FQMTR_DATA_ADDR                                      MT6392_FQMTR_CON2
#define MT6392_PMIC_FQMTR_DATA_MASK                                      0xFFFF
#define MT6392_PMIC_FQMTR_DATA_SHIFT                                     0
#define MT6392_PMIC_RG_SPI_CON_ADDR                                      MT6392_RG_SPI_CON
#define MT6392_PMIC_RG_SPI_CON_MASK                                      0x1
#define MT6392_PMIC_RG_SPI_CON_SHIFT                                     0
#define MT6392_PMIC_DEW_DIO_EN_ADDR                                      MT6392_DEW_DIO_EN
#define MT6392_PMIC_DEW_DIO_EN_MASK                                      0x1
#define MT6392_PMIC_DEW_DIO_EN_SHIFT                                     0
#define MT6392_PMIC_DEW_READ_TEST_ADDR                                   MT6392_DEW_READ_TEST
#define MT6392_PMIC_DEW_READ_TEST_MASK                                   0xFFFF
#define MT6392_PMIC_DEW_READ_TEST_SHIFT                                  0
#define MT6392_PMIC_DEW_WRITE_TEST_ADDR                                  MT6392_DEW_WRITE_TEST
#define MT6392_PMIC_DEW_WRITE_TEST_MASK                                  0xFFFF
#define MT6392_PMIC_DEW_WRITE_TEST_SHIFT                                 0
#define MT6392_PMIC_DEW_CRC_SWRST_ADDR                                   MT6392_DEW_CRC_SWRST
#define MT6392_PMIC_DEW_CRC_SWRST_MASK                                   0x1
#define MT6392_PMIC_DEW_CRC_SWRST_SHIFT                                  0
#define MT6392_PMIC_DEW_CRC_EN_ADDR                                      MT6392_DEW_CRC_EN
#define MT6392_PMIC_DEW_CRC_EN_MASK                                      0x1
#define MT6392_PMIC_DEW_CRC_EN_SHIFT                                     0
#define MT6392_PMIC_DEW_CRC_VAL_ADDR                                     MT6392_DEW_CRC_VAL
#define MT6392_PMIC_DEW_CRC_VAL_MASK                                     0xFF
#define MT6392_PMIC_DEW_CRC_VAL_SHIFT                                    0
#define MT6392_PMIC_DEW_DBG_MON_SEL_ADDR                                 MT6392_DEW_DBG_MON_SEL
#define MT6392_PMIC_DEW_DBG_MON_SEL_MASK                                 0xF
#define MT6392_PMIC_DEW_DBG_MON_SEL_SHIFT                                0
#define MT6392_PMIC_DEW_CIPHER_KEY_SEL_ADDR                              MT6392_DEW_CIPHER_KEY_SEL
#define MT6392_PMIC_DEW_CIPHER_KEY_SEL_MASK                              0x3
#define MT6392_PMIC_DEW_CIPHER_KEY_SEL_SHIFT                             0
#define MT6392_PMIC_DEW_CIPHER_IV_SEL_ADDR                               MT6392_DEW_CIPHER_IV_SEL
#define MT6392_PMIC_DEW_CIPHER_IV_SEL_MASK                               0x3
#define MT6392_PMIC_DEW_CIPHER_IV_SEL_SHIFT                              0
#define MT6392_PMIC_DEW_CIPHER_EN_ADDR                                   MT6392_DEW_CIPHER_EN
#define MT6392_PMIC_DEW_CIPHER_EN_MASK                                   0x1
#define MT6392_PMIC_DEW_CIPHER_EN_SHIFT                                  0
#define MT6392_PMIC_DEW_CIPHER_RDY_ADDR                                  MT6392_DEW_CIPHER_RDY
#define MT6392_PMIC_DEW_CIPHER_RDY_MASK                                  0x1
#define MT6392_PMIC_DEW_CIPHER_RDY_SHIFT                                 0
#define MT6392_PMIC_DEW_CIPHER_MODE_ADDR                                 MT6392_DEW_CIPHER_MODE
#define MT6392_PMIC_DEW_CIPHER_MODE_MASK                                 0x1
#define MT6392_PMIC_DEW_CIPHER_MODE_SHIFT                                0
#define MT6392_PMIC_DEW_CIPHER_SWRST_ADDR                                MT6392_DEW_CIPHER_SWRST
#define MT6392_PMIC_DEW_CIPHER_SWRST_MASK                                0x1
#define MT6392_PMIC_DEW_CIPHER_SWRST_SHIFT                               0
#define MT6392_PMIC_DEW_RDDMY_NO_ADDR                                    MT6392_DEW_RDDMY_NO
#define MT6392_PMIC_DEW_RDDMY_NO_MASK                                    0xF
#define MT6392_PMIC_DEW_RDDMY_NO_SHIFT                                   0
#define MT6392_PMIC_DEW_RDATA_DLY_SEL_ADDR                               MT6392_DEW_RDATA_DLY_SEL
#define MT6392_PMIC_DEW_RDATA_DLY_SEL_MASK                               0x1
#define MT6392_PMIC_DEW_RDATA_DLY_SEL_SHIFT                              0
#define MT6392_PMIC_RG_OSC_75K_TRIM_ADDR                                 MT6392_CLK_TRIM_CON0
#define MT6392_PMIC_RG_OSC_75K_TRIM_MASK                                 0x1F
#define MT6392_PMIC_RG_OSC_75K_TRIM_SHIFT                                0
#define MT6392_PMIC_RG_OSC_75K_TRIM_EN_ADDR                              MT6392_CLK_TRIM_CON0
#define MT6392_PMIC_RG_OSC_75K_TRIM_EN_MASK                              0x1
#define MT6392_PMIC_RG_OSC_75K_TRIM_EN_SHIFT                             5
#define MT6392_PMIC_RG_OSC_75K_TRIM_RATE_ADDR                            MT6392_CLK_TRIM_CON0
#define MT6392_PMIC_RG_OSC_75K_TRIM_RATE_MASK                            0x3
#define MT6392_PMIC_RG_OSC_75K_TRIM_RATE_SHIFT                           6
#define MT6392_PMIC_RG_OSC_75K_TRIM_OUT_ADDR                             MT6392_CLK_TRIM_CON0
#define MT6392_PMIC_RG_OSC_75K_TRIM_OUT_MASK                             0x1F
#define MT6392_PMIC_RG_OSC_75K_TRIM_OUT_SHIFT                            8
#define MT6392_PMIC_RG_SMPS_TESTMODE_B_ADDR                              MT6392_BUCK_CON0
#define MT6392_PMIC_RG_SMPS_TESTMODE_B_MASK                              0xFF
#define MT6392_PMIC_RG_SMPS_TESTMODE_B_SHIFT                             8
#define MT6392_PMIC_QI_VPROC_DIG_MON_ADDR                                MT6392_BUCK_CON1
#define MT6392_PMIC_QI_VPROC_DIG_MON_MASK                                0xF
#define MT6392_PMIC_QI_VPROC_DIG_MON_SHIFT                               0
#define MT6392_PMIC_QI_VSYS_DIG_MON_ADDR                                 MT6392_BUCK_CON1
#define MT6392_PMIC_QI_VSYS_DIG_MON_MASK                                 0xF
#define MT6392_PMIC_QI_VSYS_DIG_MON_SHIFT                                4
#define MT6392_PMIC_QI_VCORE_DIG_MON_ADDR                                MT6392_BUCK_CON1
#define MT6392_PMIC_QI_VCORE_DIG_MON_MASK                                0xF
#define MT6392_PMIC_QI_VCORE_DIG_MON_SHIFT                               8
#define MT6392_PMIC_VSLEEP_SRC0_ADDR                                     MT6392_BUCK_CON2
#define MT6392_PMIC_VSLEEP_SRC0_MASK                                     0x1FF
#define MT6392_PMIC_VSLEEP_SRC0_SHIFT                                    0
#define MT6392_PMIC_VSLEEP_SRC1_ADDR                                     MT6392_BUCK_CON2
#define MT6392_PMIC_VSLEEP_SRC1_MASK                                     0xF
#define MT6392_PMIC_VSLEEP_SRC1_SHIFT                                    12
#define MT6392_PMIC_R2R_SRC0_ADDR                                        MT6392_BUCK_CON3
#define MT6392_PMIC_R2R_SRC0_MASK                                        0x1FF
#define MT6392_PMIC_R2R_SRC0_SHIFT                                       0
#define MT6392_PMIC_R2R_SRC1_ADDR                                        MT6392_BUCK_CON3
#define MT6392_PMIC_R2R_SRC1_MASK                                        0xF
#define MT6392_PMIC_R2R_SRC1_SHIFT                                       12
#define MT6392_PMIC_BUCK_OSC_SEL_SRC0_ADDR                               MT6392_BUCK_CON4
#define MT6392_PMIC_BUCK_OSC_SEL_SRC0_MASK                               0x1FF
#define MT6392_PMIC_BUCK_OSC_SEL_SRC0_SHIFT                              0
#define MT6392_PMIC_SRCLKEN_DLY_SRC1_ADDR                                MT6392_BUCK_CON4
#define MT6392_PMIC_SRCLKEN_DLY_SRC1_MASK                                0xF
#define MT6392_PMIC_SRCLKEN_DLY_SRC1_SHIFT                               12
#define MT6392_PMIC_BUCK_CON5_RSV0_ADDR                                  MT6392_BUCK_CON5
#define MT6392_PMIC_BUCK_CON5_RSV0_MASK                                  0xFFFF
#define MT6392_PMIC_BUCK_CON5_RSV0_SHIFT                                 0
#define MT6392_PMIC_RG_VPROC_TRIML_ADDR                                  MT6392_VPROC_CON0
#define MT6392_PMIC_RG_VPROC_TRIML_MASK                                  0x7
#define MT6392_PMIC_RG_VPROC_TRIML_SHIFT                                 0
#define MT6392_PMIC_RG_VPROC_TRIMH_ADDR                                  MT6392_VPROC_CON0
#define MT6392_PMIC_RG_VPROC_TRIMH_MASK                                  0x7
#define MT6392_PMIC_RG_VPROC_TRIMH_SHIFT                                 3
#define MT6392_PMIC_RG_VPROC_CSM_ADDR                                    MT6392_VPROC_CON0
#define MT6392_PMIC_RG_VPROC_CSM_MASK                                    0x7
#define MT6392_PMIC_RG_VPROC_CSM_SHIFT                                   6
#define MT6392_PMIC_RG_VPROC_ZXOS_TRIM_ADDR                              MT6392_VPROC_CON0
#define MT6392_PMIC_RG_VPROC_ZXOS_TRIM_MASK                              0x3F
#define MT6392_PMIC_RG_VPROC_ZXOS_TRIM_SHIFT                             9
#define MT6392_PMIC_RG_VPROC_RZSEL_ADDR                                  MT6392_VPROC_CON1
#define MT6392_PMIC_RG_VPROC_RZSEL_MASK                                  0x3
#define MT6392_PMIC_RG_VPROC_RZSEL_SHIFT                                 0
#define MT6392_PMIC_RG_VPROC_CC_ADDR                                     MT6392_VPROC_CON1
#define MT6392_PMIC_RG_VPROC_CC_MASK                                     0x3
#define MT6392_PMIC_RG_VPROC_CC_SHIFT                                    4
#define MT6392_PMIC_RG_VPROC_CSR_ADDR                                    MT6392_VPROC_CON1
#define MT6392_PMIC_RG_VPROC_CSR_MASK                                    0x3
#define MT6392_PMIC_RG_VPROC_CSR_SHIFT                                   6
#define MT6392_PMIC_RG_VPROC_CSL_ADDR                                    MT6392_VPROC_CON1
#define MT6392_PMIC_RG_VPROC_CSL_MASK                                    0x3
#define MT6392_PMIC_RG_VPROC_CSL_SHIFT                                   8
#define MT6392_PMIC_RG_VPROC_ZX_OS_ADDR                                  MT6392_VPROC_CON1
#define MT6392_PMIC_RG_VPROC_ZX_OS_MASK                                  0x3
#define MT6392_PMIC_RG_VPROC_ZX_OS_SHIFT                                 14
#define MT6392_PMIC_RG_VPROC_AVP_OS_ADDR                                 MT6392_VPROC_CON2
#define MT6392_PMIC_RG_VPROC_AVP_OS_MASK                                 0x7
#define MT6392_PMIC_RG_VPROC_AVP_OS_SHIFT                                0
#define MT6392_PMIC_RG_VPROC_AVP_EN_ADDR                                 MT6392_VPROC_CON2
#define MT6392_PMIC_RG_VPROC_AVP_EN_MASK                                 0x1
#define MT6392_PMIC_RG_VPROC_AVP_EN_SHIFT                                3
#define MT6392_PMIC_RG_VPROC_MODESET_ADDR                                MT6392_VPROC_CON2
#define MT6392_PMIC_RG_VPROC_MODESET_MASK                                0x1
#define MT6392_PMIC_RG_VPROC_MODESET_SHIFT                               8
#define MT6392_PMIC_RG_VPROC_NDIS_EN_ADDR                                MT6392_VPROC_CON2
#define MT6392_PMIC_RG_VPROC_NDIS_EN_MASK                                0x1
#define MT6392_PMIC_RG_VPROC_NDIS_EN_SHIFT                               9
#define MT6392_PMIC_RG_VPROC_SLP_ADDR                                    MT6392_VPROC_CON3
#define MT6392_PMIC_RG_VPROC_SLP_MASK                                    0x3
#define MT6392_PMIC_RG_VPROC_SLP_SHIFT                                   0
#define MT6392_PMIC_QI_VPROC_VSLEEP_ADDR                                 MT6392_VPROC_CON3
#define MT6392_PMIC_QI_VPROC_VSLEEP_MASK                                 0x3
#define MT6392_PMIC_QI_VPROC_VSLEEP_SHIFT                                4
#define MT6392_PMIC_RG_VPROC_RSV_ADDR                                    MT6392_VPROC_CON4
#define MT6392_PMIC_RG_VPROC_RSV_MASK                                    0xFF
#define MT6392_PMIC_RG_VPROC_RSV_SHIFT                                   0
#define MT6392_PMIC_VPROC_EN_CTRL_ADDR                                   MT6392_VPROC_CON5
#define MT6392_PMIC_VPROC_EN_CTRL_MASK                                   0x1
#define MT6392_PMIC_VPROC_EN_CTRL_SHIFT                                  0
#define MT6392_PMIC_VPROC_VOSEL_CTRL_ADDR                                MT6392_VPROC_CON5
#define MT6392_PMIC_VPROC_VOSEL_CTRL_MASK                                0x1
#define MT6392_PMIC_VPROC_VOSEL_CTRL_SHIFT                               1
#define MT6392_PMIC_VPROC_DLC_CTRL_ADDR                                  MT6392_VPROC_CON5
#define MT6392_PMIC_VPROC_DLC_CTRL_MASK                                  0x1
#define MT6392_PMIC_VPROC_DLC_CTRL_SHIFT                                 2
#define MT6392_PMIC_VPROC_BURST_CTRL_ADDR                                MT6392_VPROC_CON5
#define MT6392_PMIC_VPROC_BURST_CTRL_MASK                                0x1
#define MT6392_PMIC_VPROC_BURST_CTRL_SHIFT                               3
#define MT6392_PMIC_VPROC_EN_ADDR                                        MT6392_VPROC_CON7
#define MT6392_PMIC_VPROC_EN_MASK                                        0x1
#define MT6392_PMIC_VPROC_EN_SHIFT                                       0
#define MT6392_PMIC_QI_VPROC_STB_ADDR                                    MT6392_VPROC_CON7
#define MT6392_PMIC_QI_VPROC_STB_MASK                                    0x1
#define MT6392_PMIC_QI_VPROC_STB_SHIFT                                   12
#define MT6392_PMIC_QI_VPROC_EN_ADDR                                     MT6392_VPROC_CON7
#define MT6392_PMIC_QI_VPROC_EN_MASK                                     0x1
#define MT6392_PMIC_QI_VPROC_EN_SHIFT                                    13
#define MT6392_PMIC_QI_VPROC_OC_STATUS_ADDR                              MT6392_VPROC_CON7
#define MT6392_PMIC_QI_VPROC_OC_STATUS_MASK                              0x1
#define MT6392_PMIC_QI_VPROC_OC_STATUS_SHIFT                             15
#define MT6392_PMIC_VPROC_SFCHG_FRATE_ADDR                               MT6392_VPROC_CON8
#define MT6392_PMIC_VPROC_SFCHG_FRATE_MASK                               0x7F
#define MT6392_PMIC_VPROC_SFCHG_FRATE_SHIFT                              0
#define MT6392_PMIC_VPROC_SFCHG_FEN_ADDR                                 MT6392_VPROC_CON8
#define MT6392_PMIC_VPROC_SFCHG_FEN_MASK                                 0x1
#define MT6392_PMIC_VPROC_SFCHG_FEN_SHIFT                                7
#define MT6392_PMIC_VPROC_SFCHG_RRATE_ADDR                               MT6392_VPROC_CON8
#define MT6392_PMIC_VPROC_SFCHG_RRATE_MASK                               0x7F
#define MT6392_PMIC_VPROC_SFCHG_RRATE_SHIFT                              8
#define MT6392_PMIC_VPROC_SFCHG_REN_ADDR                                 MT6392_VPROC_CON8
#define MT6392_PMIC_VPROC_SFCHG_REN_MASK                                 0x1
#define MT6392_PMIC_VPROC_SFCHG_REN_SHIFT                                15
#define MT6392_PMIC_VPROC_VOSEL_ADDR                                     MT6392_VPROC_CON9
#define MT6392_PMIC_VPROC_VOSEL_MASK                                     0x7F
#define MT6392_PMIC_VPROC_VOSEL_SHIFT                                    0
#define MT6392_PMIC_VPROC_VOSEL_ON_ADDR                                  MT6392_VPROC_CON10
#define MT6392_PMIC_VPROC_VOSEL_ON_MASK                                  0x7F
#define MT6392_PMIC_VPROC_VOSEL_ON_SHIFT                                 0
#define MT6392_PMIC_VPROC_VOSEL_SLEEP_ADDR                               MT6392_VPROC_CON11
#define MT6392_PMIC_VPROC_VOSEL_SLEEP_MASK                               0x7F
#define MT6392_PMIC_VPROC_VOSEL_SLEEP_SHIFT                              0
#define MT6392_PMIC_NI_VPROC_VOSEL_ADDR                                  MT6392_VPROC_CON12
#define MT6392_PMIC_NI_VPROC_VOSEL_MASK                                  0x7F
#define MT6392_PMIC_NI_VPROC_VOSEL_SHIFT                                 0
#define MT6392_PMIC_VPROC_BURST_ADDR                                     MT6392_VPROC_CON13
#define MT6392_PMIC_VPROC_BURST_MASK                                     0x3
#define MT6392_PMIC_VPROC_BURST_SHIFT                                    0
#define MT6392_PMIC_VPROC_BURST_ON_ADDR                                  MT6392_VPROC_CON13
#define MT6392_PMIC_VPROC_BURST_ON_MASK                                  0x3
#define MT6392_PMIC_VPROC_BURST_ON_SHIFT                                 4
#define MT6392_PMIC_VPROC_BURST_SLEEP_ADDR                               MT6392_VPROC_CON13
#define MT6392_PMIC_VPROC_BURST_SLEEP_MASK                               0x3
#define MT6392_PMIC_VPROC_BURST_SLEEP_SHIFT                              8
#define MT6392_PMIC_QI_VPROC_BURST_ADDR                                  MT6392_VPROC_CON13
#define MT6392_PMIC_QI_VPROC_BURST_MASK                                  0x3
#define MT6392_PMIC_QI_VPROC_BURST_SHIFT                                 12
#define MT6392_PMIC_VPROC_DLC_ADDR                                       MT6392_VPROC_CON14
#define MT6392_PMIC_VPROC_DLC_MASK                                       0x3
#define MT6392_PMIC_VPROC_DLC_SHIFT                                      0
#define MT6392_PMIC_VPROC_DLC_ON_ADDR                                    MT6392_VPROC_CON14
#define MT6392_PMIC_VPROC_DLC_ON_MASK                                    0x3
#define MT6392_PMIC_VPROC_DLC_ON_SHIFT                                   4
#define MT6392_PMIC_VPROC_DLC_SLEEP_ADDR                                 MT6392_VPROC_CON14
#define MT6392_PMIC_VPROC_DLC_SLEEP_MASK                                 0x3
#define MT6392_PMIC_VPROC_DLC_SLEEP_SHIFT                                8
#define MT6392_PMIC_QI_VPROC_DLC_ADDR                                    MT6392_VPROC_CON14
#define MT6392_PMIC_QI_VPROC_DLC_MASK                                    0x3
#define MT6392_PMIC_QI_VPROC_DLC_SHIFT                                   12
#define MT6392_PMIC_VPROC_DLC_N_ADDR                                     MT6392_VPROC_CON15
#define MT6392_PMIC_VPROC_DLC_N_MASK                                     0x3
#define MT6392_PMIC_VPROC_DLC_N_SHIFT                                    0
#define MT6392_PMIC_VPROC_DLC_N_ON_ADDR                                  MT6392_VPROC_CON15
#define MT6392_PMIC_VPROC_DLC_N_ON_MASK                                  0x3
#define MT6392_PMIC_VPROC_DLC_N_ON_SHIFT                                 4
#define MT6392_PMIC_VPROC_DLC_N_SLEEP_ADDR                               MT6392_VPROC_CON15
#define MT6392_PMIC_VPROC_DLC_N_SLEEP_MASK                               0x3
#define MT6392_PMIC_VPROC_DLC_N_SLEEP_SHIFT                              8
#define MT6392_PMIC_QI_VPROC_DLC_N_ADDR                                  MT6392_VPROC_CON15
#define MT6392_PMIC_QI_VPROC_DLC_N_MASK                                  0x3
#define MT6392_PMIC_QI_VPROC_DLC_N_SHIFT                                 12
#define MT6392_PMIC_VPROC_TRANSTD_ADDR                                   MT6392_VPROC_CON18
#define MT6392_PMIC_VPROC_TRANSTD_MASK                                   0x3
#define MT6392_PMIC_VPROC_TRANSTD_SHIFT                                  0
#define MT6392_PMIC_VPROC_VOSEL_TRANS_EN_ADDR                            MT6392_VPROC_CON18
#define MT6392_PMIC_VPROC_VOSEL_TRANS_EN_MASK                            0x3
#define MT6392_PMIC_VPROC_VOSEL_TRANS_EN_SHIFT                           4
#define MT6392_PMIC_VPROC_VOSEL_TRANS_ONCE_ADDR                          MT6392_VPROC_CON18
#define MT6392_PMIC_VPROC_VOSEL_TRANS_ONCE_MASK                          0x1
#define MT6392_PMIC_VPROC_VOSEL_TRANS_ONCE_SHIFT                         6
#define MT6392_PMIC_NI_VPROC_VOSEL_TRANS_ADDR                            MT6392_VPROC_CON18
#define MT6392_PMIC_NI_VPROC_VOSEL_TRANS_MASK                            0x1
#define MT6392_PMIC_NI_VPROC_VOSEL_TRANS_SHIFT                           7
#define MT6392_PMIC_VPROC_VSLEEP_EN_ADDR                                 MT6392_VPROC_CON18
#define MT6392_PMIC_VPROC_VSLEEP_EN_MASK                                 0x1
#define MT6392_PMIC_VPROC_VSLEEP_EN_SHIFT                                8
#define MT6392_PMIC_VPROC_R2R_PDN_ADDR                                   MT6392_VPROC_CON18
#define MT6392_PMIC_VPROC_R2R_PDN_MASK                                   0x1
#define MT6392_PMIC_VPROC_R2R_PDN_SHIFT                                  10
#define MT6392_PMIC_VPROC_VSLEEP_SEL_ADDR                                MT6392_VPROC_CON18
#define MT6392_PMIC_VPROC_VSLEEP_SEL_MASK                                0x1
#define MT6392_PMIC_VPROC_VSLEEP_SEL_SHIFT                               11
#define MT6392_PMIC_NI_VPROC_R2R_PDN_ADDR                                MT6392_VPROC_CON18
#define MT6392_PMIC_NI_VPROC_R2R_PDN_MASK                                0x1
#define MT6392_PMIC_NI_VPROC_R2R_PDN_SHIFT                               14
#define MT6392_PMIC_NI_VPROC_VSLEEP_SEL_ADDR                             MT6392_VPROC_CON18
#define MT6392_PMIC_NI_VPROC_VSLEEP_SEL_MASK                             0x1
#define MT6392_PMIC_NI_VPROC_VSLEEP_SEL_SHIFT                            15
#define MT6392_PMIC_RG_VSYS_TRIML_ADDR                                   MT6392_VSYS_CON0
#define MT6392_PMIC_RG_VSYS_TRIML_MASK                                   0x7
#define MT6392_PMIC_RG_VSYS_TRIML_SHIFT                                  0
#define MT6392_PMIC_RG_VSYS_TRIMH_ADDR                                   MT6392_VSYS_CON0
#define MT6392_PMIC_RG_VSYS_TRIMH_MASK                                   0x7
#define MT6392_PMIC_RG_VSYS_TRIMH_SHIFT                                  3
#define MT6392_PMIC_RG_VSYS_CSM_ADDR                                     MT6392_VSYS_CON0
#define MT6392_PMIC_RG_VSYS_CSM_MASK                                     0x7
#define MT6392_PMIC_RG_VSYS_CSM_SHIFT                                    6
#define MT6392_PMIC_RG_VSYS_ZXOS_TRIM_ADDR                               MT6392_VSYS_CON0
#define MT6392_PMIC_RG_VSYS_ZXOS_TRIM_MASK                               0x3F
#define MT6392_PMIC_RG_VSYS_ZXOS_TRIM_SHIFT                              9
#define MT6392_PMIC_RG_VSYS_RZSEL_ADDR                                   MT6392_VSYS_CON1
#define MT6392_PMIC_RG_VSYS_RZSEL_MASK                                   0x3
#define MT6392_PMIC_RG_VSYS_RZSEL_SHIFT                                  0
#define MT6392_PMIC_RG_VSYS_CC_ADDR                                      MT6392_VSYS_CON1
#define MT6392_PMIC_RG_VSYS_CC_MASK                                      0x3
#define MT6392_PMIC_RG_VSYS_CC_SHIFT                                     4
#define MT6392_PMIC_RG_VSYS_CSR_ADDR                                     MT6392_VSYS_CON1
#define MT6392_PMIC_RG_VSYS_CSR_MASK                                     0x3
#define MT6392_PMIC_RG_VSYS_CSR_SHIFT                                    6
#define MT6392_PMIC_RG_VSYS_CSL_ADDR                                     MT6392_VSYS_CON1
#define MT6392_PMIC_RG_VSYS_CSL_MASK                                     0x3
#define MT6392_PMIC_RG_VSYS_CSL_SHIFT                                    8
#define MT6392_PMIC_RG_VSYS_ZX_OS_ADDR                                   MT6392_VSYS_CON1
#define MT6392_PMIC_RG_VSYS_ZX_OS_MASK                                   0x3
#define MT6392_PMIC_RG_VSYS_ZX_OS_SHIFT                                  14
#define MT6392_PMIC_RG_VSYS_AVP_OS_ADDR                                  MT6392_VSYS_CON2
#define MT6392_PMIC_RG_VSYS_AVP_OS_MASK                                  0x7
#define MT6392_PMIC_RG_VSYS_AVP_OS_SHIFT                                 0
#define MT6392_PMIC_RG_VSYS_AVP_EN_ADDR                                  MT6392_VSYS_CON2
#define MT6392_PMIC_RG_VSYS_AVP_EN_MASK                                  0x1
#define MT6392_PMIC_RG_VSYS_AVP_EN_SHIFT                                 3
#define MT6392_PMIC_RG_VSYS_MODESET_ADDR                                 MT6392_VSYS_CON2
#define MT6392_PMIC_RG_VSYS_MODESET_MASK                                 0x1
#define MT6392_PMIC_RG_VSYS_MODESET_SHIFT                                8
#define MT6392_PMIC_RG_VSYS_NDIS_EN_ADDR                                 MT6392_VSYS_CON2
#define MT6392_PMIC_RG_VSYS_NDIS_EN_MASK                                 0x1
#define MT6392_PMIC_RG_VSYS_NDIS_EN_SHIFT                                9
#define MT6392_PMIC_RG_VSYS_SLP_ADDR                                     MT6392_VSYS_CON3
#define MT6392_PMIC_RG_VSYS_SLP_MASK                                     0x3
#define MT6392_PMIC_RG_VSYS_SLP_SHIFT                                    0
#define MT6392_PMIC_QI_VSYS_VSLEEP_ADDR                                  MT6392_VSYS_CON3
#define MT6392_PMIC_QI_VSYS_VSLEEP_MASK                                  0x3
#define MT6392_PMIC_QI_VSYS_VSLEEP_SHIFT                                 4
#define MT6392_PMIC_RG_VSYS_RSV_ADDR                                     MT6392_VSYS_CON4
#define MT6392_PMIC_RG_VSYS_RSV_MASK                                     0xFF
#define MT6392_PMIC_RG_VSYS_RSV_SHIFT                                    0
#define MT6392_PMIC_VSYS_EN_CTRL_ADDR                                    MT6392_VSYS_CON5
#define MT6392_PMIC_VSYS_EN_CTRL_MASK                                    0x1
#define MT6392_PMIC_VSYS_EN_CTRL_SHIFT                                   0
#define MT6392_PMIC_VSYS_VOSEL_CTRL_ADDR                                 MT6392_VSYS_CON5
#define MT6392_PMIC_VSYS_VOSEL_CTRL_MASK                                 0x1
#define MT6392_PMIC_VSYS_VOSEL_CTRL_SHIFT                                1
#define MT6392_PMIC_VSYS_DLC_CTRL_ADDR                                   MT6392_VSYS_CON5
#define MT6392_PMIC_VSYS_DLC_CTRL_MASK                                   0x1
#define MT6392_PMIC_VSYS_DLC_CTRL_SHIFT                                  2
#define MT6392_PMIC_VSYS_BURST_CTRL_ADDR                                 MT6392_VSYS_CON5
#define MT6392_PMIC_VSYS_BURST_CTRL_MASK                                 0x1
#define MT6392_PMIC_VSYS_BURST_CTRL_SHIFT                                3
#define MT6392_PMIC_VSYS_EN_ADDR                                         MT6392_VSYS_CON7
#define MT6392_PMIC_VSYS_EN_MASK                                         0x1
#define MT6392_PMIC_VSYS_EN_SHIFT                                        0
#define MT6392_PMIC_QI_VSYS_STB_ADDR                                     MT6392_VSYS_CON7
#define MT6392_PMIC_QI_VSYS_STB_MASK                                     0x1
#define MT6392_PMIC_QI_VSYS_STB_SHIFT                                    12
#define MT6392_PMIC_QI_VSYS_EN_ADDR                                      MT6392_VSYS_CON7
#define MT6392_PMIC_QI_VSYS_EN_MASK                                      0x1
#define MT6392_PMIC_QI_VSYS_EN_SHIFT                                     13
#define MT6392_PMIC_QI_VSYS_OC_STATUS_ADDR                               MT6392_VSYS_CON7
#define MT6392_PMIC_QI_VSYS_OC_STATUS_MASK                               0x1
#define MT6392_PMIC_QI_VSYS_OC_STATUS_SHIFT                              15
#define MT6392_PMIC_VSYS_SFCHG_FRATE_ADDR                                MT6392_VSYS_CON8
#define MT6392_PMIC_VSYS_SFCHG_FRATE_MASK                                0x7F
#define MT6392_PMIC_VSYS_SFCHG_FRATE_SHIFT                               0
#define MT6392_PMIC_VSYS_SFCHG_FEN_ADDR                                  MT6392_VSYS_CON8
#define MT6392_PMIC_VSYS_SFCHG_FEN_MASK                                  0x1
#define MT6392_PMIC_VSYS_SFCHG_FEN_SHIFT                                 7
#define MT6392_PMIC_VSYS_SFCHG_RRATE_ADDR                                MT6392_VSYS_CON8
#define MT6392_PMIC_VSYS_SFCHG_RRATE_MASK                                0x7F
#define MT6392_PMIC_VSYS_SFCHG_RRATE_SHIFT                               8
#define MT6392_PMIC_VSYS_SFCHG_REN_ADDR                                  MT6392_VSYS_CON8
#define MT6392_PMIC_VSYS_SFCHG_REN_MASK                                  0x1
#define MT6392_PMIC_VSYS_SFCHG_REN_SHIFT                                 15
#define MT6392_PMIC_VSYS_VOSEL_ADDR                                      MT6392_VSYS_CON9
#define MT6392_PMIC_VSYS_VOSEL_MASK                                      0x7F
#define MT6392_PMIC_VSYS_VOSEL_SHIFT                                     0
#define MT6392_PMIC_VSYS_VOSEL_ON_ADDR                                   MT6392_VSYS_CON10
#define MT6392_PMIC_VSYS_VOSEL_ON_MASK                                   0x7F
#define MT6392_PMIC_VSYS_VOSEL_ON_SHIFT                                  0
#define MT6392_PMIC_VSYS_VOSEL_SLEEP_ADDR                                MT6392_VSYS_CON11
#define MT6392_PMIC_VSYS_VOSEL_SLEEP_MASK                                0x7F
#define MT6392_PMIC_VSYS_VOSEL_SLEEP_SHIFT                               0
#define MT6392_PMIC_NI_VSYS_VOSEL_ADDR                                   MT6392_VSYS_CON12
#define MT6392_PMIC_NI_VSYS_VOSEL_MASK                                   0x7F
#define MT6392_PMIC_NI_VSYS_VOSEL_SHIFT                                  0
#define MT6392_PMIC_VSYS_BURST_ADDR                                      MT6392_VSYS_CON13
#define MT6392_PMIC_VSYS_BURST_MASK                                      0x3
#define MT6392_PMIC_VSYS_BURST_SHIFT                                     0
#define MT6392_PMIC_VSYS_BURST_ON_ADDR                                   MT6392_VSYS_CON13
#define MT6392_PMIC_VSYS_BURST_ON_MASK                                   0x3
#define MT6392_PMIC_VSYS_BURST_ON_SHIFT                                  4
#define MT6392_PMIC_VSYS_BURST_SLEEP_ADDR                                MT6392_VSYS_CON13
#define MT6392_PMIC_VSYS_BURST_SLEEP_MASK                                0x3
#define MT6392_PMIC_VSYS_BURST_SLEEP_SHIFT                               8
#define MT6392_PMIC_QI_VSYS_BURST_ADDR                                   MT6392_VSYS_CON13
#define MT6392_PMIC_QI_VSYS_BURST_MASK                                   0x3
#define MT6392_PMIC_QI_VSYS_BURST_SHIFT                                  12
#define MT6392_PMIC_VSYS_DLC_ADDR                                        MT6392_VSYS_CON14
#define MT6392_PMIC_VSYS_DLC_MASK                                        0x3
#define MT6392_PMIC_VSYS_DLC_SHIFT                                       0
#define MT6392_PMIC_VSYS_DLC_ON_ADDR                                     MT6392_VSYS_CON14
#define MT6392_PMIC_VSYS_DLC_ON_MASK                                     0x3
#define MT6392_PMIC_VSYS_DLC_ON_SHIFT                                    4
#define MT6392_PMIC_VSYS_DLC_SLEEP_ADDR                                  MT6392_VSYS_CON14
#define MT6392_PMIC_VSYS_DLC_SLEEP_MASK                                  0x3
#define MT6392_PMIC_VSYS_DLC_SLEEP_SHIFT                                 8
#define MT6392_PMIC_QI_VSYS_DLC_ADDR                                     MT6392_VSYS_CON14
#define MT6392_PMIC_QI_VSYS_DLC_MASK                                     0x3
#define MT6392_PMIC_QI_VSYS_DLC_SHIFT                                    12
#define MT6392_PMIC_VSYS_DLC_N_ADDR                                      MT6392_VSYS_CON15
#define MT6392_PMIC_VSYS_DLC_N_MASK                                      0x3
#define MT6392_PMIC_VSYS_DLC_N_SHIFT                                     0
#define MT6392_PMIC_VSYS_DLC_N_ON_ADDR                                   MT6392_VSYS_CON15
#define MT6392_PMIC_VSYS_DLC_N_ON_MASK                                   0x3
#define MT6392_PMIC_VSYS_DLC_N_ON_SHIFT                                  4
#define MT6392_PMIC_VSYS_DLC_N_SLEEP_ADDR                                MT6392_VSYS_CON15
#define MT6392_PMIC_VSYS_DLC_N_SLEEP_MASK                                0x3
#define MT6392_PMIC_VSYS_DLC_N_SLEEP_SHIFT                               8
#define MT6392_PMIC_QI_VSYS_DLC_N_ADDR                                   MT6392_VSYS_CON15
#define MT6392_PMIC_QI_VSYS_DLC_N_MASK                                   0x3
#define MT6392_PMIC_QI_VSYS_DLC_N_SHIFT                                  12
#define MT6392_PMIC_VSYS_TRANSTD_ADDR                                    MT6392_VSYS_CON18
#define MT6392_PMIC_VSYS_TRANSTD_MASK                                    0x3
#define MT6392_PMIC_VSYS_TRANSTD_SHIFT                                   0
#define MT6392_PMIC_VSYS_VOSEL_TRANS_EN_ADDR                             MT6392_VSYS_CON18
#define MT6392_PMIC_VSYS_VOSEL_TRANS_EN_MASK                             0x3
#define MT6392_PMIC_VSYS_VOSEL_TRANS_EN_SHIFT                            4
#define MT6392_PMIC_VSYS_VOSEL_TRANS_ONCE_ADDR                           MT6392_VSYS_CON18
#define MT6392_PMIC_VSYS_VOSEL_TRANS_ONCE_MASK                           0x1
#define MT6392_PMIC_VSYS_VOSEL_TRANS_ONCE_SHIFT                          6
#define MT6392_PMIC_NI_VSYS_VOSEL_TRANS_ADDR                             MT6392_VSYS_CON18
#define MT6392_PMIC_NI_VSYS_VOSEL_TRANS_MASK                             0x1
#define MT6392_PMIC_NI_VSYS_VOSEL_TRANS_SHIFT                            7
#define MT6392_PMIC_VSYS_VSLEEP_EN_ADDR                                  MT6392_VSYS_CON18
#define MT6392_PMIC_VSYS_VSLEEP_EN_MASK                                  0x1
#define MT6392_PMIC_VSYS_VSLEEP_EN_SHIFT                                 8
#define MT6392_PMIC_VSYS_R2R_PDN_ADDR                                    MT6392_VSYS_CON18
#define MT6392_PMIC_VSYS_R2R_PDN_MASK                                    0x1
#define MT6392_PMIC_VSYS_R2R_PDN_SHIFT                                   10
#define MT6392_PMIC_VSYS_VSLEEP_SEL_ADDR                                 MT6392_VSYS_CON18
#define MT6392_PMIC_VSYS_VSLEEP_SEL_MASK                                 0x1
#define MT6392_PMIC_VSYS_VSLEEP_SEL_SHIFT                                11
#define MT6392_PMIC_NI_VSYS_R2R_PDN_ADDR                                 MT6392_VSYS_CON18
#define MT6392_PMIC_NI_VSYS_R2R_PDN_MASK                                 0x1
#define MT6392_PMIC_NI_VSYS_R2R_PDN_SHIFT                                14
#define MT6392_PMIC_NI_VSYS_VSLEEP_SEL_ADDR                              MT6392_VSYS_CON18
#define MT6392_PMIC_NI_VSYS_VSLEEP_SEL_MASK                              0x1
#define MT6392_PMIC_NI_VSYS_VSLEEP_SEL_SHIFT                             15
#define MT6392_PMIC_BUCK_VSYS_OC_STATUS_ADDR                             MT6392_BUCK_OC_CON0
#define MT6392_PMIC_BUCK_VSYS_OC_STATUS_MASK                             0x1
#define MT6392_PMIC_BUCK_VSYS_OC_STATUS_SHIFT                            0
#define MT6392_PMIC_BUCK_VCORE_OC_STATUS_ADDR                            MT6392_BUCK_OC_CON0
#define MT6392_PMIC_BUCK_VCORE_OC_STATUS_MASK                            0x1
#define MT6392_PMIC_BUCK_VCORE_OC_STATUS_SHIFT                           1
#define MT6392_PMIC_BUCK_VPROC_OC_STATUS_ADDR                            MT6392_BUCK_OC_CON0
#define MT6392_PMIC_BUCK_VPROC_OC_STATUS_MASK                            0x1
#define MT6392_PMIC_BUCK_VPROC_OC_STATUS_SHIFT                           2
#define MT6392_PMIC_BUCK_VSYS_OC_INT_EN_ADDR                             MT6392_BUCK_OC_CON1
#define MT6392_PMIC_BUCK_VSYS_OC_INT_EN_MASK                             0x1
#define MT6392_PMIC_BUCK_VSYS_OC_INT_EN_SHIFT                            0
#define MT6392_PMIC_BUCK_VCORE_OC_INT_EN_ADDR                            MT6392_BUCK_OC_CON1
#define MT6392_PMIC_BUCK_VCORE_OC_INT_EN_MASK                            0x1
#define MT6392_PMIC_BUCK_VCORE_OC_INT_EN_SHIFT                           1
#define MT6392_PMIC_BUCK_VPROC_OC_INT_EN_ADDR                            MT6392_BUCK_OC_CON1
#define MT6392_PMIC_BUCK_VPROC_OC_INT_EN_MASK                            0x1
#define MT6392_PMIC_BUCK_VPROC_OC_INT_EN_SHIFT                           2
#define MT6392_PMIC_BUCK_VSYS_EN_OC_SDN_SEL_ADDR                         MT6392_BUCK_OC_CON2
#define MT6392_PMIC_BUCK_VSYS_EN_OC_SDN_SEL_MASK                         0x1
#define MT6392_PMIC_BUCK_VSYS_EN_OC_SDN_SEL_SHIFT                        0
#define MT6392_PMIC_BUCK_VCORE_EN_OC_SDN_SEL_ADDR                        MT6392_BUCK_OC_CON2
#define MT6392_PMIC_BUCK_VCORE_EN_OC_SDN_SEL_MASK                        0x1
#define MT6392_PMIC_BUCK_VCORE_EN_OC_SDN_SEL_SHIFT                       1
#define MT6392_PMIC_BUCK_VPROC_EN_OC_SDN_SEL_ADDR                        MT6392_BUCK_OC_CON2
#define MT6392_PMIC_BUCK_VPROC_EN_OC_SDN_SEL_MASK                        0x1
#define MT6392_PMIC_BUCK_VPROC_EN_OC_SDN_SEL_SHIFT                       2
#define MT6392_PMIC_BUCK_VSYS_OC_FLAG_CLR_ADDR                           MT6392_BUCK_OC_CON3
#define MT6392_PMIC_BUCK_VSYS_OC_FLAG_CLR_MASK                           0x1
#define MT6392_PMIC_BUCK_VSYS_OC_FLAG_CLR_SHIFT                          0
#define MT6392_PMIC_BUCK_VCORE_OC_FLAG_CLR_ADDR                          MT6392_BUCK_OC_CON3
#define MT6392_PMIC_BUCK_VCORE_OC_FLAG_CLR_MASK                          0x1
#define MT6392_PMIC_BUCK_VCORE_OC_FLAG_CLR_SHIFT                         1
#define MT6392_PMIC_BUCK_VPROC_OC_FLAG_CLR_ADDR                          MT6392_BUCK_OC_CON3
#define MT6392_PMIC_BUCK_VPROC_OC_FLAG_CLR_MASK                          0x1
#define MT6392_PMIC_BUCK_VPROC_OC_FLAG_CLR_SHIFT                         2
#define MT6392_PMIC_BUCK_VSYS_OC_FLAG_CLR_SEL_ADDR                       MT6392_BUCK_OC_CON4
#define MT6392_PMIC_BUCK_VSYS_OC_FLAG_CLR_SEL_MASK                       0x1
#define MT6392_PMIC_BUCK_VSYS_OC_FLAG_CLR_SEL_SHIFT                      0
#define MT6392_PMIC_BUCK_VCORE_OC_FLAG_CLR_SEL_ADDR                      MT6392_BUCK_OC_CON4
#define MT6392_PMIC_BUCK_VCORE_OC_FLAG_CLR_SEL_MASK                      0x1
#define MT6392_PMIC_BUCK_VCORE_OC_FLAG_CLR_SEL_SHIFT                     1
#define MT6392_PMIC_BUCK_VPROC_OC_FLAG_CLR_SEL_ADDR                      MT6392_BUCK_OC_CON4
#define MT6392_PMIC_BUCK_VPROC_OC_FLAG_CLR_SEL_MASK                      0x1
#define MT6392_PMIC_BUCK_VPROC_OC_FLAG_CLR_SEL_SHIFT                     2
#define MT6392_PMIC_BUCK_VPROC_OC_DEG_EN_ADDR                            MT6392_BUCK_OC_VPROC_CON0
#define MT6392_PMIC_BUCK_VPROC_OC_DEG_EN_MASK                            0x1
#define MT6392_PMIC_BUCK_VPROC_OC_DEG_EN_SHIFT                           1
#define MT6392_PMIC_BUCK_VPROC_OC_WND_ADDR                               MT6392_BUCK_OC_VPROC_CON0
#define MT6392_PMIC_BUCK_VPROC_OC_WND_MASK                               0x3
#define MT6392_PMIC_BUCK_VPROC_OC_WND_SHIFT                              2
#define MT6392_PMIC_BUCK_VPROC_OC_THD_ADDR                               MT6392_BUCK_OC_VPROC_CON0
#define MT6392_PMIC_BUCK_VPROC_OC_THD_MASK                               0x3
#define MT6392_PMIC_BUCK_VPROC_OC_THD_SHIFT                              6
#define MT6392_PMIC_BUCK_VCORE_OC_DEG_EN_ADDR                            MT6392_BUCK_OC_VCORE_CON0
#define MT6392_PMIC_BUCK_VCORE_OC_DEG_EN_MASK                            0x1
#define MT6392_PMIC_BUCK_VCORE_OC_DEG_EN_SHIFT                           1
#define MT6392_PMIC_BUCK_VCORE_OC_WND_ADDR                               MT6392_BUCK_OC_VCORE_CON0
#define MT6392_PMIC_BUCK_VCORE_OC_WND_MASK                               0x3
#define MT6392_PMIC_BUCK_VCORE_OC_WND_SHIFT                              2
#define MT6392_PMIC_BUCK_VCORE_OC_THD_ADDR                               MT6392_BUCK_OC_VCORE_CON0
#define MT6392_PMIC_BUCK_VCORE_OC_THD_MASK                               0x3
#define MT6392_PMIC_BUCK_VCORE_OC_THD_SHIFT                              6
#define MT6392_PMIC_BUCK_VSYS_OC_DEG_EN_ADDR                             MT6392_BUCK_OC_VSYS_CON0
#define MT6392_PMIC_BUCK_VSYS_OC_DEG_EN_MASK                             0x1
#define MT6392_PMIC_BUCK_VSYS_OC_DEG_EN_SHIFT                            1
#define MT6392_PMIC_BUCK_VSYS_OC_WND_ADDR                                MT6392_BUCK_OC_VSYS_CON0
#define MT6392_PMIC_BUCK_VSYS_OC_WND_MASK                                0x3
#define MT6392_PMIC_BUCK_VSYS_OC_WND_SHIFT                               2
#define MT6392_PMIC_BUCK_VSYS_OC_THD_ADDR                                MT6392_BUCK_OC_VSYS_CON0
#define MT6392_PMIC_BUCK_VSYS_OC_THD_MASK                                0x3
#define MT6392_PMIC_BUCK_VSYS_OC_THD_SHIFT                               6
#define MT6392_PMIC_AD_QI_VSYS_OC_STATUS_ADDR                            MT6392_BUCK_ANA_MON_CON0
#define MT6392_PMIC_AD_QI_VSYS_OC_STATUS_MASK                            0x1
#define MT6392_PMIC_AD_QI_VSYS_OC_STATUS_SHIFT                           0
#define MT6392_PMIC_AD_QI_VCORE_OC_STATUS_ADDR                           MT6392_BUCK_ANA_MON_CON0
#define MT6392_PMIC_AD_QI_VCORE_OC_STATUS_MASK                           0x1
#define MT6392_PMIC_AD_QI_VCORE_OC_STATUS_SHIFT                          1
#define MT6392_PMIC_AD_QI_VPROC_OC_STATUS_ADDR                           MT6392_BUCK_ANA_MON_CON0
#define MT6392_PMIC_AD_QI_VPROC_OC_STATUS_MASK                           0x1
#define MT6392_PMIC_AD_QI_VPROC_OC_STATUS_SHIFT                          2
#define MT6392_PMIC_BUCK_ANA_STATUS_ADDR                                 MT6392_BUCK_ANA_MON_CON0
#define MT6392_PMIC_BUCK_ANA_STATUS_MASK                                 0xF
#define MT6392_PMIC_BUCK_ANA_STATUS_SHIFT                                12
#define MT6392_PMIC_EFUSE_OC_EN_SEL_ADDR                                 MT6392_BUCK_EFUSE_OC_CON0
#define MT6392_PMIC_EFUSE_OC_EN_SEL_MASK                                 0x1
#define MT6392_PMIC_EFUSE_OC_EN_SEL_SHIFT                                0
#define MT6392_PMIC_EFUSE_OC_SDN_EN_ADDR                                 MT6392_BUCK_EFUSE_OC_CON0
#define MT6392_PMIC_EFUSE_OC_SDN_EN_MASK                                 0x1
#define MT6392_PMIC_EFUSE_OC_SDN_EN_SHIFT                                1
#define MT6392_PMIC_RG_VCORE_TRIML_ADDR                                  MT6392_VCORE_CON0
#define MT6392_PMIC_RG_VCORE_TRIML_MASK                                  0x7
#define MT6392_PMIC_RG_VCORE_TRIML_SHIFT                                 0
#define MT6392_PMIC_RG_VCORE_TRIMH_ADDR                                  MT6392_VCORE_CON0
#define MT6392_PMIC_RG_VCORE_TRIMH_MASK                                  0x7
#define MT6392_PMIC_RG_VCORE_TRIMH_SHIFT                                 3
#define MT6392_PMIC_RG_VCORE_CSM_ADDR                                    MT6392_VCORE_CON0
#define MT6392_PMIC_RG_VCORE_CSM_MASK                                    0x7
#define MT6392_PMIC_RG_VCORE_CSM_SHIFT                                   6
#define MT6392_PMIC_RG_VCORE_ZXOS_TRIM_ADDR                              MT6392_VCORE_CON0
#define MT6392_PMIC_RG_VCORE_ZXOS_TRIM_MASK                              0x3F
#define MT6392_PMIC_RG_VCORE_ZXOS_TRIM_SHIFT                             9
#define MT6392_PMIC_RG_VCORE_RZSEL_ADDR                                  MT6392_VCORE_CON1
#define MT6392_PMIC_RG_VCORE_RZSEL_MASK                                  0x3
#define MT6392_PMIC_RG_VCORE_RZSEL_SHIFT                                 0
#define MT6392_PMIC_RG_VCORE_CC_ADDR                                     MT6392_VCORE_CON1
#define MT6392_PMIC_RG_VCORE_CC_MASK                                     0x3
#define MT6392_PMIC_RG_VCORE_CC_SHIFT                                    4
#define MT6392_PMIC_RG_VCORE_CSR_ADDR                                    MT6392_VCORE_CON1
#define MT6392_PMIC_RG_VCORE_CSR_MASK                                    0x3
#define MT6392_PMIC_RG_VCORE_CSR_SHIFT                                   6
#define MT6392_PMIC_RG_VCORE_CSL_ADDR                                    MT6392_VCORE_CON1
#define MT6392_PMIC_RG_VCORE_CSL_MASK                                    0x3
#define MT6392_PMIC_RG_VCORE_CSL_SHIFT                                   8
#define MT6392_PMIC_RG_VCORE_ZX_OS_ADDR                                  MT6392_VCORE_CON1
#define MT6392_PMIC_RG_VCORE_ZX_OS_MASK                                  0x3
#define MT6392_PMIC_RG_VCORE_ZX_OS_SHIFT                                 14
#define MT6392_PMIC_RG_VCORE_AVP_OS_ADDR                                 MT6392_VCORE_CON2
#define MT6392_PMIC_RG_VCORE_AVP_OS_MASK                                 0x7
#define MT6392_PMIC_RG_VCORE_AVP_OS_SHIFT                                0
#define MT6392_PMIC_RG_VCORE_AVP_EN_ADDR                                 MT6392_VCORE_CON2
#define MT6392_PMIC_RG_VCORE_AVP_EN_MASK                                 0x1
#define MT6392_PMIC_RG_VCORE_AVP_EN_SHIFT                                3
#define MT6392_PMIC_RG_VCORE_MODESET_ADDR                                MT6392_VCORE_CON2
#define MT6392_PMIC_RG_VCORE_MODESET_MASK                                0x1
#define MT6392_PMIC_RG_VCORE_MODESET_SHIFT                               8
#define MT6392_PMIC_RG_VCORE_NDIS_EN_ADDR                                MT6392_VCORE_CON2
#define MT6392_PMIC_RG_VCORE_NDIS_EN_MASK                                0x1
#define MT6392_PMIC_RG_VCORE_NDIS_EN_SHIFT                               9
#define MT6392_PMIC_RG_VCORE_SLP_ADDR                                    MT6392_VCORE_CON3
#define MT6392_PMIC_RG_VCORE_SLP_MASK                                    0x3
#define MT6392_PMIC_RG_VCORE_SLP_SHIFT                                   0
#define MT6392_PMIC_QI_VCORE_VSLEEP_ADDR                                 MT6392_VCORE_CON3
#define MT6392_PMIC_QI_VCORE_VSLEEP_MASK                                 0x3
#define MT6392_PMIC_QI_VCORE_VSLEEP_SHIFT                                4
#define MT6392_PMIC_RG_VCORE_RSV_ADDR                                    MT6392_VCORE_CON4
#define MT6392_PMIC_RG_VCORE_RSV_MASK                                    0xFF
#define MT6392_PMIC_RG_VCORE_RSV_SHIFT                                   0
#define MT6392_PMIC_VCORE_EN_CTRL_ADDR                                   MT6392_VCORE_CON5
#define MT6392_PMIC_VCORE_EN_CTRL_MASK                                   0x1
#define MT6392_PMIC_VCORE_EN_CTRL_SHIFT                                  0
#define MT6392_PMIC_VCORE_VOSEL_CTRL_ADDR                                MT6392_VCORE_CON5
#define MT6392_PMIC_VCORE_VOSEL_CTRL_MASK                                0x1
#define MT6392_PMIC_VCORE_VOSEL_CTRL_SHIFT                               1
#define MT6392_PMIC_VCORE_DLC_CTRL_ADDR                                  MT6392_VCORE_CON5
#define MT6392_PMIC_VCORE_DLC_CTRL_MASK                                  0x1
#define MT6392_PMIC_VCORE_DLC_CTRL_SHIFT                                 2
#define MT6392_PMIC_VCORE_BURST_CTRL_ADDR                                MT6392_VCORE_CON5
#define MT6392_PMIC_VCORE_BURST_CTRL_MASK                                0x1
#define MT6392_PMIC_VCORE_BURST_CTRL_SHIFT                               3
#define MT6392_PMIC_VCORE_EN_ADDR                                        MT6392_VCORE_CON7
#define MT6392_PMIC_VCORE_EN_MASK                                        0x1
#define MT6392_PMIC_VCORE_EN_SHIFT                                       0
#define MT6392_PMIC_QI_VCORE_STB_ADDR                                    MT6392_VCORE_CON7
#define MT6392_PMIC_QI_VCORE_STB_MASK                                    0x1
#define MT6392_PMIC_QI_VCORE_STB_SHIFT                                   12
#define MT6392_PMIC_QI_VCORE_EN_ADDR                                     MT6392_VCORE_CON7
#define MT6392_PMIC_QI_VCORE_EN_MASK                                     0x1
#define MT6392_PMIC_QI_VCORE_EN_SHIFT                                    13
#define MT6392_PMIC_QI_VCORE_OC_STATUS_ADDR                              MT6392_VCORE_CON7
#define MT6392_PMIC_QI_VCORE_OC_STATUS_MASK                              0x1
#define MT6392_PMIC_QI_VCORE_OC_STATUS_SHIFT                             15
#define MT6392_PMIC_VCORE_SFCHG_FRATE_ADDR                               MT6392_VCORE_CON8
#define MT6392_PMIC_VCORE_SFCHG_FRATE_MASK                               0x7F
#define MT6392_PMIC_VCORE_SFCHG_FRATE_SHIFT                              0
#define MT6392_PMIC_VCORE_SFCHG_FEN_ADDR                                 MT6392_VCORE_CON8
#define MT6392_PMIC_VCORE_SFCHG_FEN_MASK                                 0x1
#define MT6392_PMIC_VCORE_SFCHG_FEN_SHIFT                                7
#define MT6392_PMIC_VCORE_SFCHG_RRATE_ADDR                               MT6392_VCORE_CON8
#define MT6392_PMIC_VCORE_SFCHG_RRATE_MASK                               0x7F
#define MT6392_PMIC_VCORE_SFCHG_RRATE_SHIFT                              8
#define MT6392_PMIC_VCORE_SFCHG_REN_ADDR                                 MT6392_VCORE_CON8
#define MT6392_PMIC_VCORE_SFCHG_REN_MASK                                 0x1
#define MT6392_PMIC_VCORE_SFCHG_REN_SHIFT                                15
#define MT6392_PMIC_VCORE_VOSEL_ADDR                                     MT6392_VCORE_CON9
#define MT6392_PMIC_VCORE_VOSEL_MASK                                     0x7F
#define MT6392_PMIC_VCORE_VOSEL_SHIFT                                    0
#define MT6392_PMIC_VCORE_VOSEL_ON_ADDR                                  MT6392_VCORE_CON10
#define MT6392_PMIC_VCORE_VOSEL_ON_MASK                                  0x7F
#define MT6392_PMIC_VCORE_VOSEL_ON_SHIFT                                 0
#define MT6392_PMIC_VCORE_VOSEL_SLEEP_ADDR                               MT6392_VCORE_CON11
#define MT6392_PMIC_VCORE_VOSEL_SLEEP_MASK                               0x7F
#define MT6392_PMIC_VCORE_VOSEL_SLEEP_SHIFT                              0
#define MT6392_PMIC_NI_VCORE_VOSEL_ADDR                                  MT6392_VCORE_CON12
#define MT6392_PMIC_NI_VCORE_VOSEL_MASK                                  0x7F
#define MT6392_PMIC_NI_VCORE_VOSEL_SHIFT                                 0
#define MT6392_PMIC_VCORE_BURST_ADDR                                     MT6392_VCORE_CON13
#define MT6392_PMIC_VCORE_BURST_MASK                                     0x3
#define MT6392_PMIC_VCORE_BURST_SHIFT                                    0
#define MT6392_PMIC_VCORE_BURST_ON_ADDR                                  MT6392_VCORE_CON13
#define MT6392_PMIC_VCORE_BURST_ON_MASK                                  0x3
#define MT6392_PMIC_VCORE_BURST_ON_SHIFT                                 4
#define MT6392_PMIC_VCORE_BURST_SLEEP_ADDR                               MT6392_VCORE_CON13
#define MT6392_PMIC_VCORE_BURST_SLEEP_MASK                               0x3
#define MT6392_PMIC_VCORE_BURST_SLEEP_SHIFT                              8
#define MT6392_PMIC_QI_VCORE_BURST_ADDR                                  MT6392_VCORE_CON13
#define MT6392_PMIC_QI_VCORE_BURST_MASK                                  0x3
#define MT6392_PMIC_QI_VCORE_BURST_SHIFT                                 12
#define MT6392_PMIC_VCORE_DLC_ADDR                                       MT6392_VCORE_CON14
#define MT6392_PMIC_VCORE_DLC_MASK                                       0x3
#define MT6392_PMIC_VCORE_DLC_SHIFT                                      0
#define MT6392_PMIC_VCORE_DLC_ON_ADDR                                    MT6392_VCORE_CON14
#define MT6392_PMIC_VCORE_DLC_ON_MASK                                    0x3
#define MT6392_PMIC_VCORE_DLC_ON_SHIFT                                   4
#define MT6392_PMIC_VCORE_DLC_SLEEP_ADDR                                 MT6392_VCORE_CON14
#define MT6392_PMIC_VCORE_DLC_SLEEP_MASK                                 0x3
#define MT6392_PMIC_VCORE_DLC_SLEEP_SHIFT                                8
#define MT6392_PMIC_QI_VCORE_DLC_ADDR                                    MT6392_VCORE_CON14
#define MT6392_PMIC_QI_VCORE_DLC_MASK                                    0x3
#define MT6392_PMIC_QI_VCORE_DLC_SHIFT                                   12
#define MT6392_PMIC_VCORE_DLC_N_ADDR                                     MT6392_VCORE_CON15
#define MT6392_PMIC_VCORE_DLC_N_MASK                                     0x3
#define MT6392_PMIC_VCORE_DLC_N_SHIFT                                    0
#define MT6392_PMIC_VCORE_DLC_N_ON_ADDR                                  MT6392_VCORE_CON15
#define MT6392_PMIC_VCORE_DLC_N_ON_MASK                                  0x3
#define MT6392_PMIC_VCORE_DLC_N_ON_SHIFT                                 4
#define MT6392_PMIC_VCORE_DLC_N_SLEEP_ADDR                               MT6392_VCORE_CON15
#define MT6392_PMIC_VCORE_DLC_N_SLEEP_MASK                               0x3
#define MT6392_PMIC_VCORE_DLC_N_SLEEP_SHIFT                              8
#define MT6392_PMIC_QI_VCORE_DLC_N_ADDR                                  MT6392_VCORE_CON15
#define MT6392_PMIC_QI_VCORE_DLC_N_MASK                                  0x3
#define MT6392_PMIC_QI_VCORE_DLC_N_SHIFT                                 12
#define MT6392_PMIC_VCORE_TRANSTD_ADDR                                   MT6392_VCORE_CON18
#define MT6392_PMIC_VCORE_TRANSTD_MASK                                   0x3
#define MT6392_PMIC_VCORE_TRANSTD_SHIFT                                  0
#define MT6392_PMIC_VCORE_VOSEL_TRANS_EN_ADDR                            MT6392_VCORE_CON18
#define MT6392_PMIC_VCORE_VOSEL_TRANS_EN_MASK                            0x3
#define MT6392_PMIC_VCORE_VOSEL_TRANS_EN_SHIFT                           4
#define MT6392_PMIC_VCORE_VOSEL_TRANS_ONCE_ADDR                          MT6392_VCORE_CON18
#define MT6392_PMIC_VCORE_VOSEL_TRANS_ONCE_MASK                          0x1
#define MT6392_PMIC_VCORE_VOSEL_TRANS_ONCE_SHIFT                         6
#define MT6392_PMIC_NI_VCORE_VOSEL_TRANS_ADDR                            MT6392_VCORE_CON18
#define MT6392_PMIC_NI_VCORE_VOSEL_TRANS_MASK                            0x1
#define MT6392_PMIC_NI_VCORE_VOSEL_TRANS_SHIFT                           7
#define MT6392_PMIC_VCORE_VSLEEP_EN_ADDR                                 MT6392_VCORE_CON18
#define MT6392_PMIC_VCORE_VSLEEP_EN_MASK                                 0x1
#define MT6392_PMIC_VCORE_VSLEEP_EN_SHIFT                                8
#define MT6392_PMIC_VCORE_R2R_PDN_ADDR                                   MT6392_VCORE_CON18
#define MT6392_PMIC_VCORE_R2R_PDN_MASK                                   0x1
#define MT6392_PMIC_VCORE_R2R_PDN_SHIFT                                  10
#define MT6392_PMIC_VCORE_VSLEEP_SEL_ADDR                                MT6392_VCORE_CON18
#define MT6392_PMIC_VCORE_VSLEEP_SEL_MASK                                0x1
#define MT6392_PMIC_VCORE_VSLEEP_SEL_SHIFT                               11
#define MT6392_PMIC_NI_VCORE_R2R_PDN_ADDR                                MT6392_VCORE_CON18
#define MT6392_PMIC_NI_VCORE_R2R_PDN_MASK                                0x1
#define MT6392_PMIC_NI_VCORE_R2R_PDN_SHIFT                               14
#define MT6392_PMIC_NI_VCORE_VSLEEP_SEL_ADDR                             MT6392_VCORE_CON18
#define MT6392_PMIC_NI_VCORE_VSLEEP_SEL_MASK                             0x1
#define MT6392_PMIC_NI_VCORE_VSLEEP_SEL_SHIFT                            15
#define MT6392_PMIC_K_RST_DONE_ADDR                                      MT6392_BUCK_K_CON0
#define MT6392_PMIC_K_RST_DONE_MASK                                      0x1
#define MT6392_PMIC_K_RST_DONE_SHIFT                                     0
#define MT6392_PMIC_K_MAP_SEL_ADDR                                       MT6392_BUCK_K_CON0
#define MT6392_PMIC_K_MAP_SEL_MASK                                       0x1
#define MT6392_PMIC_K_MAP_SEL_SHIFT                                      1
#define MT6392_PMIC_K_ONCE_EN_ADDR                                       MT6392_BUCK_K_CON0
#define MT6392_PMIC_K_ONCE_EN_MASK                                       0x1
#define MT6392_PMIC_K_ONCE_EN_SHIFT                                      2
#define MT6392_PMIC_K_ONCE_ADDR                                          MT6392_BUCK_K_CON0
#define MT6392_PMIC_K_ONCE_MASK                                          0x1
#define MT6392_PMIC_K_ONCE_SHIFT                                         3
#define MT6392_PMIC_K_START_MANUAL_ADDR                                  MT6392_BUCK_K_CON0
#define MT6392_PMIC_K_START_MANUAL_MASK                                  0x1
#define MT6392_PMIC_K_START_MANUAL_SHIFT                                 4
#define MT6392_PMIC_K_SRC_SEL_ADDR                                       MT6392_BUCK_K_CON0
#define MT6392_PMIC_K_SRC_SEL_MASK                                       0x1
#define MT6392_PMIC_K_SRC_SEL_SHIFT                                      5
#define MT6392_PMIC_K_AUTO_EN_ADDR                                       MT6392_BUCK_K_CON0
#define MT6392_PMIC_K_AUTO_EN_MASK                                       0x1
#define MT6392_PMIC_K_AUTO_EN_SHIFT                                      6
#define MT6392_PMIC_K_INV_ADDR                                           MT6392_BUCK_K_CON0
#define MT6392_PMIC_K_INV_MASK                                           0x1
#define MT6392_PMIC_K_INV_SHIFT                                          7
#define MT6392_PMIC_K_CONTROL_SMPS_ADDR                                  MT6392_BUCK_K_CON1
#define MT6392_PMIC_K_CONTROL_SMPS_MASK                                  0x1F
#define MT6392_PMIC_K_CONTROL_SMPS_SHIFT                                 8
#define MT6392_PMIC_K_RESULT_ADDR                                        MT6392_BUCK_K_CON2
#define MT6392_PMIC_K_RESULT_MASK                                        0x1
#define MT6392_PMIC_K_RESULT_SHIFT                                       0
#define MT6392_PMIC_K_DONE_ADDR                                          MT6392_BUCK_K_CON2
#define MT6392_PMIC_K_DONE_MASK                                          0x1
#define MT6392_PMIC_K_DONE_SHIFT                                         1
#define MT6392_PMIC_K_CONTROL_ADDR                                       MT6392_BUCK_K_CON2
#define MT6392_PMIC_K_CONTROL_MASK                                       0x1F
#define MT6392_PMIC_K_CONTROL_SHIFT                                      3
#define MT6392_PMIC_QI_SMPS_OSC_CAL_ADDR                                 MT6392_BUCK_K_CON2
#define MT6392_PMIC_QI_SMPS_OSC_CAL_MASK                                 0x1F
#define MT6392_PMIC_QI_SMPS_OSC_CAL_SHIFT                                8
#define MT6392_PMIC_RG_ANALDORSV1_ADDR                                   MT6392_ANALDO_CON0
#define MT6392_PMIC_RG_ANALDORSV1_MASK                                   0xFFFF
#define MT6392_PMIC_RG_ANALDORSV1_SHIFT                                  0
#define MT6392_PMIC_VTCXO_LP_SEL_ADDR                                    MT6392_ANALDO_CON1
#define MT6392_PMIC_VTCXO_LP_SEL_MASK                                    0x1
#define MT6392_PMIC_VTCXO_LP_SEL_SHIFT                                   0
#define MT6392_PMIC_VTCXO_LP_SET_ADDR                                    MT6392_ANALDO_CON1
#define MT6392_PMIC_VTCXO_LP_SET_MASK                                    0x1
#define MT6392_PMIC_VTCXO_LP_SET_SHIFT                                   1
#define MT6392_PMIC_DA_QI_VTCXO_MODE_ADDR                                MT6392_ANALDO_CON1
#define MT6392_PMIC_DA_QI_VTCXO_MODE_MASK                                0x1
#define MT6392_PMIC_DA_QI_VTCXO_MODE_SHIFT                               7
#define MT6392_PMIC_RG_VTCXO_STBTD_ADDR                                  MT6392_ANALDO_CON1
#define MT6392_PMIC_RG_VTCXO_STBTD_MASK                                  0x3
#define MT6392_PMIC_RG_VTCXO_STBTD_SHIFT                                 8
#define MT6392_PMIC_RG_VTCXO_EN_ADDR                                     MT6392_ANALDO_CON1
#define MT6392_PMIC_RG_VTCXO_EN_MASK                                     0x1
#define MT6392_PMIC_RG_VTCXO_EN_SHIFT                                    10
#define MT6392_PMIC_VTCXO_ON_CTRL_ADDR                                   MT6392_ANALDO_CON1
#define MT6392_PMIC_VTCXO_ON_CTRL_MASK                                   0x1
#define MT6392_PMIC_VTCXO_ON_CTRL_SHIFT                                  11
#define MT6392_PMIC_DA_QI_VTCXO_EN_ADDR                                  MT6392_ANALDO_CON1
#define MT6392_PMIC_DA_QI_VTCXO_EN_MASK                                  0x1
#define MT6392_PMIC_DA_QI_VTCXO_EN_SHIFT                                 15
#define MT6392_PMIC_VAUD22_LP_SEL_ADDR                                   MT6392_ANALDO_CON2
#define MT6392_PMIC_VAUD22_LP_SEL_MASK                                   0x1
#define MT6392_PMIC_VAUD22_LP_SEL_SHIFT                                  0
#define MT6392_PMIC_VAUD22_LP_SET_ADDR                                   MT6392_ANALDO_CON2
#define MT6392_PMIC_VAUD22_LP_SET_MASK                                   0x1
#define MT6392_PMIC_VAUD22_LP_SET_SHIFT                                  1
#define MT6392_PMIC_DA_QI_VAUD22_MODE_ADDR                               MT6392_ANALDO_CON2
#define MT6392_PMIC_DA_QI_VAUD22_MODE_MASK                               0x1
#define MT6392_PMIC_DA_QI_VAUD22_MODE_SHIFT                              7
#define MT6392_PMIC_RG_VAUD22_SENSE_SEL_ADDR                             MT6392_ANALDO_CON2
#define MT6392_PMIC_RG_VAUD22_SENSE_SEL_MASK                             0x3
#define MT6392_PMIC_RG_VAUD22_SENSE_SEL_SHIFT                            8
#define MT6392_PMIC_RG_VAUD22_STBTD_ADDR                                 MT6392_ANALDO_CON2
#define MT6392_PMIC_RG_VAUD22_STBTD_MASK                                 0x3
#define MT6392_PMIC_RG_VAUD22_STBTD_SHIFT                                12
#define MT6392_PMIC_RG_VAUD22_EN_ADDR                                    MT6392_ANALDO_CON2
#define MT6392_PMIC_RG_VAUD22_EN_MASK                                    0x1
#define MT6392_PMIC_RG_VAUD22_EN_SHIFT                                   14
#define MT6392_PMIC_DA_QI_VAUD22_EN_ADDR                                 MT6392_ANALDO_CON2
#define MT6392_PMIC_DA_QI_VAUD22_EN_MASK                                 0x1
#define MT6392_PMIC_DA_QI_VAUD22_EN_SHIFT                                15
#define MT6392_PMIC_RG_ANALDORSV2_ADDR                                   MT6392_ANALDO_CON3
#define MT6392_PMIC_RG_ANALDORSV2_MASK                                   0xFFFF
#define MT6392_PMIC_RG_ANALDORSV2_SHIFT                                  0
#define MT6392_PMIC_RG_VCAMA_STBTD_ADDR                                  MT6392_ANALDO_CON4
#define MT6392_PMIC_RG_VCAMA_STBTD_MASK                                  0x3
#define MT6392_PMIC_RG_VCAMA_STBTD_SHIFT                                 12
#define MT6392_PMIC_RG_VCAMA_EN_ADDR                                     MT6392_ANALDO_CON4
#define MT6392_PMIC_RG_VCAMA_EN_MASK                                     0x1
#define MT6392_PMIC_RG_VCAMA_EN_SHIFT                                    15
#define MT6392_PMIC_RG_ANALDORSV3_ADDR                                   MT6392_ANALDO_CON6
#define MT6392_PMIC_RG_ANALDORSV3_MASK                                   0xFFFF
#define MT6392_PMIC_RG_ANALDORSV3_SHIFT                                  0
#define MT6392_PMIC_RG_VTCXO_OC_STATUS_STBDT_ADDR                        MT6392_ANALDO_CON7
#define MT6392_PMIC_RG_VTCXO_OC_STATUS_STBDT_MASK                        0x3
#define MT6392_PMIC_RG_VTCXO_OC_STATUS_STBDT_SHIFT                       2
#define MT6392_PMIC_RG_VTCXO_NDIS_EN_ADDR                                MT6392_ANALDO_CON7
#define MT6392_PMIC_RG_VTCXO_NDIS_EN_MASK                                0x1
#define MT6392_PMIC_RG_VTCXO_NDIS_EN_SHIFT                               4
#define MT6392_PMIC_RG_VTCXO_OCFB_ADDR                                   MT6392_ANALDO_CON7
#define MT6392_PMIC_RG_VTCXO_OCFB_MASK                                   0x1
#define MT6392_PMIC_RG_VTCXO_OCFB_SHIFT                                  6
#define MT6392_PMIC_RG_VTCXO_CAL_ADDR                                    MT6392_ANALDO_CON7
#define MT6392_PMIC_RG_VTCXO_CAL_MASK                                    0xF
#define MT6392_PMIC_RG_VTCXO_CAL_SHIFT                                   8
#define MT6392_PMIC_RG_VAUD22_NDIS_EN_ADDR                               MT6392_ANALDO_CON8
#define MT6392_PMIC_RG_VAUD22_NDIS_EN_MASK                               0x1
#define MT6392_PMIC_RG_VAUD22_NDIS_EN_SHIFT                              2
#define MT6392_PMIC_RG_VAUD22_OCFB_ADDR                                  MT6392_ANALDO_CON8
#define MT6392_PMIC_RG_VAUD22_OCFB_MASK                                  0x1
#define MT6392_PMIC_RG_VAUD22_OCFB_SHIFT                                 4
#define MT6392_PMIC_RG_VAUD22_VOSEL_ADDR                                 MT6392_ANALDO_CON8
#define MT6392_PMIC_RG_VAUD22_VOSEL_MASK                                 0x3
#define MT6392_PMIC_RG_VAUD22_VOSEL_SHIFT                                5
#define MT6392_PMIC_RG_VAUD22_CAL_ADDR                                   MT6392_ANALDO_CON8
#define MT6392_PMIC_RG_VAUD22_CAL_MASK                                   0xF
#define MT6392_PMIC_RG_VAUD22_CAL_SHIFT                                  8
#define MT6392_PMIC_RG_VCAMA_FBSEL_ADDR                                  MT6392_ANALDO_CON10
#define MT6392_PMIC_RG_VCAMA_FBSEL_MASK                                  0x3
#define MT6392_PMIC_RG_VCAMA_FBSEL_SHIFT                                 0
#define MT6392_PMIC_RG_VCAMA_NDIS_EN_ADDR                                MT6392_ANALDO_CON10
#define MT6392_PMIC_RG_VCAMA_NDIS_EN_MASK                                0x1
#define MT6392_PMIC_RG_VCAMA_NDIS_EN_SHIFT                               2
#define MT6392_PMIC_RG_VCAMA_OCFB_ADDR                                   MT6392_ANALDO_CON10
#define MT6392_PMIC_RG_VCAMA_OCFB_MASK                                   0x1
#define MT6392_PMIC_RG_VCAMA_OCFB_SHIFT                                  3
#define MT6392_PMIC_RG_VCAMA_STB_SEL_ADDR                                MT6392_ANALDO_CON10
#define MT6392_PMIC_RG_VCAMA_STB_SEL_MASK                                0x1
#define MT6392_PMIC_RG_VCAMA_STB_SEL_SHIFT                               4
#define MT6392_PMIC_RG_VCAMA_VOSEL_ADDR                                  MT6392_ANALDO_CON10
#define MT6392_PMIC_RG_VCAMA_VOSEL_MASK                                  0x3
#define MT6392_PMIC_RG_VCAMA_VOSEL_SHIFT                                 5
#define MT6392_PMIC_VCAMA_ON_CTRL_ADDR                                   MT6392_ANALDO_CON10
#define MT6392_PMIC_VCAMA_ON_CTRL_MASK                                   0x1
#define MT6392_PMIC_VCAMA_ON_CTRL_SHIFT                                  7
#define MT6392_PMIC_RG_VCAMA_CAL_ADDR                                    MT6392_ANALDO_CON10
#define MT6392_PMIC_RG_VCAMA_CAL_MASK                                    0xF
#define MT6392_PMIC_RG_VCAMA_CAL_SHIFT                                   8
#define MT6392_PMIC_RG_RESERVE_STB_SEL_ADDR                              MT6392_ANALDO_CON15
#define MT6392_PMIC_RG_RESERVE_STB_SEL_MASK                              0xF
#define MT6392_PMIC_RG_RESERVE_STB_SEL_SHIFT                             0
#define MT6392_PMIC_RG_ALDO_RESERVE_ADDR                                 MT6392_ANALDO_CON15
#define MT6392_PMIC_RG_ALDO_RESERVE_MASK                                 0xF
#define MT6392_PMIC_RG_ALDO_RESERVE_SHIFT                                12
#define MT6392_PMIC_RG_VCN35_VOSEL_ADDR                                  MT6392_ANALDO_CON16
#define MT6392_PMIC_RG_VCN35_VOSEL_MASK                                  0x3
#define MT6392_PMIC_RG_VCN35_VOSEL_SHIFT                                 2
#define MT6392_PMIC_RG_VCN35_NDIS_EN_ADDR                                MT6392_ANALDO_CON16
#define MT6392_PMIC_RG_VCN35_NDIS_EN_MASK                                0x1
#define MT6392_PMIC_RG_VCN35_NDIS_EN_SHIFT                               4
#define MT6392_PMIC_VCN35_ON_CTRL_BT_ADDR                                MT6392_ANALDO_CON16
#define MT6392_PMIC_VCN35_ON_CTRL_BT_MASK                                0x1
#define MT6392_PMIC_VCN35_ON_CTRL_BT_SHIFT                               5
#define MT6392_PMIC_RG_VCN35_OCFB_ADDR                                   MT6392_ANALDO_CON16
#define MT6392_PMIC_RG_VCN35_OCFB_MASK                                   0x1
#define MT6392_PMIC_RG_VCN35_OCFB_SHIFT                                  6
#define MT6392_PMIC_RG_VCN35_EN_BT_ADDR                                  MT6392_ANALDO_CON16
#define MT6392_PMIC_RG_VCN35_EN_BT_MASK                                  0x1
#define MT6392_PMIC_RG_VCN35_EN_BT_SHIFT                                 7
#define MT6392_PMIC_RG_VCN35_CAL_ADDR                                    MT6392_ANALDO_CON16
#define MT6392_PMIC_RG_VCN35_CAL_MASK                                    0xF
#define MT6392_PMIC_RG_VCN35_CAL_SHIFT                                   11
#define MT6392_PMIC_RG_VCN35_STBTD_ADDR                                  MT6392_ANALDO_CON17
#define MT6392_PMIC_RG_VCN35_STBTD_MASK                                  0x3
#define MT6392_PMIC_RG_VCN35_STBTD_SHIFT                                 8
#define MT6392_PMIC_RG_VCN35_EN_WIFI_ADDR                                MT6392_ANALDO_CON17
#define MT6392_PMIC_RG_VCN35_EN_WIFI_MASK                                0x1
#define MT6392_PMIC_RG_VCN35_EN_WIFI_SHIFT                               12
#define MT6392_PMIC_VCN35_ON_CTRL_WIFI_ADDR                              MT6392_ANALDO_CON17
#define MT6392_PMIC_VCN35_ON_CTRL_WIFI_MASK                              0x1
#define MT6392_PMIC_VCN35_ON_CTRL_WIFI_SHIFT                             14
#define MT6392_PMIC_DA_QI_VCN35_EN_ADDR                                  MT6392_ANALDO_CON17
#define MT6392_PMIC_DA_QI_VCN35_EN_MASK                                  0x1
#define MT6392_PMIC_DA_QI_VCN35_EN_SHIFT                                 15
#define MT6392_PMIC_VCN35_LP_SEL_ADDR                                    MT6392_ANALDO_CON21
#define MT6392_PMIC_VCN35_LP_SEL_MASK                                    0x1
#define MT6392_PMIC_VCN35_LP_SEL_SHIFT                                   0
#define MT6392_PMIC_VCN35_LP_SET_ADDR                                    MT6392_ANALDO_CON21
#define MT6392_PMIC_VCN35_LP_SET_MASK                                    0x1
#define MT6392_PMIC_VCN35_LP_SET_SHIFT                                   1
#define MT6392_PMIC_DA_QI_VCN35_MODE_ADDR                                MT6392_ANALDO_CON21
#define MT6392_PMIC_DA_QI_VCN35_MODE_MASK                                0x1
#define MT6392_PMIC_DA_QI_VCN35_MODE_SHIFT                               7
#define MT6392_PMIC_RG_VCN35_EN_ADDR                                     MT6392_ANALDO_CON21
#define MT6392_PMIC_RG_VCN35_EN_MASK                                     0x1
#define MT6392_PMIC_RG_VCN35_EN_SHIFT                                    12
#define MT6392_PMIC_RG_VAUD28_NDIS_EN_ADDR                               MT6392_ANALDO_CON22
#define MT6392_PMIC_RG_VAUD28_NDIS_EN_MASK                               0x1
#define MT6392_PMIC_RG_VAUD28_NDIS_EN_SHIFT                              2
#define MT6392_PMIC_RG_VAUD28_OCFB_ADDR                                  MT6392_ANALDO_CON22
#define MT6392_PMIC_RG_VAUD28_OCFB_MASK                                  0x1
#define MT6392_PMIC_RG_VAUD28_OCFB_SHIFT                                 4
#define MT6392_PMIC_RG_VAUD28_VOSEL_ADDR                                 MT6392_ANALDO_CON22
#define MT6392_PMIC_RG_VAUD28_VOSEL_MASK                                 0x1
#define MT6392_PMIC_RG_VAUD28_VOSEL_SHIFT                                6
#define MT6392_PMIC_RG_VAUD28_CAL_ADDR                                   MT6392_ANALDO_CON22
#define MT6392_PMIC_RG_VAUD28_CAL_MASK                                   0xF
#define MT6392_PMIC_RG_VAUD28_CAL_SHIFT                                  8
#define MT6392_PMIC_VAUD28_LP_SEL_ADDR                                   MT6392_ANALDO_CON23
#define MT6392_PMIC_VAUD28_LP_SEL_MASK                                   0x1
#define MT6392_PMIC_VAUD28_LP_SEL_SHIFT                                  0
#define MT6392_PMIC_VAUD28_LP_SET_ADDR                                   MT6392_ANALDO_CON23
#define MT6392_PMIC_VAUD28_LP_SET_MASK                                   0x1
#define MT6392_PMIC_VAUD28_LP_SET_SHIFT                                  1
#define MT6392_PMIC_DA_QI_VAUD28_MODE_ADDR                               MT6392_ANALDO_CON23
#define MT6392_PMIC_DA_QI_VAUD28_MODE_MASK                               0x1
#define MT6392_PMIC_DA_QI_VAUD28_MODE_SHIFT                              7
#define MT6392_PMIC_RG_VAUD28_SENSE_SEL_ADDR                             MT6392_ANALDO_CON23
#define MT6392_PMIC_RG_VAUD28_SENSE_SEL_MASK                             0x3
#define MT6392_PMIC_RG_VAUD28_SENSE_SEL_SHIFT                            8
#define MT6392_PMIC_RG_VAUD28_STBTD_ADDR                                 MT6392_ANALDO_CON23
#define MT6392_PMIC_RG_VAUD28_STBTD_MASK                                 0x3
#define MT6392_PMIC_RG_VAUD28_STBTD_SHIFT                                12
#define MT6392_PMIC_RG_VAUD28_EN_ADDR                                    MT6392_ANALDO_CON23
#define MT6392_PMIC_RG_VAUD28_EN_MASK                                    0x1
#define MT6392_PMIC_RG_VAUD28_EN_SHIFT                                   14
#define MT6392_PMIC_DA_QI_VAUD28_EN_ADDR                                 MT6392_ANALDO_CON23
#define MT6392_PMIC_DA_QI_VAUD28_EN_MASK                                 0x1
#define MT6392_PMIC_DA_QI_VAUD28_EN_SHIFT                                15
#define MT6392_PMIC_RG_VADC18_NDIS_EN_ADDR                               MT6392_ANALDO_CON24
#define MT6392_PMIC_RG_VADC18_NDIS_EN_MASK                               0x1
#define MT6392_PMIC_RG_VADC18_NDIS_EN_SHIFT                              2
#define MT6392_PMIC_RG_VADC18_OCFB_ADDR                                  MT6392_ANALDO_CON24
#define MT6392_PMIC_RG_VADC18_OCFB_MASK                                  0x1
#define MT6392_PMIC_RG_VADC18_OCFB_SHIFT                                 4
#define MT6392_PMIC_RG_VADC18_VOSEL_ADDR                                 MT6392_ANALDO_CON24
#define MT6392_PMIC_RG_VADC18_VOSEL_MASK                                 0x1
#define MT6392_PMIC_RG_VADC18_VOSEL_SHIFT                                6
#define MT6392_PMIC_RG_VADC18_CAL_ADDR                                   MT6392_ANALDO_CON24
#define MT6392_PMIC_RG_VADC18_CAL_MASK                                   0xF
#define MT6392_PMIC_RG_VADC18_CAL_SHIFT                                  8
#define MT6392_PMIC_VADC18_LP_SEL_ADDR                                   MT6392_ANALDO_CON25
#define MT6392_PMIC_VADC18_LP_SEL_MASK                                   0x1
#define MT6392_PMIC_VADC18_LP_SEL_SHIFT                                  0
#define MT6392_PMIC_VADC18_LP_SET_ADDR                                   MT6392_ANALDO_CON25
#define MT6392_PMIC_VADC18_LP_SET_MASK                                   0x1
#define MT6392_PMIC_VADC18_LP_SET_SHIFT                                  1
#define MT6392_PMIC_DA_QI_VADC18_MODE_ADDR                               MT6392_ANALDO_CON25
#define MT6392_PMIC_DA_QI_VADC18_MODE_MASK                               0x1
#define MT6392_PMIC_DA_QI_VADC18_MODE_SHIFT                              7
#define MT6392_PMIC_RG_VADC18_SENSE_SEL_ADDR                             MT6392_ANALDO_CON25
#define MT6392_PMIC_RG_VADC18_SENSE_SEL_MASK                             0x3
#define MT6392_PMIC_RG_VADC18_SENSE_SEL_SHIFT                            8
#define MT6392_PMIC_RG_VADC18_STBTD_ADDR                                 MT6392_ANALDO_CON25
#define MT6392_PMIC_RG_VADC18_STBTD_MASK                                 0x3
#define MT6392_PMIC_RG_VADC18_STBTD_SHIFT                                12
#define MT6392_PMIC_RG_VADC18_EN_ADDR                                    MT6392_ANALDO_CON25
#define MT6392_PMIC_RG_VADC18_EN_MASK                                    0x1
#define MT6392_PMIC_RG_VADC18_EN_SHIFT                                   14
#define MT6392_PMIC_DA_QI_VADC18_EN_ADDR                                 MT6392_ANALDO_CON25
#define MT6392_PMIC_DA_QI_VADC18_EN_MASK                                 0x1
#define MT6392_PMIC_DA_QI_VADC18_EN_SHIFT                                15
#define MT6392_PMIC_RG_VCAMA_OC_STBTD_ADDR                               MT6392_ANALDO_CON26
#define MT6392_PMIC_RG_VCAMA_OC_STBTD_MASK                               0x3
#define MT6392_PMIC_RG_VCAMA_OC_STBTD_SHIFT                              6
#define MT6392_PMIC_RG_VTCXO_OC_STBTD_ADDR                               MT6392_ANALDO_CON26
#define MT6392_PMIC_RG_VTCXO_OC_STBTD_MASK                               0x3
#define MT6392_PMIC_RG_VTCXO_OC_STBTD_SHIFT                              8
#define MT6392_PMIC_RG_VAUD22_OC_STBTD_ADDR                              MT6392_ANALDO_CON26
#define MT6392_PMIC_RG_VAUD22_OC_STBTD_MASK                              0x3
#define MT6392_PMIC_RG_VAUD22_OC_STBTD_SHIFT                             10
#define MT6392_PMIC_RG_VAUD28_OC_STBTD_ADDR                              MT6392_ANALDO_CON26
#define MT6392_PMIC_RG_VAUD28_OC_STBTD_MASK                              0x3
#define MT6392_PMIC_RG_VAUD28_OC_STBTD_SHIFT                             12
#define MT6392_PMIC_RG_VADC18_OC_STBTD_ADDR                              MT6392_ANALDO_CON26
#define MT6392_PMIC_RG_VADC18_OC_STBTD_MASK                              0x3
#define MT6392_PMIC_RG_VADC18_OC_STBTD_SHIFT                             14
#define MT6392_PMIC_VAUD22_ON_CTRL_ADDR                                  MT6392_ANALDO_CON27
#define MT6392_PMIC_VAUD22_ON_CTRL_MASK                                  0x1
#define MT6392_PMIC_VAUD22_ON_CTRL_SHIFT                                 13
#define MT6392_PMIC_VAUD28_ON_CTRL_ADDR                                  MT6392_ANALDO_CON27
#define MT6392_PMIC_VAUD28_ON_CTRL_MASK                                  0x1
#define MT6392_PMIC_VAUD28_ON_CTRL_SHIFT                                 14
#define MT6392_PMIC_VADC18_ON_CTRL_ADDR                                  MT6392_ANALDO_CON27
#define MT6392_PMIC_VADC18_ON_CTRL_MASK                                  0x1
#define MT6392_PMIC_VADC18_ON_CTRL_SHIFT                                 15
#define MT6392_PMIC_RGS_QI_VCAMA_OC_STATUS_DEBOUNCE_ADDR                 MT6392_ANALDO_CON28
#define MT6392_PMIC_RGS_QI_VCAMA_OC_STATUS_DEBOUNCE_MASK                 0x1
#define MT6392_PMIC_RGS_QI_VCAMA_OC_STATUS_DEBOUNCE_SHIFT                11
#define MT6392_PMIC_RGS_QI_VAUD28_OC_STATUS_DEBOUNCE_ADDR                MT6392_ANALDO_CON28
#define MT6392_PMIC_RGS_QI_VAUD28_OC_STATUS_DEBOUNCE_MASK                0x1
#define MT6392_PMIC_RGS_QI_VAUD28_OC_STATUS_DEBOUNCE_SHIFT               12
#define MT6392_PMIC_RGS_QI_VAUD22_OC_STATUS_DEBOUNCE_ADDR                MT6392_ANALDO_CON28
#define MT6392_PMIC_RGS_QI_VAUD22_OC_STATUS_DEBOUNCE_MASK                0x1
#define MT6392_PMIC_RGS_QI_VAUD22_OC_STATUS_DEBOUNCE_SHIFT               13
#define MT6392_PMIC_RGS_QI_VADC18_OC_STATUS_DEBOUNCE_ADDR                MT6392_ANALDO_CON28
#define MT6392_PMIC_RGS_QI_VADC18_OC_STATUS_DEBOUNCE_MASK                0x1
#define MT6392_PMIC_RGS_QI_VADC18_OC_STATUS_DEBOUNCE_SHIFT               14
#define MT6392_PMIC_RGS_QI_VTCXO_OC_STATUS_DEBOUNCE_ADDR                 MT6392_ANALDO_CON28
#define MT6392_PMIC_RGS_QI_VTCXO_OC_STATUS_DEBOUNCE_MASK                 0x1
#define MT6392_PMIC_RGS_QI_VTCXO_OC_STATUS_DEBOUNCE_SHIFT                15
#define MT6392_PMIC_RG_AD_DA_TYPE_SEL_ADDR                               MT6392_ANALDO_CON29
#define MT6392_PMIC_RG_AD_DA_TYPE_SEL_MASK                               0x1
#define MT6392_PMIC_RG_AD_DA_TYPE_SEL_SHIFT                              9
#define MT6392_PMIC_RG_LDO_TYPE_SEL_ADDR                                 MT6392_ANALDO_CON29
#define MT6392_PMIC_RG_LDO_TYPE_SEL_MASK                                 0x3
#define MT6392_PMIC_RG_LDO_TYPE_SEL_SHIFT                                10
#define MT6392_PMIC_RG_LDO_CHANNEL_SEL_ADDR                              MT6392_ANALDO_CON29
#define MT6392_PMIC_RG_LDO_CHANNEL_SEL_MASK                              0xF
#define MT6392_PMIC_RG_LDO_CHANNEL_SEL_SHIFT                             12
#define MT6392_PMIC_VIO28_LP_SEL_ADDR                                    MT6392_DIGLDO_CON0
#define MT6392_PMIC_VIO28_LP_SEL_MASK                                    0x1
#define MT6392_PMIC_VIO28_LP_SEL_SHIFT                                   0
#define MT6392_PMIC_VIO28_LP_MODE_SET_ADDR                               MT6392_DIGLDO_CON0
#define MT6392_PMIC_VIO28_LP_MODE_SET_MASK                               0x1
#define MT6392_PMIC_VIO28_LP_MODE_SET_SHIFT                              1
#define MT6392_PMIC_DA_QI_VIO28_MODE_ADDR                                MT6392_DIGLDO_CON0
#define MT6392_PMIC_DA_QI_VIO28_MODE_MASK                                0x1
#define MT6392_PMIC_DA_QI_VIO28_MODE_SHIFT                               7
#define MT6392_PMIC_RG_VIO28_STBTD_ADDR                                  MT6392_DIGLDO_CON0
#define MT6392_PMIC_RG_VIO28_STBTD_MASK                                  0x3
#define MT6392_PMIC_RG_VIO28_STBTD_SHIFT                                 12
#define MT6392_PMIC_VIO28_EN_ADDR                                        MT6392_DIGLDO_CON0
#define MT6392_PMIC_VIO28_EN_MASK                                        0x1
#define MT6392_PMIC_VIO28_EN_SHIFT                                       14
#define MT6392_PMIC_DA_QI_VIO28_EN_ADDR                                  MT6392_DIGLDO_CON0
#define MT6392_PMIC_DA_QI_VIO28_EN_MASK                                  0x1
#define MT6392_PMIC_DA_QI_VIO28_EN_SHIFT                                 15
#define MT6392_PMIC_VUSB_LP_SEL_ADDR                                     MT6392_DIGLDO_CON2
#define MT6392_PMIC_VUSB_LP_SEL_MASK                                     0x1
#define MT6392_PMIC_VUSB_LP_SEL_SHIFT                                    0
#define MT6392_PMIC_VUSB_LP_MODE_SET_ADDR                                MT6392_DIGLDO_CON2
#define MT6392_PMIC_VUSB_LP_MODE_SET_MASK                                0x1
#define MT6392_PMIC_VUSB_LP_MODE_SET_SHIFT                               1
#define MT6392_PMIC_DA_QI_VUSB_MODE_ADDR                                 MT6392_DIGLDO_CON2
#define MT6392_PMIC_DA_QI_VUSB_MODE_MASK                                 0x1
#define MT6392_PMIC_DA_QI_VUSB_MODE_SHIFT                                7
#define MT6392_PMIC_RG_VUSB_STBTD_ADDR                                   MT6392_DIGLDO_CON2
#define MT6392_PMIC_RG_VUSB_STBTD_MASK                                   0x3
#define MT6392_PMIC_RG_VUSB_STBTD_SHIFT                                  12
#define MT6392_PMIC_RG_VUSB_EN_ADDR                                      MT6392_DIGLDO_CON2
#define MT6392_PMIC_RG_VUSB_EN_MASK                                      0x1
#define MT6392_PMIC_RG_VUSB_EN_SHIFT                                     14
#define MT6392_PMIC_DA_QI_VUSB_EN_ADDR                                   MT6392_DIGLDO_CON2
#define MT6392_PMIC_DA_QI_VUSB_EN_MASK                                   0x1
#define MT6392_PMIC_DA_QI_VUSB_EN_SHIFT                                  15
#define MT6392_PMIC_VMC_LP_SEL_ADDR                                      MT6392_DIGLDO_CON3
#define MT6392_PMIC_VMC_LP_SEL_MASK                                      0x1
#define MT6392_PMIC_VMC_LP_SEL_SHIFT                                     0
#define MT6392_PMIC_VMC_LP_MODE_SET_ADDR                                 MT6392_DIGLDO_CON3
#define MT6392_PMIC_VMC_LP_MODE_SET_MASK                                 0x1
#define MT6392_PMIC_VMC_LP_MODE_SET_SHIFT                                1
#define MT6392_PMIC_RG_STB_SEL_ADDR                                      MT6392_DIGLDO_CON3
#define MT6392_PMIC_RG_STB_SEL_MASK                                      0x1
#define MT6392_PMIC_RG_STB_SEL_SHIFT                                     2
#define MT6392_PMIC_DA_QI_VMC_MODE_ADDR                                  MT6392_DIGLDO_CON3
#define MT6392_PMIC_DA_QI_VMC_MODE_MASK                                  0x1
#define MT6392_PMIC_DA_QI_VMC_MODE_SHIFT                                 7
#define MT6392_PMIC_RG_VMC_STBTD_ADDR                                    MT6392_DIGLDO_CON3
#define MT6392_PMIC_RG_VMC_STBTD_MASK                                    0x3
#define MT6392_PMIC_RG_VMC_STBTD_SHIFT                                   8
#define MT6392_PMIC_RG_VMC_EN_ADDR                                       MT6392_DIGLDO_CON3
#define MT6392_PMIC_RG_VMC_EN_MASK                                       0x1
#define MT6392_PMIC_RG_VMC_EN_SHIFT                                      12
#define MT6392_PMIC_RG_VMC_INT_DIS_SEL_ADDR                              MT6392_DIGLDO_CON3
#define MT6392_PMIC_RG_VMC_INT_DIS_SEL_MASK                              0x1
#define MT6392_PMIC_RG_VMC_INT_DIS_SEL_SHIFT                             14
#define MT6392_PMIC_DA_QI_VMC_EN_ADDR                                    MT6392_DIGLDO_CON3
#define MT6392_PMIC_DA_QI_VMC_EN_MASK                                    0x1
#define MT6392_PMIC_DA_QI_VMC_EN_SHIFT                                   15
#define MT6392_PMIC_VMCH_LP_SEL_ADDR                                     MT6392_DIGLDO_CON5
#define MT6392_PMIC_VMCH_LP_SEL_MASK                                     0x1
#define MT6392_PMIC_VMCH_LP_SEL_SHIFT                                    0
#define MT6392_PMIC_VMCH_LP_MODE_SET_ADDR                                MT6392_DIGLDO_CON5
#define MT6392_PMIC_VMCH_LP_MODE_SET_MASK                                0x1
#define MT6392_PMIC_VMCH_LP_MODE_SET_SHIFT                               1
#define MT6392_PMIC_DA_QI_VMCH_MODE_ADDR                                 MT6392_DIGLDO_CON5
#define MT6392_PMIC_DA_QI_VMCH_MODE_MASK                                 0x1
#define MT6392_PMIC_DA_QI_VMCH_MODE_SHIFT                                7
#define MT6392_PMIC_RG_VMCH_STBTD_ADDR                                   MT6392_DIGLDO_CON5
#define MT6392_PMIC_RG_VMCH_STBTD_MASK                                   0x3
#define MT6392_PMIC_RG_VMCH_STBTD_SHIFT                                  12
#define MT6392_PMIC_RG_VMCH_EN_ADDR                                      MT6392_DIGLDO_CON5
#define MT6392_PMIC_RG_VMCH_EN_MASK                                      0x1
#define MT6392_PMIC_RG_VMCH_EN_SHIFT                                     14
#define MT6392_PMIC_DA_QI_VMCH_EN_ADDR                                   MT6392_DIGLDO_CON5
#define MT6392_PMIC_DA_QI_VMCH_EN_MASK                                   0x1
#define MT6392_PMIC_DA_QI_VMCH_EN_SHIFT                                  15
#define MT6392_PMIC_VEMC_3V3_LP_SEL_ADDR                                 MT6392_DIGLDO_CON6
#define MT6392_PMIC_VEMC_3V3_LP_SEL_MASK                                 0x1
#define MT6392_PMIC_VEMC_3V3_LP_SEL_SHIFT                                0
#define MT6392_PMIC_VEMC_3V3_LP_MODE_SET_ADDR                            MT6392_DIGLDO_CON6
#define MT6392_PMIC_VEMC_3V3_LP_MODE_SET_MASK                            0x1
#define MT6392_PMIC_VEMC_3V3_LP_MODE_SET_SHIFT                           1
#define MT6392_PMIC_DA_QI_VEMC_3V3_MODE_ADDR                             MT6392_DIGLDO_CON6
#define MT6392_PMIC_DA_QI_VEMC_3V3_MODE_MASK                             0x1
#define MT6392_PMIC_DA_QI_VEMC_3V3_MODE_SHIFT                            7
#define MT6392_PMIC_RG_VEMC_3V3_STBTD_ADDR                               MT6392_DIGLDO_CON6
#define MT6392_PMIC_RG_VEMC_3V3_STBTD_MASK                               0x3
#define MT6392_PMIC_RG_VEMC_3V3_STBTD_SHIFT                              12
#define MT6392_PMIC_RG_VEMC_3V3_EN_ADDR                                  MT6392_DIGLDO_CON6
#define MT6392_PMIC_RG_VEMC_3V3_EN_MASK                                  0x1
#define MT6392_PMIC_RG_VEMC_3V3_EN_SHIFT                                 14
#define MT6392_PMIC_DA_QI_VEMC_3V3_EN_ADDR                               MT6392_DIGLDO_CON6
#define MT6392_PMIC_DA_QI_VEMC_3V3_EN_MASK                               0x1
#define MT6392_PMIC_DA_QI_VEMC_3V3_EN_SHIFT                              15
#define MT6392_PMIC_VGP1_LP_SEL_ADDR                                     MT6392_DIGLDO_CON7
#define MT6392_PMIC_VGP1_LP_SEL_MASK                                     0x1
#define MT6392_PMIC_VGP1_LP_SEL_SHIFT                                    0
#define MT6392_PMIC_VGP1_LP_MODE_SET_ADDR                                MT6392_DIGLDO_CON7
#define MT6392_PMIC_VGP1_LP_MODE_SET_MASK                                0x1
#define MT6392_PMIC_VGP1_LP_MODE_SET_SHIFT                               1
#define MT6392_PMIC_DA_QI_VGP1_MODE_ADDR                                 MT6392_DIGLDO_CON7
#define MT6392_PMIC_DA_QI_VGP1_MODE_MASK                                 0x1
#define MT6392_PMIC_DA_QI_VGP1_MODE_SHIFT                                7
#define MT6392_PMIC_RG_VGP1_STBTD_ADDR                                   MT6392_DIGLDO_CON7
#define MT6392_PMIC_RG_VGP1_STBTD_MASK                                   0x3
#define MT6392_PMIC_RG_VGP1_STBTD_SHIFT                                  12
#define MT6392_PMIC_RG_VGP1_EN_ADDR                                      MT6392_DIGLDO_CON7
#define MT6392_PMIC_RG_VGP1_EN_MASK                                      0x1
#define MT6392_PMIC_RG_VGP1_EN_SHIFT                                     15
#define MT6392_PMIC_VGP2_LP_SEL_ADDR                                     MT6392_DIGLDO_CON8
#define MT6392_PMIC_VGP2_LP_SEL_MASK                                     0x1
#define MT6392_PMIC_VGP2_LP_SEL_SHIFT                                    0
#define MT6392_PMIC_VGP2_LP_MODE_SET_ADDR                                MT6392_DIGLDO_CON8
#define MT6392_PMIC_VGP2_LP_MODE_SET_MASK                                0x1
#define MT6392_PMIC_VGP2_LP_MODE_SET_SHIFT                               1
#define MT6392_PMIC_DA_QI_VGP2_MODE_ADDR                                 MT6392_DIGLDO_CON8
#define MT6392_PMIC_DA_QI_VGP2_MODE_MASK                                 0x1
#define MT6392_PMIC_DA_QI_VGP2_MODE_SHIFT                                7
#define MT6392_PMIC_RG_VGP2_STBTD_ADDR                                   MT6392_DIGLDO_CON8
#define MT6392_PMIC_RG_VGP2_STBTD_MASK                                   0x3
#define MT6392_PMIC_RG_VGP2_STBTD_SHIFT                                  12
#define MT6392_PMIC_RG_VGP2_EN_ADDR                                      MT6392_DIGLDO_CON8
#define MT6392_PMIC_RG_VGP2_EN_MASK                                      0x1
#define MT6392_PMIC_RG_VGP2_EN_SHIFT                                     15
#define MT6392_PMIC_RG_VCN_1V8_NDIS_EN_ADDR                              MT6392_DIGLDO_CON10
#define MT6392_PMIC_RG_VCN_1V8_NDIS_EN_MASK                              0x1
#define MT6392_PMIC_RG_VCN_1V8_NDIS_EN_SHIFT                             0
#define MT6392_PMIC_VCN_1V8_ON_CTRL_GOLDEN_ADDR                          MT6392_DIGLDO_CON10
#define MT6392_PMIC_VCN_1V8_ON_CTRL_GOLDEN_MASK                          0x1
#define MT6392_PMIC_VCN_1V8_ON_CTRL_GOLDEN_SHIFT                         1
#define MT6392_PMIC_RG_VCN_1V8_OCFB_ADDR                                 MT6392_DIGLDO_CON10
#define MT6392_PMIC_RG_VCN_1V8_OCFB_MASK                                 0x1
#define MT6392_PMIC_RG_VCN_1V8_OCFB_SHIFT                                2
#define MT6392_PMIC_RG_VCN_1V8_STB_SEL_ADDR                              MT6392_DIGLDO_CON10
#define MT6392_PMIC_RG_VCN_1V8_STB_SEL_MASK                              0x1
#define MT6392_PMIC_RG_VCN_1V8_STB_SEL_SHIFT                             4
#define MT6392_PMIC_RG_VCN_1V8_CAL_ADDR                                  MT6392_DIGLDO_CON10
#define MT6392_PMIC_RG_VCN_1V8_CAL_MASK                                  0xF
#define MT6392_PMIC_RG_VCN_1V8_CAL_SHIFT                                 8
#define MT6392_PMIC_VCN_1V8_LP_SEL_ADDR                                  MT6392_DIGLDO_CON11
#define MT6392_PMIC_VCN_1V8_LP_SEL_MASK                                  0x1
#define MT6392_PMIC_VCN_1V8_LP_SEL_SHIFT                                 0
#define MT6392_PMIC_VCN_1V8_LP_MODE_SET_ADDR                             MT6392_DIGLDO_CON11
#define MT6392_PMIC_VCN_1V8_LP_MODE_SET_MASK                             0x1
#define MT6392_PMIC_VCN_1V8_LP_MODE_SET_SHIFT                            1
#define MT6392_PMIC_DA_QI_VCN_1V8_MODE_ADDR                              MT6392_DIGLDO_CON11
#define MT6392_PMIC_DA_QI_VCN_1V8_MODE_MASK                              0x1
#define MT6392_PMIC_DA_QI_VCN_1V8_MODE_SHIFT                             7
#define MT6392_PMIC_RG_VCN_1V8_STBTD_ADDR                                MT6392_DIGLDO_CON11
#define MT6392_PMIC_RG_VCN_1V8_STBTD_MASK                                0x3
#define MT6392_PMIC_RG_VCN_1V8_STBTD_SHIFT                               12
#define MT6392_PMIC_RG_VCN_1V8_EN_ADDR                                   MT6392_DIGLDO_CON11
#define MT6392_PMIC_RG_VCN_1V8_EN_MASK                                   0x1
#define MT6392_PMIC_RG_VCN_1V8_EN_SHIFT                                  14
#define MT6392_PMIC_DA_QI_VCN_1V8_EN_ADDR                                MT6392_DIGLDO_CON11
#define MT6392_PMIC_DA_QI_VCN_1V8_EN_MASK                                0x1
#define MT6392_PMIC_DA_QI_VCN_1V8_EN_SHIFT                               15
#define MT6392_PMIC_RG_STB_SIM1_SIO_ADDR                                 MT6392_DIGLDO_CON12
#define MT6392_PMIC_RG_STB_SIM1_SIO_MASK                                 0x1
#define MT6392_PMIC_RG_STB_SIM1_SIO_SHIFT                                0
#define MT6392_PMIC_RE_DIGLDORSV1_ADDR                                   MT6392_DIGLDO_CON12
#define MT6392_PMIC_RE_DIGLDORSV1_MASK                                   0x7FFF
#define MT6392_PMIC_RE_DIGLDORSV1_SHIFT                                  1
#define MT6392_PMIC_RG_VRTC_FORCE_ON_ADDR                                MT6392_DIGLDO_CON15
#define MT6392_PMIC_RG_VRTC_FORCE_ON_MASK                                0x1
#define MT6392_PMIC_RG_VRTC_FORCE_ON_SHIFT                               0
#define MT6392_PMIC_VRTC_EN_ADDR                                         MT6392_DIGLDO_CON15
#define MT6392_PMIC_VRTC_EN_MASK                                         0x1
#define MT6392_PMIC_VRTC_EN_SHIFT                                        8
#define MT6392_PMIC_DA_QI_VRTC_EN_ADDR                                   MT6392_DIGLDO_CON15
#define MT6392_PMIC_DA_QI_VRTC_EN_MASK                                   0x1
#define MT6392_PMIC_DA_QI_VRTC_EN_SHIFT                                  15
#define MT6392_PMIC_RG_STB_SIM2_SIO_ADDR                                 MT6392_DIGLDO_CON20
#define MT6392_PMIC_RG_STB_SIM2_SIO_MASK                                 0x1
#define MT6392_PMIC_RG_STB_SIM2_SIO_SHIFT                                0
#define MT6392_PMIC_RE_DIGLDORSV2_ADDR                                   MT6392_DIGLDO_CON20
#define MT6392_PMIC_RE_DIGLDORSV2_MASK                                   0x7FFF
#define MT6392_PMIC_RE_DIGLDORSV2_SHIFT                                  1
#define MT6392_PMIC_RG_VIO28_NDIS_EN_ADDR                                MT6392_DIGLDO_CON21
#define MT6392_PMIC_RG_VIO28_NDIS_EN_MASK                                0x1
#define MT6392_PMIC_RG_VIO28_NDIS_EN_SHIFT                               4
#define MT6392_PMIC_RG_VIO28_OCFB_ADDR                                   MT6392_DIGLDO_CON21
#define MT6392_PMIC_RG_VIO28_OCFB_MASK                                   0x1
#define MT6392_PMIC_RG_VIO28_OCFB_SHIFT                                  6
#define MT6392_PMIC_RG_VIO28_CAL_ADDR                                    MT6392_DIGLDO_CON21
#define MT6392_PMIC_RG_VIO28_CAL_MASK                                    0xF
#define MT6392_PMIC_RG_VIO28_CAL_SHIFT                                   8
#define MT6392_PMIC_RG_VUSB_NDIS_EN_ADDR                                 MT6392_DIGLDO_CON23
#define MT6392_PMIC_RG_VUSB_NDIS_EN_MASK                                 0x1
#define MT6392_PMIC_RG_VUSB_NDIS_EN_SHIFT                                4
#define MT6392_PMIC_RG_VUSB_OCFB_ADDR                                    MT6392_DIGLDO_CON23
#define MT6392_PMIC_RG_VUSB_OCFB_MASK                                    0x1
#define MT6392_PMIC_RG_VUSB_OCFB_SHIFT                                   6
#define MT6392_PMIC_RG_VUSB_CAL_ADDR                                     MT6392_DIGLDO_CON23
#define MT6392_PMIC_RG_VUSB_CAL_MASK                                     0xF
#define MT6392_PMIC_RG_VUSB_CAL_SHIFT                                    8
#define MT6392_PMIC_RG_VMC_NDIS_EN_ADDR                                  MT6392_DIGLDO_CON24
#define MT6392_PMIC_RG_VMC_NDIS_EN_MASK                                  0x1
#define MT6392_PMIC_RG_VMC_NDIS_EN_SHIFT                                 0
#define MT6392_PMIC_VMC_ON_CTRL_ADDR                                     MT6392_DIGLDO_CON24
#define MT6392_PMIC_VMC_ON_CTRL_MASK                                     0x1
#define MT6392_PMIC_VMC_ON_CTRL_SHIFT                                    1
#define MT6392_PMIC_RG_VMC_OCFB_ADDR                                     MT6392_DIGLDO_CON24
#define MT6392_PMIC_RG_VMC_OCFB_MASK                                     0x1
#define MT6392_PMIC_RG_VMC_OCFB_SHIFT                                    2
#define MT6392_PMIC_RG_VMC_VOSEL_ADDR                                    MT6392_DIGLDO_CON24
#define MT6392_PMIC_RG_VMC_VOSEL_MASK                                    0x1
#define MT6392_PMIC_RG_VMC_VOSEL_SHIFT                                   4
#define MT6392_PMIC_RG_VMC_STB_SEL_ADDR                                  MT6392_DIGLDO_CON24
#define MT6392_PMIC_RG_VMC_STB_SEL_MASK                                  0x1
#define MT6392_PMIC_RG_VMC_STB_SEL_SHIFT                                 6
#define MT6392_PMIC_RG_VMC_STB_SEL_CAL_ADDR                              MT6392_DIGLDO_CON24
#define MT6392_PMIC_RG_VMC_STB_SEL_CAL_MASK                              0x3
#define MT6392_PMIC_RG_VMC_STB_SEL_CAL_SHIFT                             7
#define MT6392_PMIC_RG_VMC_CAL_ADDR                                      MT6392_DIGLDO_CON24
#define MT6392_PMIC_RG_VMC_CAL_MASK                                      0xF
#define MT6392_PMIC_RG_VMC_CAL_SHIFT                                     9
#define MT6392_PMIC_RG_VMCH_NDIS_EN_ADDR                                 MT6392_DIGLDO_CON26
#define MT6392_PMIC_RG_VMCH_NDIS_EN_MASK                                 0x1
#define MT6392_PMIC_RG_VMCH_NDIS_EN_SHIFT                                0
#define MT6392_PMIC_VMCH_ON_CTRL_ADDR                                    MT6392_DIGLDO_CON26
#define MT6392_PMIC_VMCH_ON_CTRL_MASK                                    0x1
#define MT6392_PMIC_VMCH_ON_CTRL_SHIFT                                   1
#define MT6392_PMIC_RG_VMCH_OCFB_ADDR                                    MT6392_DIGLDO_CON26
#define MT6392_PMIC_RG_VMCH_OCFB_MASK                                    0x1
#define MT6392_PMIC_RG_VMCH_OCFB_SHIFT                                   2
#define MT6392_PMIC_RG_VMCH_DB_EN_ADDR                                   MT6392_DIGLDO_CON26
#define MT6392_PMIC_RG_VMCH_DB_EN_MASK                                   0x1
#define MT6392_PMIC_RG_VMCH_DB_EN_SHIFT                                  4
#define MT6392_PMIC_RG_VMCH_STB_SEL_ADDR                                 MT6392_DIGLDO_CON26
#define MT6392_PMIC_RG_VMCH_STB_SEL_MASK                                 0x1
#define MT6392_PMIC_RG_VMCH_STB_SEL_SHIFT                                6
#define MT6392_PMIC_RG_VMCH_VOSEL_ADDR                                   MT6392_DIGLDO_CON26
#define MT6392_PMIC_RG_VMCH_VOSEL_MASK                                   0x1
#define MT6392_PMIC_RG_VMCH_VOSEL_SHIFT                                  7
#define MT6392_PMIC_RG_VMCH_STB_SEL_CAL_ADDR                             MT6392_DIGLDO_CON26
#define MT6392_PMIC_RG_VMCH_STB_SEL_CAL_MASK                             0x3
#define MT6392_PMIC_RG_VMCH_STB_SEL_CAL_SHIFT                            8
#define MT6392_PMIC_RG_VMCH_CAL_ADDR                                     MT6392_DIGLDO_CON26
#define MT6392_PMIC_RG_VMCH_CAL_MASK                                     0xF
#define MT6392_PMIC_RG_VMCH_CAL_SHIFT                                    10
#define MT6392_PMIC_RG_VEMC_3V3_NDIS_EN_ADDR                             MT6392_DIGLDO_CON27
#define MT6392_PMIC_RG_VEMC_3V3_NDIS_EN_MASK                             0x1
#define MT6392_PMIC_RG_VEMC_3V3_NDIS_EN_SHIFT                            0
#define MT6392_PMIC_VEMC_3V3_ON_CTRL_ADDR                                MT6392_DIGLDO_CON27
#define MT6392_PMIC_VEMC_3V3_ON_CTRL_MASK                                0x1
#define MT6392_PMIC_VEMC_3V3_ON_CTRL_SHIFT                               1
#define MT6392_PMIC_RG_VEMC_3V3_OCFB_ADDR                                MT6392_DIGLDO_CON27
#define MT6392_PMIC_RG_VEMC_3V3_OCFB_MASK                                0x1
#define MT6392_PMIC_RG_VEMC_3V3_OCFB_SHIFT                               2
#define MT6392_PMIC_RG_VEMC_3V3_DL_EN_ADDR                               MT6392_DIGLDO_CON27
#define MT6392_PMIC_RG_VEMC_3V3_DL_EN_MASK                               0x1
#define MT6392_PMIC_RG_VEMC_3V3_DL_EN_SHIFT                              3
#define MT6392_PMIC_RG_VEMC_3V3_DB_EN_ADDR                               MT6392_DIGLDO_CON27
#define MT6392_PMIC_RG_VEMC_3V3_DB_EN_MASK                               0x1
#define MT6392_PMIC_RG_VEMC_3V3_DB_EN_SHIFT                              4
#define MT6392_PMIC_RG_VEMC_3V3_STB_SEL_ADDR                             MT6392_DIGLDO_CON27
#define MT6392_PMIC_RG_VEMC_3V3_STB_SEL_MASK                             0x1
#define MT6392_PMIC_RG_VEMC_3V3_STB_SEL_SHIFT                            6
#define MT6392_PMIC_RG_VEMC_3V3_VOSEL_ADDR                               MT6392_DIGLDO_CON27
#define MT6392_PMIC_RG_VEMC_3V3_VOSEL_MASK                               0x1
#define MT6392_PMIC_RG_VEMC_3V3_VOSEL_SHIFT                              7
#define MT6392_PMIC_RG_VEMC_3V3_STB_SEL_CAL_ADDR                         MT6392_DIGLDO_CON27
#define MT6392_PMIC_RG_VEMC_3V3_STB_SEL_CAL_MASK                         0x3
#define MT6392_PMIC_RG_VEMC_3V3_STB_SEL_CAL_SHIFT                        8
#define MT6392_PMIC_RG_VEMC_3V3_CAL_ADDR                                 MT6392_DIGLDO_CON27
#define MT6392_PMIC_RG_VEMC_3V3_CAL_MASK                                 0xF
#define MT6392_PMIC_RG_VEMC_3V3_CAL_SHIFT                                10
#define MT6392_PMIC_RG_VGP1_NDIS_EN_ADDR                                 MT6392_DIGLDO_CON28
#define MT6392_PMIC_RG_VGP1_NDIS_EN_MASK                                 0x1
#define MT6392_PMIC_RG_VGP1_NDIS_EN_SHIFT                                0
#define MT6392_PMIC_RG_VGP1_OCFB_ADDR                                    MT6392_DIGLDO_CON28
#define MT6392_PMIC_RG_VGP1_OCFB_MASK                                    0x1
#define MT6392_PMIC_RG_VGP1_OCFB_SHIFT                                   2
#define MT6392_PMIC_RG_VGP1_STB_SEL_ADDR                                 MT6392_DIGLDO_CON28
#define MT6392_PMIC_RG_VGP1_STB_SEL_MASK                                 0x1
#define MT6392_PMIC_RG_VGP1_STB_SEL_SHIFT                                4
#define MT6392_PMIC_RG_VGP1_VOSEL_ADDR                                   MT6392_DIGLDO_CON28
#define MT6392_PMIC_RG_VGP1_VOSEL_MASK                                   0x7
#define MT6392_PMIC_RG_VGP1_VOSEL_SHIFT                                  5
#define MT6392_PMIC_RG_VGP1_CAL_ADDR                                     MT6392_DIGLDO_CON28
#define MT6392_PMIC_RG_VGP1_CAL_MASK                                     0xF
#define MT6392_PMIC_RG_VGP1_CAL_SHIFT                                    8
#define MT6392_PMIC_RG_VGP2_NDIS_EN_ADDR                                 MT6392_DIGLDO_CON29
#define MT6392_PMIC_RG_VGP2_NDIS_EN_MASK                                 0x1
#define MT6392_PMIC_RG_VGP2_NDIS_EN_SHIFT                                0
#define MT6392_PMIC_RG_VGP2_OCFB_ADDR                                    MT6392_DIGLDO_CON29
#define MT6392_PMIC_RG_VGP2_OCFB_MASK                                    0x1
#define MT6392_PMIC_RG_VGP2_OCFB_SHIFT                                   2
#define MT6392_PMIC_RG_VGP2_STB_SEL_ADDR                                 MT6392_DIGLDO_CON29
#define MT6392_PMIC_RG_VGP2_STB_SEL_MASK                                 0x1
#define MT6392_PMIC_RG_VGP2_STB_SEL_SHIFT                                4
#define MT6392_PMIC_RG_VGP2_VOSEL_ADDR                                   MT6392_DIGLDO_CON29
#define MT6392_PMIC_RG_VGP2_VOSEL_MASK                                   0x7
#define MT6392_PMIC_RG_VGP2_VOSEL_SHIFT                                  5
#define MT6392_PMIC_RG_VGP2_CAL_ADDR                                     MT6392_DIGLDO_CON29
#define MT6392_PMIC_RG_VGP2_CAL_MASK                                     0xF
#define MT6392_PMIC_RG_VGP2_CAL_SHIFT                                    8
#define MT6392_PMIC_RG_VGP3_NDIS_EN_ADDR                                 MT6392_DIGLDO_CON30
#define MT6392_PMIC_RG_VGP3_NDIS_EN_MASK                                 0x1
#define MT6392_PMIC_RG_VGP3_NDIS_EN_SHIFT                                0
#define MT6392_PMIC_RG_VGP3_OCFB_ADDR                                    MT6392_DIGLDO_CON30
#define MT6392_PMIC_RG_VGP3_OCFB_MASK                                    0x1
#define MT6392_PMIC_RG_VGP3_OCFB_SHIFT                                   2
#define MT6392_PMIC_RG_VGP3_STB_SEL_ADDR                                 MT6392_DIGLDO_CON30
#define MT6392_PMIC_RG_VGP3_STB_SEL_MASK                                 0x1
#define MT6392_PMIC_RG_VGP3_STB_SEL_SHIFT                                4
#define MT6392_PMIC_RG_VGP3_VOSEL_ADDR                                   MT6392_DIGLDO_CON30
#define MT6392_PMIC_RG_VGP3_VOSEL_MASK                                   0x3
#define MT6392_PMIC_RG_VGP3_VOSEL_SHIFT                                  5
#define MT6392_PMIC_RG_VGP3_CAL_ADDR                                     MT6392_DIGLDO_CON30
#define MT6392_PMIC_RG_VGP3_CAL_MASK                                     0xF
#define MT6392_PMIC_RG_VGP3_CAL_SHIFT                                    8
#define MT6392_PMIC_VCAM_AF_LP_SEL_ADDR                                  MT6392_DIGLDO_CON31
#define MT6392_PMIC_VCAM_AF_LP_SEL_MASK                                  0x1
#define MT6392_PMIC_VCAM_AF_LP_SEL_SHIFT                                 0
#define MT6392_PMIC_VCAM_AF_LP_MODE_SET_ADDR                             MT6392_DIGLDO_CON31
#define MT6392_PMIC_VCAM_AF_LP_MODE_SET_MASK                             0x1
#define MT6392_PMIC_VCAM_AF_LP_MODE_SET_SHIFT                            1
#define MT6392_PMIC_DA_QI_VCAM_AF_MODE_ADDR                              MT6392_DIGLDO_CON31
#define MT6392_PMIC_DA_QI_VCAM_AF_MODE_MASK                              0x1
#define MT6392_PMIC_DA_QI_VCAM_AF_MODE_SHIFT                             7
#define MT6392_PMIC_RG_VCAM_AF_STBTD_ADDR                                MT6392_DIGLDO_CON31
#define MT6392_PMIC_RG_VCAM_AF_STBTD_MASK                                0x3
#define MT6392_PMIC_RG_VCAM_AF_STBTD_SHIFT                               12
#define MT6392_PMIC_RG_VCAM_AF_EN_ADDR                                   MT6392_DIGLDO_CON31
#define MT6392_PMIC_RG_VCAM_AF_EN_MASK                                   0x1
#define MT6392_PMIC_RG_VCAM_AF_EN_SHIFT                                  15
#define MT6392_PMIC_RG_VCAM_AF_NDIS_EN_ADDR                              MT6392_DIGLDO_CON32
#define MT6392_PMIC_RG_VCAM_AF_NDIS_EN_MASK                              0x1
#define MT6392_PMIC_RG_VCAM_AF_NDIS_EN_SHIFT                             0
#define MT6392_PMIC_RG_VCAM_AF_OCFB_ADDR                                 MT6392_DIGLDO_CON32
#define MT6392_PMIC_RG_VCAM_AF_OCFB_MASK                                 0x1
#define MT6392_PMIC_RG_VCAM_AF_OCFB_SHIFT                                2
#define MT6392_PMIC_VCAM_AF_ON_CTRL_ADDR                                 MT6392_DIGLDO_CON32
#define MT6392_PMIC_VCAM_AF_ON_CTRL_MASK                                 0x1
#define MT6392_PMIC_VCAM_AF_ON_CTRL_SHIFT                                3
#define MT6392_PMIC_RG_VCAM_AF_STB_SEL_ADDR                              MT6392_DIGLDO_CON32
#define MT6392_PMIC_RG_VCAM_AF_STB_SEL_MASK                              0x1
#define MT6392_PMIC_RG_VCAM_AF_STB_SEL_SHIFT                             4
#define MT6392_PMIC_RG_VCAM_AF_VOSEL_ADDR                                MT6392_DIGLDO_CON32
#define MT6392_PMIC_RG_VCAM_AF_VOSEL_MASK                                0x7
#define MT6392_PMIC_RG_VCAM_AF_VOSEL_SHIFT                               5
#define MT6392_PMIC_RG_VCAM_AF_CAL_ADDR                                  MT6392_DIGLDO_CON32
#define MT6392_PMIC_RG_VCAM_AF_CAL_MASK                                  0xF
#define MT6392_PMIC_RG_VCAM_AF_CAL_SHIFT                                 11
#define MT6392_PMIC_RE_DIGLDORSV3_ADDR                                   MT6392_DIGLDO_CON33
#define MT6392_PMIC_RE_DIGLDORSV3_MASK                                   0xFFFF
#define MT6392_PMIC_RE_DIGLDORSV3_SHIFT                                  0
#define MT6392_PMIC_RG_VSYSLDO_RESERVE_ADDR                              MT6392_DIGLDO_CON36
#define MT6392_PMIC_RG_VSYSLDO_RESERVE_MASK                              0x3
#define MT6392_PMIC_RG_VSYSLDO_RESERVE_SHIFT                             0
#define MT6392_PMIC_DIGLDO_RSV1_ADDR                                     MT6392_DIGLDO_CON41
#define MT6392_PMIC_DIGLDO_RSV1_MASK                                     0xFF
#define MT6392_PMIC_DIGLDO_RSV1_SHIFT                                    0
#define MT6392_PMIC_DIGLDO_RSV0_ADDR                                     MT6392_DIGLDO_CON41
#define MT6392_PMIC_DIGLDO_RSV0_MASK                                     0xF
#define MT6392_PMIC_DIGLDO_RSV0_SHIFT                                    8
#define MT6392_PMIC_RG_LDO_FT_ADDR                                       MT6392_DIGLDO_CON41
#define MT6392_PMIC_RG_LDO_FT_MASK                                       0x1
#define MT6392_PMIC_RG_LDO_FT_SHIFT                                      15
#define MT6392_PMIC_VGP2_ON_CTRL_ADDR                                    MT6392_DIGLDO_CON44
#define MT6392_PMIC_VGP2_ON_CTRL_MASK                                    0x1
#define MT6392_PMIC_VGP2_ON_CTRL_SHIFT                                   14
#define MT6392_PMIC_VGP1_ON_CTRL_ADDR                                    MT6392_DIGLDO_CON44
#define MT6392_PMIC_VGP1_ON_CTRL_MASK                                    0x1
#define MT6392_PMIC_VGP1_ON_CTRL_SHIFT                                   15
#define MT6392_PMIC_VM_LP_SEL_ADDR                                       MT6392_DIGLDO_CON47
#define MT6392_PMIC_VM_LP_SEL_MASK                                       0x1
#define MT6392_PMIC_VM_LP_SEL_SHIFT                                      0
#define MT6392_PMIC_VM_LP_MODE_SET_ADDR                                  MT6392_DIGLDO_CON47
#define MT6392_PMIC_VM_LP_MODE_SET_MASK                                  0x1
#define MT6392_PMIC_VM_LP_MODE_SET_SHIFT                                 1
#define MT6392_PMIC_DA_QI_VM_MODE_ADDR                                   MT6392_DIGLDO_CON47
#define MT6392_PMIC_DA_QI_VM_MODE_MASK                                   0x1
#define MT6392_PMIC_DA_QI_VM_MODE_SHIFT                                  7
#define MT6392_PMIC_RG_VM_STBTD_ADDR                                     MT6392_DIGLDO_CON47
#define MT6392_PMIC_RG_VM_STBTD_MASK                                     0x3
#define MT6392_PMIC_RG_VM_STBTD_SHIFT                                    12
#define MT6392_PMIC_RG_VM_EN_ADDR                                        MT6392_DIGLDO_CON47
#define MT6392_PMIC_RG_VM_EN_MASK                                        0x1
#define MT6392_PMIC_RG_VM_EN_SHIFT                                       14
#define MT6392_PMIC_DA_QI_VM_EN_ADDR                                     MT6392_DIGLDO_CON47
#define MT6392_PMIC_DA_QI_VM_EN_MASK                                     0x1
#define MT6392_PMIC_DA_QI_VM_EN_SHIFT                                    15
#define MT6392_PMIC_RG_VM_NDIS_EN_ADDR                                   MT6392_DIGLDO_CON48
#define MT6392_PMIC_RG_VM_NDIS_EN_MASK                                   0x1
#define MT6392_PMIC_RG_VM_NDIS_EN_SHIFT                                  0
#define MT6392_PMIC_RG_VM_PLCUR_EN_ADDR                                  MT6392_DIGLDO_CON48
#define MT6392_PMIC_RG_VM_PLCUR_EN_MASK                                  0x1
#define MT6392_PMIC_RG_VM_PLCUR_EN_SHIFT                                 1
#define MT6392_PMIC_RG_VM_PLCUR_CAL_ADDR                                 MT6392_DIGLDO_CON48
#define MT6392_PMIC_RG_VM_PLCUR_CAL_MASK                                 0x3
#define MT6392_PMIC_RG_VM_PLCUR_CAL_SHIFT                                2
#define MT6392_PMIC_RG_VM_VOSEL_ADDR                                     MT6392_DIGLDO_CON48
#define MT6392_PMIC_RG_VM_VOSEL_MASK                                     0x3
#define MT6392_PMIC_RG_VM_VOSEL_SHIFT                                    4
#define MT6392_PMIC_RG_VM_OCFB_ADDR                                      MT6392_DIGLDO_CON48
#define MT6392_PMIC_RG_VM_OCFB_MASK                                      0x1
#define MT6392_PMIC_RG_VM_OCFB_SHIFT                                     6
#define MT6392_PMIC_RG_VM_CAL_ADDR                                       MT6392_DIGLDO_CON48
#define MT6392_PMIC_RG_VM_CAL_MASK                                       0xF
#define MT6392_PMIC_RG_VM_CAL_SHIFT                                      8
#define MT6392_PMIC_VIO18_LP_SEL_ADDR                                    MT6392_DIGLDO_CON49
#define MT6392_PMIC_VIO18_LP_SEL_MASK                                    0x1
#define MT6392_PMIC_VIO18_LP_SEL_SHIFT                                   0
#define MT6392_PMIC_VIO18_LP_MODE_SET_ADDR                               MT6392_DIGLDO_CON49
#define MT6392_PMIC_VIO18_LP_MODE_SET_MASK                               0x1
#define MT6392_PMIC_VIO18_LP_MODE_SET_SHIFT                              1
#define MT6392_PMIC_DA_QI_VIO18_MODE_ADDR                                MT6392_DIGLDO_CON49
#define MT6392_PMIC_DA_QI_VIO18_MODE_MASK                                0x1
#define MT6392_PMIC_DA_QI_VIO18_MODE_SHIFT                               7
#define MT6392_PMIC_RG_VIO18_STBTD_ADDR                                  MT6392_DIGLDO_CON49
#define MT6392_PMIC_RG_VIO18_STBTD_MASK                                  0x3
#define MT6392_PMIC_RG_VIO18_STBTD_SHIFT                                 12
#define MT6392_PMIC_RG_VIO18_EN_ADDR                                     MT6392_DIGLDO_CON49
#define MT6392_PMIC_RG_VIO18_EN_MASK                                     0x1
#define MT6392_PMIC_RG_VIO18_EN_SHIFT                                    14
#define MT6392_PMIC_DA_QI_VIO18_EN_ADDR                                  MT6392_DIGLDO_CON49
#define MT6392_PMIC_DA_QI_VIO18_EN_MASK                                  0x1
#define MT6392_PMIC_DA_QI_VIO18_EN_SHIFT                                 15
#define MT6392_PMIC_RG_VIO18_NDIS_EN_ADDR                                MT6392_DIGLDO_CON50
#define MT6392_PMIC_RG_VIO18_NDIS_EN_MASK                                0x1
#define MT6392_PMIC_RG_VIO18_NDIS_EN_SHIFT                               0
#define MT6392_PMIC_VIO18_ON_CTRL_ADDR                                   MT6392_DIGLDO_CON50
#define MT6392_PMIC_VIO18_ON_CTRL_MASK                                   0x1
#define MT6392_PMIC_VIO18_ON_CTRL_SHIFT                                  1
#define MT6392_PMIC_RG_VIO18_OCFB_ADDR                                   MT6392_DIGLDO_CON50
#define MT6392_PMIC_RG_VIO18_OCFB_MASK                                   0x1
#define MT6392_PMIC_RG_VIO18_OCFB_SHIFT                                  2
#define MT6392_PMIC_RG_VIO18_STB_SEL_ADDR                                MT6392_DIGLDO_CON50
#define MT6392_PMIC_RG_VIO18_STB_SEL_MASK                                0x1
#define MT6392_PMIC_RG_VIO18_STB_SEL_SHIFT                               4
#define MT6392_PMIC_RG_VIO18_CAL_ADDR                                    MT6392_DIGLDO_CON50
#define MT6392_PMIC_RG_VIO18_CAL_MASK                                    0xF
#define MT6392_PMIC_RG_VIO18_CAL_SHIFT                                   8
#define MT6392_PMIC_VCAMD_LP_SEL_ADDR                                    MT6392_DIGLDO_CON51
#define MT6392_PMIC_VCAMD_LP_SEL_MASK                                    0x1
#define MT6392_PMIC_VCAMD_LP_SEL_SHIFT                                   0
#define MT6392_PMIC_VCAMD_LP_MODE_SET_ADDR                               MT6392_DIGLDO_CON51
#define MT6392_PMIC_VCAMD_LP_MODE_SET_MASK                               0x1
#define MT6392_PMIC_VCAMD_LP_MODE_SET_SHIFT                              1
#define MT6392_PMIC_DA_QI_VCAMD_MODE_ADDR                                MT6392_DIGLDO_CON51
#define MT6392_PMIC_DA_QI_VCAMD_MODE_MASK                                0x1
#define MT6392_PMIC_DA_QI_VCAMD_MODE_SHIFT                               7
#define MT6392_PMIC_RG_VCAMD_STBTD_ADDR                                  MT6392_DIGLDO_CON51
#define MT6392_PMIC_RG_VCAMD_STBTD_MASK                                  0x3
#define MT6392_PMIC_RG_VCAMD_STBTD_SHIFT                                 12
#define MT6392_PMIC_RG_VCAMD_EN_ADDR                                     MT6392_DIGLDO_CON51
#define MT6392_PMIC_RG_VCAMD_EN_MASK                                     0x1
#define MT6392_PMIC_RG_VCAMD_EN_SHIFT                                    14
#define MT6392_PMIC_DA_QI_VCAMD_EN_ADDR                                  MT6392_DIGLDO_CON51
#define MT6392_PMIC_DA_QI_VCAMD_EN_MASK                                  0x1
#define MT6392_PMIC_DA_QI_VCAMD_EN_SHIFT                                 15
#define MT6392_PMIC_RG_VCAMD_NDIS_EN_ADDR                                MT6392_DIGLDO_CON52
#define MT6392_PMIC_RG_VCAMD_NDIS_EN_MASK                                0x1
#define MT6392_PMIC_RG_VCAMD_NDIS_EN_SHIFT                               0
#define MT6392_PMIC_VCAMD_ON_CTRL_ADDR                                   MT6392_DIGLDO_CON52
#define MT6392_PMIC_VCAMD_ON_CTRL_MASK                                   0x1
#define MT6392_PMIC_VCAMD_ON_CTRL_SHIFT                                  1
#define MT6392_PMIC_RG_VCAMD_OCFB_ADDR                                   MT6392_DIGLDO_CON52
#define MT6392_PMIC_RG_VCAMD_OCFB_MASK                                   0x1
#define MT6392_PMIC_RG_VCAMD_OCFB_SHIFT                                  2
#define MT6392_PMIC_RG_VCAMD_STB_SEL_ADDR                                MT6392_DIGLDO_CON52
#define MT6392_PMIC_RG_VCAMD_STB_SEL_MASK                                0x1
#define MT6392_PMIC_RG_VCAMD_STB_SEL_SHIFT                               4
#define MT6392_PMIC_RG_VCAMD_VOSEL_ADDR                                  MT6392_DIGLDO_CON52
#define MT6392_PMIC_RG_VCAMD_VOSEL_MASK                                  0x3
#define MT6392_PMIC_RG_VCAMD_VOSEL_SHIFT                                 5
#define MT6392_PMIC_RG_VCAMD_CAL_ADDR                                    MT6392_DIGLDO_CON52
#define MT6392_PMIC_RG_VCAMD_CAL_MASK                                    0xF
#define MT6392_PMIC_RG_VCAMD_CAL_SHIFT                                   8
#define MT6392_PMIC_VCAM_IO_LP_SEL_ADDR                                  MT6392_DIGLDO_CON53
#define MT6392_PMIC_VCAM_IO_LP_SEL_MASK                                  0x1
#define MT6392_PMIC_VCAM_IO_LP_SEL_SHIFT                                 0
#define MT6392_PMIC_VCAM_IO_LP_MODE_SET_ADDR                             MT6392_DIGLDO_CON53
#define MT6392_PMIC_VCAM_IO_LP_MODE_SET_MASK                             0x1
#define MT6392_PMIC_VCAM_IO_LP_MODE_SET_SHIFT                            1
#define MT6392_PMIC_DA_QI_VCAM_IO_MODE_ADDR                              MT6392_DIGLDO_CON53
#define MT6392_PMIC_DA_QI_VCAM_IO_MODE_MASK                              0x1
#define MT6392_PMIC_DA_QI_VCAM_IO_MODE_SHIFT                             7
#define MT6392_PMIC_RG_VCAM_IO_STBTD_ADDR                                MT6392_DIGLDO_CON53
#define MT6392_PMIC_RG_VCAM_IO_STBTD_MASK                                0x3
#define MT6392_PMIC_RG_VCAM_IO_STBTD_SHIFT                               12
#define MT6392_PMIC_RG_VCAM_IO_EN_ADDR                                   MT6392_DIGLDO_CON53
#define MT6392_PMIC_RG_VCAM_IO_EN_MASK                                   0x1
#define MT6392_PMIC_RG_VCAM_IO_EN_SHIFT                                  14
#define MT6392_PMIC_DA_QI_VCAM_IO_EN_ADDR                                MT6392_DIGLDO_CON53
#define MT6392_PMIC_DA_QI_VCAM_IO_EN_MASK                                0x1
#define MT6392_PMIC_DA_QI_VCAM_IO_EN_SHIFT                               15
#define MT6392_PMIC_RG_VCAM_IO_NDIS_EN_ADDR                              MT6392_DIGLDO_CON54
#define MT6392_PMIC_RG_VCAM_IO_NDIS_EN_MASK                              0x1
#define MT6392_PMIC_RG_VCAM_IO_NDIS_EN_SHIFT                             0
#define MT6392_PMIC_VCAM_IO_ON_CTRL_ADDR                                 MT6392_DIGLDO_CON54
#define MT6392_PMIC_VCAM_IO_ON_CTRL_MASK                                 0x1
#define MT6392_PMIC_VCAM_IO_ON_CTRL_SHIFT                                1
#define MT6392_PMIC_RG_VCAM_IO_OCFB_ADDR                                 MT6392_DIGLDO_CON54
#define MT6392_PMIC_RG_VCAM_IO_OCFB_MASK                                 0x1
#define MT6392_PMIC_RG_VCAM_IO_OCFB_SHIFT                                2
#define MT6392_PMIC_RG_VCAM_IO_STB_SEL_ADDR                              MT6392_DIGLDO_CON54
#define MT6392_PMIC_RG_VCAM_IO_STB_SEL_MASK                              0x1
#define MT6392_PMIC_RG_VCAM_IO_STB_SEL_SHIFT                             4
#define MT6392_PMIC_RG_VCAM_IO_CAL_ADDR                                  MT6392_DIGLDO_CON54
#define MT6392_PMIC_RG_VCAM_IO_CAL_MASK                                  0xF
#define MT6392_PMIC_RG_VCAM_IO_CAL_SHIFT                                 8
#define MT6392_PMIC_VM25_LP_SEL_ADDR                                     MT6392_DIGLDO_CON55
#define MT6392_PMIC_VM25_LP_SEL_MASK                                     0x1
#define MT6392_PMIC_VM25_LP_SEL_SHIFT                                    0
#define MT6392_PMIC_VM25_LP_MODE_SET_ADDR                                MT6392_DIGLDO_CON55
#define MT6392_PMIC_VM25_LP_MODE_SET_MASK                                0x1
#define MT6392_PMIC_VM25_LP_MODE_SET_SHIFT                               1
#define MT6392_PMIC_DA_QI_VM25_MODE_ADDR                                 MT6392_DIGLDO_CON55
#define MT6392_PMIC_DA_QI_VM25_MODE_MASK                                 0x1
#define MT6392_PMIC_DA_QI_VM25_MODE_SHIFT                                7
#define MT6392_PMIC_RG_VM25_STBTD_ADDR                                   MT6392_DIGLDO_CON55
#define MT6392_PMIC_RG_VM25_STBTD_MASK                                   0x3
#define MT6392_PMIC_RG_VM25_STBTD_SHIFT                                  12
#define MT6392_PMIC_RG_VM25_EN_ADDR                                      MT6392_DIGLDO_CON55
#define MT6392_PMIC_RG_VM25_EN_MASK                                      0x1
#define MT6392_PMIC_RG_VM25_EN_SHIFT                                     14
#define MT6392_PMIC_DA_QI_VM25_EN_ADDR                                   MT6392_DIGLDO_CON55
#define MT6392_PMIC_DA_QI_VM25_EN_MASK                                   0x1
#define MT6392_PMIC_DA_QI_VM25_EN_SHIFT                                  15
#define MT6392_PMIC_RG_VM25_NDIS_EN_ADDR                                 MT6392_DIGLDO_CON56
#define MT6392_PMIC_RG_VM25_NDIS_EN_MASK                                 0x1
#define MT6392_PMIC_RG_VM25_NDIS_EN_SHIFT                                0
#define MT6392_PMIC_RG_VM25_PLCUR_EN_ADDR                                MT6392_DIGLDO_CON56
#define MT6392_PMIC_RG_VM25_PLCUR_EN_MASK                                0x1
#define MT6392_PMIC_RG_VM25_PLCUR_EN_SHIFT                               1
#define MT6392_PMIC_RG_VM25_PLCUR_CAL_ADDR                               MT6392_DIGLDO_CON56
#define MT6392_PMIC_RG_VM25_PLCUR_CAL_MASK                               0x3
#define MT6392_PMIC_RG_VM25_PLCUR_CAL_SHIFT                              2
#define MT6392_PMIC_RG_VM25_OCFB_ADDR                                    MT6392_DIGLDO_CON56
#define MT6392_PMIC_RG_VM25_OCFB_MASK                                    0x1
#define MT6392_PMIC_RG_VM25_OCFB_SHIFT                                   6
#define MT6392_PMIC_RG_VM25_CAL_ADDR                                     MT6392_DIGLDO_CON56
#define MT6392_PMIC_RG_VM25_CAL_MASK                                     0xF
#define MT6392_PMIC_RG_VM25_CAL_SHIFT                                    8
#define MT6392_PMIC_RG_VM25_VOSEL_ADDR                                   MT6392_DIGLDO_CON56
#define MT6392_PMIC_RG_VM25_VOSEL_MASK                                   0x7
#define MT6392_PMIC_RG_VM25_VOSEL_SHIFT                                  13
#define MT6392_PMIC_VEFUSE_LP_SEL_ADDR                                   MT6392_DIGLDO_CON57
#define MT6392_PMIC_VEFUSE_LP_SEL_MASK                                   0x1
#define MT6392_PMIC_VEFUSE_LP_SEL_SHIFT                                  0
#define MT6392_PMIC_VEFUSE_LP_MODE_SET_ADDR                              MT6392_DIGLDO_CON57
#define MT6392_PMIC_VEFUSE_LP_MODE_SET_MASK                              0x1
#define MT6392_PMIC_VEFUSE_LP_MODE_SET_SHIFT                             1
#define MT6392_PMIC_DA_QI_VEFUSE_MODE_ADDR                               MT6392_DIGLDO_CON57
#define MT6392_PMIC_DA_QI_VEFUSE_MODE_MASK                               0x1
#define MT6392_PMIC_DA_QI_VEFUSE_MODE_SHIFT                              7
#define MT6392_PMIC_RG_VEFUSE_STBTD_ADDR                                 MT6392_DIGLDO_CON57
#define MT6392_PMIC_RG_VEFUSE_STBTD_MASK                                 0x3
#define MT6392_PMIC_RG_VEFUSE_STBTD_SHIFT                                12
#define MT6392_PMIC_RG_VEFUSE_EN_ADDR                                    MT6392_DIGLDO_CON57
#define MT6392_PMIC_RG_VEFUSE_EN_MASK                                    0x1
#define MT6392_PMIC_RG_VEFUSE_EN_SHIFT                                   14
#define MT6392_PMIC_DA_QI_VEFUSE_EN_ADDR                                 MT6392_DIGLDO_CON57
#define MT6392_PMIC_DA_QI_VEFUSE_EN_MASK                                 0x1
#define MT6392_PMIC_DA_QI_VEFUSE_EN_SHIFT                                15
#define MT6392_PMIC_RG_VEFUSE_NDIS_EN_ADDR                               MT6392_DIGLDO_CON58
#define MT6392_PMIC_RG_VEFUSE_NDIS_EN_MASK                               0x1
#define MT6392_PMIC_RG_VEFUSE_NDIS_EN_SHIFT                              0
#define MT6392_PMIC_RG_VEFUSE_PLCUR_EN_ADDR                              MT6392_DIGLDO_CON58
#define MT6392_PMIC_RG_VEFUSE_PLCUR_EN_MASK                              0x1
#define MT6392_PMIC_RG_VEFUSE_PLCUR_EN_SHIFT                             1
#define MT6392_PMIC_RG_VEFUSE_PLCUR_CAL_ADDR                             MT6392_DIGLDO_CON58
#define MT6392_PMIC_RG_VEFUSE_PLCUR_CAL_MASK                             0x3
#define MT6392_PMIC_RG_VEFUSE_PLCUR_CAL_SHIFT                            2
#define MT6392_PMIC_RG_VEFUSE_VOSEL_ADDR                                 MT6392_DIGLDO_CON58
#define MT6392_PMIC_RG_VEFUSE_VOSEL_MASK                                 0x1
#define MT6392_PMIC_RG_VEFUSE_VOSEL_SHIFT                                4
#define MT6392_PMIC_RG_VEFUSE_OCFB_ADDR                                  MT6392_DIGLDO_CON58
#define MT6392_PMIC_RG_VEFUSE_OCFB_MASK                                  0x1
#define MT6392_PMIC_RG_VEFUSE_OCFB_SHIFT                                 6
#define MT6392_PMIC_RG_VEFUSE_CAL_ADDR                                   MT6392_DIGLDO_CON58
#define MT6392_PMIC_RG_VEFUSE_CAL_MASK                                   0xF
#define MT6392_PMIC_RG_VEFUSE_CAL_SHIFT                                  8
#define MT6392_PMIC_RG_VGP1_OC_STBTD_ADDR                                MT6392_DIGLDO_CON59
#define MT6392_PMIC_RG_VGP1_OC_STBTD_MASK                                0x3
#define MT6392_PMIC_RG_VGP1_OC_STBTD_SHIFT                               0
#define MT6392_PMIC_RG_VCAM_AF_OC_STBTD_ADDR                             MT6392_DIGLDO_CON59
#define MT6392_PMIC_RG_VCAM_AF_OC_STBTD_MASK                             0x3
#define MT6392_PMIC_RG_VCAM_AF_OC_STBTD_SHIFT                            2
#define MT6392_PMIC_RG_VEMC_3V3_OC_STBTD_ADDR                            MT6392_DIGLDO_CON59
#define MT6392_PMIC_RG_VEMC_3V3_OC_STBTD_MASK                            0x3
#define MT6392_PMIC_RG_VEMC_3V3_OC_STBTD_SHIFT                           4
#define MT6392_PMIC_RG_VMCH_OC_STBTD_ADDR                                MT6392_DIGLDO_CON59
#define MT6392_PMIC_RG_VMCH_OC_STBTD_MASK                                0x3
#define MT6392_PMIC_RG_VMCH_OC_STBTD_SHIFT                               6
#define MT6392_PMIC_RG_VMC_OC_STBTD_ADDR                                 MT6392_DIGLDO_CON59
#define MT6392_PMIC_RG_VMC_OC_STBTD_MASK                                 0x3
#define MT6392_PMIC_RG_VMC_OC_STBTD_SHIFT                                8
#define MT6392_PMIC_RG_VUSB_OC_STBTD_ADDR                                MT6392_DIGLDO_CON59
#define MT6392_PMIC_RG_VUSB_OC_STBTD_MASK                                0x3
#define MT6392_PMIC_RG_VUSB_OC_STBTD_SHIFT                               10
#define MT6392_PMIC_RG_VIO28_OC_STBTD_ADDR                               MT6392_DIGLDO_CON59
#define MT6392_PMIC_RG_VIO28_OC_STBTD_MASK                               0x3
#define MT6392_PMIC_RG_VIO28_OC_STBTD_SHIFT                              12
#define MT6392_PMIC_RG_VCN35_OC_STBTD_ADDR                               MT6392_DIGLDO_CON59
#define MT6392_PMIC_RG_VCN35_OC_STBTD_MASK                               0x3
#define MT6392_PMIC_RG_VCN35_OC_STBTD_SHIFT                              14
#define MT6392_PMIC_RG_VM_OC_STBTD_ADDR                                  MT6392_DIGLDO_CON60
#define MT6392_PMIC_RG_VM_OC_STBTD_MASK                                  0x3
#define MT6392_PMIC_RG_VM_OC_STBTD_SHIFT                                 0
#define MT6392_PMIC_RG_VCAM_IO_OC_STBTD_ADDR                             MT6392_DIGLDO_CON60
#define MT6392_PMIC_RG_VCAM_IO_OC_STBTD_MASK                             0x3
#define MT6392_PMIC_RG_VCAM_IO_OC_STBTD_SHIFT                            2
#define MT6392_PMIC_RG_VCAMD_OC_STBTD_ADDR                               MT6392_DIGLDO_CON60
#define MT6392_PMIC_RG_VCAMD_OC_STBTD_MASK                               0x3
#define MT6392_PMIC_RG_VCAMD_OC_STBTD_SHIFT                              4
#define MT6392_PMIC_RG_VCN18_OC_STBTD_ADDR                               MT6392_DIGLDO_CON60
#define MT6392_PMIC_RG_VCN18_OC_STBTD_MASK                               0x3
#define MT6392_PMIC_RG_VCN18_OC_STBTD_SHIFT                              6
#define MT6392_PMIC_RG_VIO18_OC_STBTD_ADDR                               MT6392_DIGLDO_CON60
#define MT6392_PMIC_RG_VIO18_OC_STBTD_MASK                               0x3
#define MT6392_PMIC_RG_VIO18_OC_STBTD_SHIFT                              8
#define MT6392_PMIC_RG_VEFUSE_OC_STBTD_ADDR                              MT6392_DIGLDO_CON60
#define MT6392_PMIC_RG_VEFUSE_OC_STBTD_MASK                              0x3
#define MT6392_PMIC_RG_VEFUSE_OC_STBTD_SHIFT                             10
#define MT6392_PMIC_RG_VM25_OC_STBTD_ADDR                                MT6392_DIGLDO_CON60
#define MT6392_PMIC_RG_VM25_OC_STBTD_MASK                                0x3
#define MT6392_PMIC_RG_VM25_OC_STBTD_SHIFT                               12
#define MT6392_PMIC_RG_VGP2_OC_STBTD_ADDR                                MT6392_DIGLDO_CON60
#define MT6392_PMIC_RG_VGP2_OC_STBTD_MASK                                0x3
#define MT6392_PMIC_RG_VGP2_OC_STBTD_SHIFT                               14
#define MT6392_PMIC_VCN_1V8_ON_CTRL_ADDR                                 MT6392_DIGLDO_CON61
#define MT6392_PMIC_VCN_1V8_ON_CTRL_MASK                                 0x1
#define MT6392_PMIC_VCN_1V8_ON_CTRL_SHIFT                                9
#define MT6392_PMIC_VM_ON_CTRL_ADDR                                      MT6392_DIGLDO_CON61
#define MT6392_PMIC_VM_ON_CTRL_MASK                                      0x1
#define MT6392_PMIC_VM_ON_CTRL_SHIFT                                     10
#define MT6392_PMIC_VEFUSE_ON_CTRL_ADDR                                  MT6392_DIGLDO_CON61
#define MT6392_PMIC_VEFUSE_ON_CTRL_MASK                                  0x1
#define MT6392_PMIC_VEFUSE_ON_CTRL_SHIFT                                 11
#define MT6392_PMIC_VM25_ON_CTRL_ADDR                                    MT6392_DIGLDO_CON61
#define MT6392_PMIC_VM25_ON_CTRL_MASK                                    0x1
#define MT6392_PMIC_VM25_ON_CTRL_SHIFT                                   12
#define MT6392_PMIC_VUSB_ON_CTRL_ADDR                                    MT6392_DIGLDO_CON61
#define MT6392_PMIC_VUSB_ON_CTRL_MASK                                    0x1
#define MT6392_PMIC_VUSB_ON_CTRL_SHIFT                                   13
#define MT6392_PMIC_VIO28_ON_CTRL_ADDR                                   MT6392_DIGLDO_CON61
#define MT6392_PMIC_VIO28_ON_CTRL_MASK                                   0x1
#define MT6392_PMIC_VIO28_ON_CTRL_SHIFT                                  14
#define MT6392_PMIC_VCN35_ON_CTRL_ADDR                                   MT6392_DIGLDO_CON61
#define MT6392_PMIC_VCN35_ON_CTRL_MASK                                   0x1
#define MT6392_PMIC_VCN35_ON_CTRL_SHIFT                                  15
#define MT6392_PMIC_RGS_QI_VCAM_IO_OC_STATUS_DEBOUNCE_ADDR               MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VCAM_IO_OC_STATUS_DEBOUNCE_MASK               0x1
#define MT6392_PMIC_RGS_QI_VCAM_IO_OC_STATUS_DEBOUNCE_SHIFT              0
#define MT6392_PMIC_RGS_QI_VCAMD_OC_STATUS_DEBOUNCE_ADDR                 MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VCAMD_OC_STATUS_DEBOUNCE_MASK                 0x1
#define MT6392_PMIC_RGS_QI_VCAMD_OC_STATUS_DEBOUNCE_SHIFT                1
#define MT6392_PMIC_RGS_QI_VCN_1V8_OC_STATUS_DEBOUNCE_ADDR               MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VCN_1V8_OC_STATUS_DEBOUNCE_MASK               0x1
#define MT6392_PMIC_RGS_QI_VCN_1V8_OC_STATUS_DEBOUNCE_SHIFT              2
#define MT6392_PMIC_RGS_QI_VIO18_OC_STATUS_DEBOUNCE_ADDR                 MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VIO18_OC_STATUS_DEBOUNCE_MASK                 0x1
#define MT6392_PMIC_RGS_QI_VIO18_OC_STATUS_DEBOUNCE_SHIFT                3
#define MT6392_PMIC_RGS_QI_VM_OC_STATUS_DEBOUNCE_ADDR                    MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VM_OC_STATUS_DEBOUNCE_MASK                    0x1
#define MT6392_PMIC_RGS_QI_VM_OC_STATUS_DEBOUNCE_SHIFT                   4
#define MT6392_PMIC_RGS_QI_VEFUSE_OC_STATUS_DEBOUNCE_ADDR                MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VEFUSE_OC_STATUS_DEBOUNCE_MASK                0x1
#define MT6392_PMIC_RGS_QI_VEFUSE_OC_STATUS_DEBOUNCE_SHIFT               5
#define MT6392_PMIC_RGS_QI_VM25_OC_STATUS_DEBOUNCE_ADDR                  MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VM25_OC_STATUS_DEBOUNCE_MASK                  0x1
#define MT6392_PMIC_RGS_QI_VM25_OC_STATUS_DEBOUNCE_SHIFT                 6
#define MT6392_PMIC_RGS_QI_VGP2_OC_STATUS_DEBOUNCE_ADDR                  MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VGP2_OC_STATUS_DEBOUNCE_MASK                  0x1
#define MT6392_PMIC_RGS_QI_VGP2_OC_STATUS_DEBOUNCE_SHIFT                 7
#define MT6392_PMIC_RGS_QI_VGP1_OC_STATUS_DEBOUNCE_ADDR                  MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VGP1_OC_STATUS_DEBOUNCE_MASK                  0x1
#define MT6392_PMIC_RGS_QI_VGP1_OC_STATUS_DEBOUNCE_SHIFT                 8
#define MT6392_PMIC_RGS_QI_VCAM_AF_OC_STATUS_DEBOUNCE_ADDR               MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VCAM_AF_OC_STATUS_DEBOUNCE_MASK               0x1
#define MT6392_PMIC_RGS_QI_VCAM_AF_OC_STATUS_DEBOUNCE_SHIFT              9
#define MT6392_PMIC_RGS_QI_VEMC_3V3_OC_STATUS_DEBOUNCE_ADDR              MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VEMC_3V3_OC_STATUS_DEBOUNCE_MASK              0x1
#define MT6392_PMIC_RGS_QI_VEMC_3V3_OC_STATUS_DEBOUNCE_SHIFT             10
#define MT6392_PMIC_RGS_QI_VMCH_OC_STATUS_DEBOUNCE_ADDR                  MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VMCH_OC_STATUS_DEBOUNCE_MASK                  0x1
#define MT6392_PMIC_RGS_QI_VMCH_OC_STATUS_DEBOUNCE_SHIFT                 11
#define MT6392_PMIC_RGS_QI_VMC_OC_STATUS_DEBOUNCE_ADDR                   MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VMC_OC_STATUS_DEBOUNCE_MASK                   0x1
#define MT6392_PMIC_RGS_QI_VMC_OC_STATUS_DEBOUNCE_SHIFT                  12
#define MT6392_PMIC_RGS_QI_VUSB_OC_STATUS_DEBOUNCE_ADDR                  MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VUSB_OC_STATUS_DEBOUNCE_MASK                  0x1
#define MT6392_PMIC_RGS_QI_VUSB_OC_STATUS_DEBOUNCE_SHIFT                 13
#define MT6392_PMIC_RGS_QI_VIO28_OC_STATUS_DEBOUNCE_ADDR                 MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VIO28_OC_STATUS_DEBOUNCE_MASK                 0x1
#define MT6392_PMIC_RGS_QI_VIO28_OC_STATUS_DEBOUNCE_SHIFT                14
#define MT6392_PMIC_RGS_QI_VCN35_OC_STATUS_DEBOUNCE_ADDR                 MT6392_DIGLDO_CON62
#define MT6392_PMIC_RGS_QI_VCN35_OC_STATUS_DEBOUNCE_MASK                 0x1
#define MT6392_PMIC_RGS_QI_VCN35_OC_STATUS_DEBOUNCE_SHIFT                15
#define MT6392_PMIC_RG_QI_VGP1_DM_LOAD_ADDR                              MT6392_DIGLDO_CON63
#define MT6392_PMIC_RG_QI_VGP1_DM_LOAD_MASK                              0x3
#define MT6392_PMIC_RG_QI_VGP1_DM_LOAD_SHIFT                             14
#define MT6392_PMIC_RG_EFUSE_ADDR_ADDR                                   MT6392_EFUSE_CON0
#define MT6392_PMIC_RG_EFUSE_ADDR_MASK                                   0x3F
#define MT6392_PMIC_RG_EFUSE_ADDR_SHIFT                                  0
#define MT6392_PMIC_RG_EFUSE_PROG_ADDR                                   MT6392_EFUSE_CON1
#define MT6392_PMIC_RG_EFUSE_PROG_MASK                                   0x1
#define MT6392_PMIC_RG_EFUSE_PROG_SHIFT                                  0
#define MT6392_PMIC_RG_EFUSE_EN_ADDR                                     MT6392_EFUSE_CON2
#define MT6392_PMIC_RG_EFUSE_EN_MASK                                     0x1
#define MT6392_PMIC_RG_EFUSE_EN_SHIFT                                    0
#define MT6392_PMIC_RG_EFUSE_PKEY_ADDR                                   MT6392_EFUSE_CON3
#define MT6392_PMIC_RG_EFUSE_PKEY_MASK                                   0xFFFF
#define MT6392_PMIC_RG_EFUSE_PKEY_SHIFT                                  0
#define MT6392_PMIC_RG_EFUSE_RD_TRIG_ADDR                                MT6392_EFUSE_CON4
#define MT6392_PMIC_RG_EFUSE_RD_TRIG_MASK                                0x1
#define MT6392_PMIC_RG_EFUSE_RD_TRIG_SHIFT                               0
#define MT6392_PMIC_RG_EFUSE_PROG_SRC_ADDR                               MT6392_EFUSE_CON5
#define MT6392_PMIC_RG_EFUSE_PROG_SRC_MASK                               0x1
#define MT6392_PMIC_RG_EFUSE_PROG_SRC_SHIFT                              0
#define MT6392_PMIC_RG_SKIP_EFUSE_OUT_ADDR                               MT6392_EFUSE_CON5
#define MT6392_PMIC_RG_SKIP_EFUSE_OUT_MASK                               0x1
#define MT6392_PMIC_RG_SKIP_EFUSE_OUT_SHIFT                              2
#define MT6392_PMIC_RG_RD_RDY_BYPASS_ADDR                                MT6392_EFUSE_CON5
#define MT6392_PMIC_RG_RD_RDY_BYPASS_MASK                                0x1
#define MT6392_PMIC_RG_RD_RDY_BYPASS_SHIFT                               4
#define MT6392_PMIC_RG_EFUSE_RD_ACK_ADDR                                 MT6392_EFUSE_CON6
#define MT6392_PMIC_RG_EFUSE_RD_ACK_MASK                                 0x1
#define MT6392_PMIC_RG_EFUSE_RD_ACK_SHIFT                                0
#define MT6392_PMIC_RG_EFUSE_BUSY_ADDR                                   MT6392_EFUSE_CON6
#define MT6392_PMIC_RG_EFUSE_BUSY_MASK                                   0x1
#define MT6392_PMIC_RG_EFUSE_BUSY_SHIFT                                  2
#define MT6392_PMIC_RG_EFUSE_VAL_0_15_ADDR                               MT6392_EFUSE_VAL_0_15
#define MT6392_PMIC_RG_EFUSE_VAL_0_15_MASK                               0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_0_15_SHIFT                              0
#define MT6392_PMIC_RG_EFUSE_VAL_16_31_ADDR                              MT6392_EFUSE_VAL_16_31
#define MT6392_PMIC_RG_EFUSE_VAL_16_31_MASK                              0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_16_31_SHIFT                             0
#define MT6392_PMIC_RG_EFUSE_VAL_32_47_ADDR                              MT6392_EFUSE_VAL_32_47
#define MT6392_PMIC_RG_EFUSE_VAL_32_47_MASK                              0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_32_47_SHIFT                             0
#define MT6392_PMIC_RG_EFUSE_VAL_48_63_ADDR                              MT6392_EFUSE_VAL_48_63
#define MT6392_PMIC_RG_EFUSE_VAL_48_63_MASK                              0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_48_63_SHIFT                             0
#define MT6392_PMIC_RG_EFUSE_VAL_64_79_ADDR                              MT6392_EFUSE_VAL_64_79
#define MT6392_PMIC_RG_EFUSE_VAL_64_79_MASK                              0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_64_79_SHIFT                             0
#define MT6392_PMIC_RG_EFUSE_VAL_80_95_ADDR                              MT6392_EFUSE_VAL_80_95
#define MT6392_PMIC_RG_EFUSE_VAL_80_95_MASK                              0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_80_95_SHIFT                             0
#define MT6392_PMIC_RG_EFUSE_VAL_96_111_ADDR                             MT6392_EFUSE_VAL_96_111
#define MT6392_PMIC_RG_EFUSE_VAL_96_111_MASK                             0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_96_111_SHIFT                            0
#define MT6392_PMIC_RG_EFUSE_VAL_112_127_ADDR                            MT6392_EFUSE_VAL_112_127
#define MT6392_PMIC_RG_EFUSE_VAL_112_127_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_112_127_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_128_143_ADDR                            MT6392_EFUSE_VAL_128_143
#define MT6392_PMIC_RG_EFUSE_VAL_128_143_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_128_143_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_144_159_ADDR                            MT6392_EFUSE_VAL_144_159
#define MT6392_PMIC_RG_EFUSE_VAL_144_159_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_144_159_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_160_175_ADDR                            MT6392_EFUSE_VAL_160_175
#define MT6392_PMIC_RG_EFUSE_VAL_160_175_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_160_175_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_176_191_ADDR                            MT6392_EFUSE_VAL_176_191
#define MT6392_PMIC_RG_EFUSE_VAL_176_191_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_176_191_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_192_207_ADDR                            MT6392_EFUSE_VAL_192_207
#define MT6392_PMIC_RG_EFUSE_VAL_192_207_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_192_207_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_208_223_ADDR                            MT6392_EFUSE_VAL_208_223
#define MT6392_PMIC_RG_EFUSE_VAL_208_223_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_208_223_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_224_239_ADDR                            MT6392_EFUSE_VAL_224_239
#define MT6392_PMIC_RG_EFUSE_VAL_224_239_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_224_239_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_240_255_ADDR                            MT6392_EFUSE_VAL_240_255
#define MT6392_PMIC_RG_EFUSE_VAL_240_255_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_240_255_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_256_271_ADDR                            MT6392_EFUSE_VAL_256_271
#define MT6392_PMIC_RG_EFUSE_VAL_256_271_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_256_271_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_272_287_ADDR                            MT6392_EFUSE_VAL_272_287
#define MT6392_PMIC_RG_EFUSE_VAL_272_287_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_272_287_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_288_303_ADDR                            MT6392_EFUSE_VAL_288_303
#define MT6392_PMIC_RG_EFUSE_VAL_288_303_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_288_303_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_304_319_ADDR                            MT6392_EFUSE_VAL_304_319
#define MT6392_PMIC_RG_EFUSE_VAL_304_319_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_304_319_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_320_335_ADDR                            MT6392_EFUSE_VAL_320_335
#define MT6392_PMIC_RG_EFUSE_VAL_320_335_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_320_335_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_336_351_ADDR                            MT6392_EFUSE_VAL_336_351
#define MT6392_PMIC_RG_EFUSE_VAL_336_351_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_336_351_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_352_367_ADDR                            MT6392_EFUSE_VAL_352_367
#define MT6392_PMIC_RG_EFUSE_VAL_352_367_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_352_367_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_368_383_ADDR                            MT6392_EFUSE_VAL_368_383
#define MT6392_PMIC_RG_EFUSE_VAL_368_383_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_368_383_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_384_399_ADDR                            MT6392_EFUSE_VAL_384_399
#define MT6392_PMIC_RG_EFUSE_VAL_384_399_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_384_399_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_400_415_ADDR                            MT6392_EFUSE_VAL_400_415
#define MT6392_PMIC_RG_EFUSE_VAL_400_415_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_400_415_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_416_431_ADDR                            MT6392_EFUSE_VAL_416_431
#define MT6392_PMIC_RG_EFUSE_VAL_416_431_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_416_431_SHIFT                           0
#define MT6392_PMIC_MIX_EOSC32_OPT_ADDR                                  MT6392_RTC_MIX_CON0
#define MT6392_PMIC_MIX_EOSC32_OPT_MASK                                  0x3
#define MT6392_PMIC_MIX_EOSC32_OPT_SHIFT                                 0
#define MT6392_PMIC_MIX_XOSC32_STP_CPDTB_ADDR                            MT6392_RTC_MIX_CON0
#define MT6392_PMIC_MIX_XOSC32_STP_CPDTB_MASK                            0x1
#define MT6392_PMIC_MIX_XOSC32_STP_CPDTB_SHIFT                           2
#define MT6392_PMIC_MIX_XOSC32_STP_PWDB_ADDR                             MT6392_RTC_MIX_CON0
#define MT6392_PMIC_MIX_XOSC32_STP_PWDB_MASK                             0x1
#define MT6392_PMIC_MIX_XOSC32_STP_PWDB_SHIFT                            3
#define MT6392_PMIC_MIX_XOSC32_STP_LPDTB_ADDR                            MT6392_RTC_MIX_CON0
#define MT6392_PMIC_MIX_XOSC32_STP_LPDTB_MASK                            0x1
#define MT6392_PMIC_MIX_XOSC32_STP_LPDTB_SHIFT                           4
#define MT6392_PMIC_MIX_XOSC32_STP_LPDEN_ADDR                            MT6392_RTC_MIX_CON0
#define MT6392_PMIC_MIX_XOSC32_STP_LPDEN_MASK                            0x1
#define MT6392_PMIC_MIX_XOSC32_STP_LPDEN_SHIFT                           5
#define MT6392_PMIC_MIX_XOSC32_STP_LPDRST_ADDR                           MT6392_RTC_MIX_CON0
#define MT6392_PMIC_MIX_XOSC32_STP_LPDRST_MASK                           0x1
#define MT6392_PMIC_MIX_XOSC32_STP_LPDRST_SHIFT                          6
#define MT6392_PMIC_MIX_XOSC32_STP_CALI_ADDR                             MT6392_RTC_MIX_CON0
#define MT6392_PMIC_MIX_XOSC32_STP_CALI_MASK                             0x1F
#define MT6392_PMIC_MIX_XOSC32_STP_CALI_SHIFT                            7
#define MT6392_PMIC_STMP_MODE_ADDR                                       MT6392_RTC_MIX_CON0
#define MT6392_PMIC_STMP_MODE_MASK                                       0x1
#define MT6392_PMIC_STMP_MODE_SHIFT                                      12
#define MT6392_PMIC_MIX_EOSC32_STP_CHOP_EN_ADDR                          MT6392_RTC_MIX_CON1
#define MT6392_PMIC_MIX_EOSC32_STP_CHOP_EN_MASK                          0x1
#define MT6392_PMIC_MIX_EOSC32_STP_CHOP_EN_SHIFT                         0
#define MT6392_PMIC_MIX_DCXO_STP_LVSH_EN_ADDR                            MT6392_RTC_MIX_CON1
#define MT6392_PMIC_MIX_DCXO_STP_LVSH_EN_MASK                            0x1
#define MT6392_PMIC_MIX_DCXO_STP_LVSH_EN_SHIFT                           1
#define MT6392_PMIC_MIX_PMU_STP_DDLO_VRTC_ADDR                           MT6392_RTC_MIX_CON1
#define MT6392_PMIC_MIX_PMU_STP_DDLO_VRTC_MASK                           0x1
#define MT6392_PMIC_MIX_PMU_STP_DDLO_VRTC_SHIFT                          2
#define MT6392_PMIC_MIX_PMU_STP_DDLO_VRTC_EN_ADDR                        MT6392_RTC_MIX_CON1
#define MT6392_PMIC_MIX_PMU_STP_DDLO_VRTC_EN_MASK                        0x1
#define MT6392_PMIC_MIX_PMU_STP_DDLO_VRTC_EN_SHIFT                       3
#define MT6392_PMIC_MIX_RTC_STP_XOSC32_ENB_ADDR                          MT6392_RTC_MIX_CON1
#define MT6392_PMIC_MIX_RTC_STP_XOSC32_ENB_MASK                          0x1
#define MT6392_PMIC_MIX_RTC_STP_XOSC32_ENB_SHIFT                         4
#define MT6392_PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_ADDR                 MT6392_RTC_MIX_CON1
#define MT6392_PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_MASK                 0x1
#define MT6392_PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_SHIFT                5
#define MT6392_PMIC_MIX_EOSC32_STP_RSV_ADDR                              MT6392_RTC_MIX_CON1
#define MT6392_PMIC_MIX_EOSC32_STP_RSV_MASK                              0x3
#define MT6392_PMIC_MIX_EOSC32_STP_RSV_SHIFT                             6
#define MT6392_PMIC_MIX_EOSC32_VCT_EN_ADDR                               MT6392_RTC_MIX_CON1
#define MT6392_PMIC_MIX_EOSC32_VCT_EN_MASK                               0x1
#define MT6392_PMIC_MIX_EOSC32_VCT_EN_SHIFT                              8
#define MT6392_PMIC_MIX_STP_BBWAKEUP_ADDR                                MT6392_RTC_MIX_CON1
#define MT6392_PMIC_MIX_STP_BBWAKEUP_MASK                                0x1
#define MT6392_PMIC_MIX_STP_BBWAKEUP_SHIFT                               9
#define MT6392_PMIC_MIX_STP_RTC_DDLO_ADDR                                MT6392_RTC_MIX_CON1
#define MT6392_PMIC_MIX_STP_RTC_DDLO_MASK                                0x1
#define MT6392_PMIC_MIX_STP_RTC_DDLO_SHIFT                               10
#define MT6392_PMIC_MIX_RTC_XOSC32_ENB_ADDR                              MT6392_RTC_MIX_CON1
#define MT6392_PMIC_MIX_RTC_XOSC32_ENB_MASK                              0x1
#define MT6392_PMIC_MIX_RTC_XOSC32_ENB_SHIFT                             11
#define MT6392_PMIC_MIX_EFUSE_XOSC32_ENB_OPT_ADDR                        MT6392_RTC_MIX_CON1
#define MT6392_PMIC_MIX_EFUSE_XOSC32_ENB_OPT_MASK                        0x1
#define MT6392_PMIC_MIX_EFUSE_XOSC32_ENB_OPT_SHIFT                       12
#define MT6392_PMIC_RG_EFUSE_VAL_432_447_ADDR                            MT6392_EFUSE_VAL_432_447
#define MT6392_PMIC_RG_EFUSE_VAL_432_447_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_432_447_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_448_463_ADDR                            MT6392_EFUSE_VAL_448_463
#define MT6392_PMIC_RG_EFUSE_VAL_448_463_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_448_463_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_464_479_ADDR                            MT6392_EFUSE_VAL_464_479
#define MT6392_PMIC_RG_EFUSE_VAL_464_479_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_464_479_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_480_495_ADDR                            MT6392_EFUSE_VAL_480_495
#define MT6392_PMIC_RG_EFUSE_VAL_480_495_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_480_495_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_VAL_496_511_ADDR                            MT6392_EFUSE_VAL_496_511
#define MT6392_PMIC_RG_EFUSE_VAL_496_511_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_VAL_496_511_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_DOUT_0_15_ADDR                              MT6392_EFUSE_DOUT_0_15
#define MT6392_PMIC_RG_EFUSE_DOUT_0_15_MASK                              0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_0_15_SHIFT                             0
#define MT6392_PMIC_RG_EFUSE_DOUT_16_31_ADDR                             MT6392_EFUSE_DOUT_16_31
#define MT6392_PMIC_RG_EFUSE_DOUT_16_31_MASK                             0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_16_31_SHIFT                            0
#define MT6392_PMIC_RG_EFUSE_DOUT_32_47_ADDR                             MT6392_EFUSE_DOUT_32_47
#define MT6392_PMIC_RG_EFUSE_DOUT_32_47_MASK                             0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_32_47_SHIFT                            0
#define MT6392_PMIC_RG_EFUSE_DOUT_48_63_ADDR                             MT6392_EFUSE_DOUT_48_63
#define MT6392_PMIC_RG_EFUSE_DOUT_48_63_MASK                             0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_48_63_SHIFT                            0
#define MT6392_PMIC_RG_EFUSE_DOUT_64_79_ADDR                             MT6392_EFUSE_DOUT_64_79
#define MT6392_PMIC_RG_EFUSE_DOUT_64_79_MASK                             0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_64_79_SHIFT                            0
#define MT6392_PMIC_RG_EFUSE_DOUT_80_95_ADDR                             MT6392_EFUSE_DOUT_80_95
#define MT6392_PMIC_RG_EFUSE_DOUT_80_95_MASK                             0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_80_95_SHIFT                            0
#define MT6392_PMIC_RG_EFUSE_DOUT_96_111_ADDR                            MT6392_EFUSE_DOUT_96_111
#define MT6392_PMIC_RG_EFUSE_DOUT_96_111_MASK                            0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_96_111_SHIFT                           0
#define MT6392_PMIC_RG_EFUSE_DOUT_112_127_ADDR                           MT6392_EFUSE_DOUT_112_127
#define MT6392_PMIC_RG_EFUSE_DOUT_112_127_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_112_127_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_128_143_ADDR                           MT6392_EFUSE_DOUT_128_143
#define MT6392_PMIC_RG_EFUSE_DOUT_128_143_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_128_143_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_144_159_ADDR                           MT6392_EFUSE_DOUT_144_159
#define MT6392_PMIC_RG_EFUSE_DOUT_144_159_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_144_159_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_160_175_ADDR                           MT6392_EFUSE_DOUT_160_175
#define MT6392_PMIC_RG_EFUSE_DOUT_160_175_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_160_175_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_176_191_ADDR                           MT6392_EFUSE_DOUT_176_191
#define MT6392_PMIC_RG_EFUSE_DOUT_176_191_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_176_191_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_192_207_ADDR                           MT6392_EFUSE_DOUT_192_207
#define MT6392_PMIC_RG_EFUSE_DOUT_192_207_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_192_207_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_208_223_ADDR                           MT6392_EFUSE_DOUT_208_223
#define MT6392_PMIC_RG_EFUSE_DOUT_208_223_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_208_223_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_224_239_ADDR                           MT6392_EFUSE_DOUT_224_239
#define MT6392_PMIC_RG_EFUSE_DOUT_224_239_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_224_239_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_240_255_ADDR                           MT6392_EFUSE_DOUT_240_255
#define MT6392_PMIC_RG_EFUSE_DOUT_240_255_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_240_255_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_256_271_ADDR                           MT6392_EFUSE_DOUT_256_271
#define MT6392_PMIC_RG_EFUSE_DOUT_256_271_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_256_271_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_272_287_ADDR                           MT6392_EFUSE_DOUT_272_287
#define MT6392_PMIC_RG_EFUSE_DOUT_272_287_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_272_287_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_288_303_ADDR                           MT6392_EFUSE_DOUT_288_303
#define MT6392_PMIC_RG_EFUSE_DOUT_288_303_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_288_303_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_304_319_ADDR                           MT6392_EFUSE_DOUT_304_319
#define MT6392_PMIC_RG_EFUSE_DOUT_304_319_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_304_319_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_320_335_ADDR                           MT6392_EFUSE_DOUT_320_335
#define MT6392_PMIC_RG_EFUSE_DOUT_320_335_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_320_335_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_336_351_ADDR                           MT6392_EFUSE_DOUT_336_351
#define MT6392_PMIC_RG_EFUSE_DOUT_336_351_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_336_351_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_352_367_ADDR                           MT6392_EFUSE_DOUT_352_367
#define MT6392_PMIC_RG_EFUSE_DOUT_352_367_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_352_367_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_368_383_ADDR                           MT6392_EFUSE_DOUT_368_383
#define MT6392_PMIC_RG_EFUSE_DOUT_368_383_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_368_383_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_384_399_ADDR                           MT6392_EFUSE_DOUT_384_399
#define MT6392_PMIC_RG_EFUSE_DOUT_384_399_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_384_399_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_400_415_ADDR                           MT6392_EFUSE_DOUT_400_415
#define MT6392_PMIC_RG_EFUSE_DOUT_400_415_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_400_415_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_416_431_ADDR                           MT6392_EFUSE_DOUT_416_431
#define MT6392_PMIC_RG_EFUSE_DOUT_416_431_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_416_431_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_432_447_ADDR                           MT6392_EFUSE_DOUT_432_447
#define MT6392_PMIC_RG_EFUSE_DOUT_432_447_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_432_447_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_448_463_ADDR                           MT6392_EFUSE_DOUT_448_463
#define MT6392_PMIC_RG_EFUSE_DOUT_448_463_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_448_463_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_464_479_ADDR                           MT6392_EFUSE_DOUT_464_479
#define MT6392_PMIC_RG_EFUSE_DOUT_464_479_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_464_479_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_480_495_ADDR                           MT6392_EFUSE_DOUT_480_495
#define MT6392_PMIC_RG_EFUSE_DOUT_480_495_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_480_495_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_DOUT_496_511_ADDR                           MT6392_EFUSE_DOUT_496_511
#define MT6392_PMIC_RG_EFUSE_DOUT_496_511_MASK                           0xFFFF
#define MT6392_PMIC_RG_EFUSE_DOUT_496_511_SHIFT                          0
#define MT6392_PMIC_RG_EFUSE_RD_PKEY_ADDR                                MT6392_EFUSE_CON7
#define MT6392_PMIC_RG_EFUSE_RD_PKEY_MASK                                0xFFFF
#define MT6392_PMIC_RG_EFUSE_RD_PKEY_SHIFT                               0
#define MT6392_PMIC_RG_OTP_PDIN_ADDR                                     MT6392_EFUSE_CON8
#define MT6392_PMIC_RG_OTP_PDIN_MASK                                     0xFF
#define MT6392_PMIC_RG_OTP_PDIN_SHIFT                                    0
#define MT6392_PMIC_RG_OTP_PTM_ADDR                                      MT6392_EFUSE_CON9
#define MT6392_PMIC_RG_OTP_PTM_MASK                                      0x3
#define MT6392_PMIC_RG_OTP_PTM_SHIFT                                     0
#define MT6392_PMIC_AUXADC_ADC_OUT_CH0_ADDR                              MT6392_AUXADC_ADC0
#define MT6392_PMIC_AUXADC_ADC_OUT_CH0_MASK                              0x7FFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH0_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH0_ADDR                              MT6392_AUXADC_ADC0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH0_MASK                              0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH0_SHIFT                             15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH1_ADDR                              MT6392_AUXADC_ADC1
#define MT6392_PMIC_AUXADC_ADC_OUT_CH1_MASK                              0x7FFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH1_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH1_ADDR                              MT6392_AUXADC_ADC1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH1_MASK                              0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH1_SHIFT                             15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH2_ADDR                              MT6392_AUXADC_ADC2
#define MT6392_PMIC_AUXADC_ADC_OUT_CH2_MASK                              0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH2_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH2_ADDR                              MT6392_AUXADC_ADC2
#define MT6392_PMIC_AUXADC_ADC_RDY_CH2_MASK                              0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH2_SHIFT                             15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH3_ADDR                              MT6392_AUXADC_ADC3
#define MT6392_PMIC_AUXADC_ADC_OUT_CH3_MASK                              0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH3_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH3_ADDR                              MT6392_AUXADC_ADC3
#define MT6392_PMIC_AUXADC_ADC_RDY_CH3_MASK                              0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH3_SHIFT                             15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH4_ADDR                              MT6392_AUXADC_ADC4
#define MT6392_PMIC_AUXADC_ADC_OUT_CH4_MASK                              0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH4_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH4_ADDR                              MT6392_AUXADC_ADC4
#define MT6392_PMIC_AUXADC_ADC_RDY_CH4_MASK                              0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH4_SHIFT                             15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH5_ADDR                              MT6392_AUXADC_ADC5
#define MT6392_PMIC_AUXADC_ADC_OUT_CH5_MASK                              0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH5_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH5_ADDR                              MT6392_AUXADC_ADC5
#define MT6392_PMIC_AUXADC_ADC_RDY_CH5_MASK                              0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH5_SHIFT                             15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH6_ADDR                              MT6392_AUXADC_ADC6
#define MT6392_PMIC_AUXADC_ADC_OUT_CH6_MASK                              0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH6_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH6_ADDR                              MT6392_AUXADC_ADC6
#define MT6392_PMIC_AUXADC_ADC_RDY_CH6_MASK                              0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH6_SHIFT                             15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH7_ADDR                              MT6392_AUXADC_ADC7
#define MT6392_PMIC_AUXADC_ADC_OUT_CH7_MASK                              0x7FFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH7_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH7_ADDR                              MT6392_AUXADC_ADC7
#define MT6392_PMIC_AUXADC_ADC_RDY_CH7_MASK                              0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH7_SHIFT                             15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH8_ADDR                              MT6392_AUXADC_ADC8
#define MT6392_PMIC_AUXADC_ADC_OUT_CH8_MASK                              0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH8_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH8_ADDR                              MT6392_AUXADC_ADC8
#define MT6392_PMIC_AUXADC_ADC_RDY_CH8_MASK                              0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH8_SHIFT                             15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH9_ADDR                              MT6392_AUXADC_ADC9
#define MT6392_PMIC_AUXADC_ADC_OUT_CH9_MASK                              0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH9_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH9_ADDR                              MT6392_AUXADC_ADC9
#define MT6392_PMIC_AUXADC_ADC_RDY_CH9_MASK                              0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH9_SHIFT                             15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH10_ADDR                             MT6392_AUXADC_ADC10
#define MT6392_PMIC_AUXADC_ADC_OUT_CH10_MASK                             0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH10_SHIFT                            0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH10_ADDR                             MT6392_AUXADC_ADC10
#define MT6392_PMIC_AUXADC_ADC_RDY_CH10_MASK                             0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH10_SHIFT                            15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH11_ADDR                             MT6392_AUXADC_ADC11
#define MT6392_PMIC_AUXADC_ADC_OUT_CH11_MASK                             0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH11_SHIFT                            0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH11_ADDR                             MT6392_AUXADC_ADC11
#define MT6392_PMIC_AUXADC_ADC_RDY_CH11_MASK                             0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH11_SHIFT                            15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH12_15_ADDR                          MT6392_AUXADC_ADC12
#define MT6392_PMIC_AUXADC_ADC_OUT_CH12_15_MASK                          0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH12_15_SHIFT                         0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH12_15_ADDR                          MT6392_AUXADC_ADC12
#define MT6392_PMIC_AUXADC_ADC_RDY_CH12_15_MASK                          0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH12_15_SHIFT                         15
#define MT6392_PMIC_AUXADC_ADC_OUT_THR_HW_ADDR                           MT6392_AUXADC_ADC13
#define MT6392_PMIC_AUXADC_ADC_OUT_THR_HW_MASK                           0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_THR_HW_SHIFT                          0
#define MT6392_PMIC_AUXADC_ADC_RDY_THR_HW_ADDR                           MT6392_AUXADC_ADC13
#define MT6392_PMIC_AUXADC_ADC_RDY_THR_HW_MASK                           0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_THR_HW_SHIFT                          15
#define MT6392_PMIC_AUXADC_ADC_OUT_LBAT_ADDR                             MT6392_AUXADC_ADC14
#define MT6392_PMIC_AUXADC_ADC_OUT_LBAT_MASK                             0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_LBAT_SHIFT                            0
#define MT6392_PMIC_AUXADC_ADC_RDY_LBAT_ADDR                             MT6392_AUXADC_ADC14
#define MT6392_PMIC_AUXADC_ADC_RDY_LBAT_MASK                             0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_LBAT_SHIFT                            15
#define MT6392_PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_ADDR                      MT6392_AUXADC_ADC15
#define MT6392_PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_MASK                      0x7FFF
#define MT6392_PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_SHIFT                     0
#define MT6392_PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_ADDR                      MT6392_AUXADC_ADC15
#define MT6392_PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_MASK                      0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_SHIFT                     15
#define MT6392_PMIC_AUXADC_ADC_OUT_WAKEUP_SWCHR_ADDR                     MT6392_AUXADC_ADC16
#define MT6392_PMIC_AUXADC_ADC_OUT_WAKEUP_SWCHR_MASK                     0x7FFF
#define MT6392_PMIC_AUXADC_ADC_OUT_WAKEUP_SWCHR_SHIFT                    0
#define MT6392_PMIC_AUXADC_ADC_RDY_WAKEUP_SWCHR_ADDR                     MT6392_AUXADC_ADC16
#define MT6392_PMIC_AUXADC_ADC_RDY_WAKEUP_SWCHR_MASK                     0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_WAKEUP_SWCHR_SHIFT                    15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH0_BY_AP_ADDR                        MT6392_AUXADC_ADC17
#define MT6392_PMIC_AUXADC_ADC_OUT_CH0_BY_AP_MASK                        0x7FFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH0_BY_AP_SHIFT                       0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH0_BY_AP_ADDR                        MT6392_AUXADC_ADC17
#define MT6392_PMIC_AUXADC_ADC_RDY_CH0_BY_AP_MASK                        0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH0_BY_AP_SHIFT                       15
#define MT6392_PMIC_AUXADC_ADC_OUT_CH1_BY_AP_ADDR                        MT6392_AUXADC_ADC18
#define MT6392_PMIC_AUXADC_ADC_OUT_CH1_BY_AP_MASK                        0x7FFF
#define MT6392_PMIC_AUXADC_ADC_OUT_CH1_BY_AP_SHIFT                       0
#define MT6392_PMIC_AUXADC_ADC_RDY_CH1_BY_AP_ADDR                        MT6392_AUXADC_ADC18
#define MT6392_PMIC_AUXADC_ADC_RDY_CH1_BY_AP_MASK                        0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_CH1_BY_AP_SHIFT                       15
#define MT6392_PMIC_AUXADC_ADC_OUT_RAW_ADDR                              MT6392_AUXADC_ADC19
#define MT6392_PMIC_AUXADC_ADC_OUT_RAW_MASK                              0x7FFF
#define MT6392_PMIC_AUXADC_ADC_OUT_RAW_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_OUT_NAG_ADDR                              MT6392_AUXADC_ADC20
#define MT6392_PMIC_AUXADC_ADC_OUT_NAG_MASK                              0x7FFF
#define MT6392_PMIC_AUXADC_ADC_OUT_NAG_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_RDY_NAG_ADDR                              MT6392_AUXADC_ADC20
#define MT6392_PMIC_AUXADC_ADC_RDY_NAG_MASK                              0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_NAG_SHIFT                             15
#define MT6392_PMIC_AUXADC_ADC_OUT_TYPEC_H_ADDR                          MT6392_AUXADC_ADC21
#define MT6392_PMIC_AUXADC_ADC_OUT_TYPEC_H_MASK                          0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_TYPEC_H_SHIFT                         0
#define MT6392_PMIC_AUXADC_ADC_RDY_TYPEC_H_ADDR                          MT6392_AUXADC_ADC21
#define MT6392_PMIC_AUXADC_ADC_RDY_TYPEC_H_MASK                          0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_TYPEC_H_SHIFT                         15
#define MT6392_PMIC_AUXADC_ADC_OUT_TYPEC_L_ADDR                          MT6392_AUXADC_ADC22
#define MT6392_PMIC_AUXADC_ADC_OUT_TYPEC_L_MASK                          0xFFF
#define MT6392_PMIC_AUXADC_ADC_OUT_TYPEC_L_SHIFT                         0
#define MT6392_PMIC_AUXADC_ADC_RDY_TYPEC_L_ADDR                          MT6392_AUXADC_ADC22
#define MT6392_PMIC_AUXADC_ADC_RDY_TYPEC_L_MASK                          0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_TYPEC_L_SHIFT                         15
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_ADDR                              MT6392_AUXADC_STA0
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_MASK                              0xFFF
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_SHIFT                             0
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_LBAT_ADDR                         MT6392_AUXADC_STA0
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_LBAT_MASK                         0x1
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_LBAT_SHIFT                        12
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_ADDR                       MT6392_AUXADC_STA0
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_MASK                       0x1
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT                      15
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_TYPEC_H_ADDR                      MT6392_AUXADC_STA1
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_TYPEC_H_MASK                      0x1
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_TYPEC_H_SHIFT                     10
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_TYPEC_L_ADDR                      MT6392_AUXADC_STA1
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_TYPEC_L_MASK                      0x1
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_TYPEC_L_SHIFT                     11
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_NAG_ADDR                          MT6392_AUXADC_STA1
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_NAG_MASK                          0x1
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_NAG_SHIFT                         12
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_SHARE_ADDR                        MT6392_AUXADC_STA1
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_SHARE_MASK                        0x1
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_SHARE_SHIFT                       13
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_ADDR                       MT6392_AUXADC_STA1
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_MASK                       0x1
#define MT6392_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_SHIFT                      14
#define MT6392_PMIC_AUXADC_RQST_CH0_ADDR                                 MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH0_MASK                                 0x1
#define MT6392_PMIC_AUXADC_RQST_CH0_SHIFT                                0
#define MT6392_PMIC_AUXADC_RQST_CH1_ADDR                                 MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH1_MASK                                 0x1
#define MT6392_PMIC_AUXADC_RQST_CH1_SHIFT                                1
#define MT6392_PMIC_AUXADC_RQST_CH2_ADDR                                 MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH2_MASK                                 0x1
#define MT6392_PMIC_AUXADC_RQST_CH2_SHIFT                                2
#define MT6392_PMIC_AUXADC_RQST_CH3_ADDR                                 MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH3_MASK                                 0x1
#define MT6392_PMIC_AUXADC_RQST_CH3_SHIFT                                3
#define MT6392_PMIC_AUXADC_RQST_CH4_ADDR                                 MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH4_MASK                                 0x1
#define MT6392_PMIC_AUXADC_RQST_CH4_SHIFT                                4
#define MT6392_PMIC_AUXADC_RQST_CH5_ADDR                                 MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH5_MASK                                 0x1
#define MT6392_PMIC_AUXADC_RQST_CH5_SHIFT                                5
#define MT6392_PMIC_AUXADC_RQST_CH6_ADDR                                 MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH6_MASK                                 0x1
#define MT6392_PMIC_AUXADC_RQST_CH6_SHIFT                                6
#define MT6392_PMIC_AUXADC_RQST_CH7_ADDR                                 MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH7_MASK                                 0x1
#define MT6392_PMIC_AUXADC_RQST_CH7_SHIFT                                7
#define MT6392_PMIC_AUXADC_RQST_CH8_ADDR                                 MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH8_MASK                                 0x1
#define MT6392_PMIC_AUXADC_RQST_CH8_SHIFT                                8
#define MT6392_PMIC_AUXADC_RQST_CH9_ADDR                                 MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH9_MASK                                 0x1
#define MT6392_PMIC_AUXADC_RQST_CH9_SHIFT                                9
#define MT6392_PMIC_AUXADC_RQST_CH10_ADDR                                MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH10_MASK                                0x1
#define MT6392_PMIC_AUXADC_RQST_CH10_SHIFT                               10
#define MT6392_PMIC_AUXADC_RQST_CH11_ADDR                                MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH11_MASK                                0x1
#define MT6392_PMIC_AUXADC_RQST_CH11_SHIFT                               11
#define MT6392_PMIC_AUXADC_RQST_CH12_ADDR                                MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH12_MASK                                0x1
#define MT6392_PMIC_AUXADC_RQST_CH12_SHIFT                               12
#define MT6392_PMIC_AUXADC_RQST_CH13_ADDR                                MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH13_MASK                                0x1
#define MT6392_PMIC_AUXADC_RQST_CH13_SHIFT                               13
#define MT6392_PMIC_AUXADC_RQST_CH14_ADDR                                MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH14_MASK                                0x1
#define MT6392_PMIC_AUXADC_RQST_CH14_SHIFT                               14
#define MT6392_PMIC_AUXADC_RQST_CH15_ADDR                                MT6392_AUXADC_RQST0
#define MT6392_PMIC_AUXADC_RQST_CH15_MASK                                0x1
#define MT6392_PMIC_AUXADC_RQST_CH15_SHIFT                               15
#define MT6392_PMIC_AUXADC_RQST0_SET_ADDR                                MT6392_AUXADC_RQST0_SET
#define MT6392_PMIC_AUXADC_RQST0_SET_MASK                                0xFFFF
#define MT6392_PMIC_AUXADC_RQST0_SET_SHIFT                               0
#define MT6392_PMIC_AUXADC_RQST0_CLR_ADDR                                MT6392_AUXADC_RQST0_CLR
#define MT6392_PMIC_AUXADC_RQST0_CLR_MASK                                0xFFFF
#define MT6392_PMIC_AUXADC_RQST0_CLR_SHIFT                               0
#define MT6392_PMIC_AUXADC_CK_ON_EXTD_ADDR                               MT6392_AUXADC_CON0
#define MT6392_PMIC_AUXADC_CK_ON_EXTD_MASK                               0x3F
#define MT6392_PMIC_AUXADC_CK_ON_EXTD_SHIFT                              0
#define MT6392_PMIC_AUXADC_ADC_PWDB_ADDR                                 MT6392_AUXADC_CON0
#define MT6392_PMIC_AUXADC_ADC_PWDB_MASK                                 0x1
#define MT6392_PMIC_AUXADC_ADC_PWDB_SHIFT                                8
#define MT6392_PMIC_AUXADC_ADC_PWDB_SWCTRL_ADDR                          MT6392_AUXADC_CON0
#define MT6392_PMIC_AUXADC_ADC_PWDB_SWCTRL_MASK                          0x1
#define MT6392_PMIC_AUXADC_ADC_PWDB_SWCTRL_SHIFT                         9
#define MT6392_PMIC_AUXADC_STRUP_CK_ON_ENB_ADDR                          MT6392_AUXADC_CON0
#define MT6392_PMIC_AUXADC_STRUP_CK_ON_ENB_MASK                          0x1
#define MT6392_PMIC_AUXADC_STRUP_CK_ON_ENB_SHIFT                         10
#define MT6392_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_ADDR                       MT6392_AUXADC_CON0
#define MT6392_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_MASK                       0x1
#define MT6392_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT                      11
#define MT6392_PMIC_AUXADC_12M_CK_AON_ADDR                               MT6392_AUXADC_CON0
#define MT6392_PMIC_AUXADC_12M_CK_AON_MASK                               0x1
#define MT6392_PMIC_AUXADC_12M_CK_AON_SHIFT                              14
#define MT6392_PMIC_AUXADC_CK_AON_ADDR                                   MT6392_AUXADC_CON0
#define MT6392_PMIC_AUXADC_CK_AON_MASK                                   0x1
#define MT6392_PMIC_AUXADC_CK_AON_SHIFT                                  15
#define MT6392_PMIC_AUXADC_CON0_SET_ADDR                                 MT6392_AUXADC_CON0_SET
#define MT6392_PMIC_AUXADC_CON0_SET_MASK                                 0xFFFF
#define MT6392_PMIC_AUXADC_CON0_SET_SHIFT                                0
#define MT6392_PMIC_AUXADC_CON0_CLR_ADDR                                 MT6392_AUXADC_CON0_CLR
#define MT6392_PMIC_AUXADC_CON0_CLR_MASK                                 0xFFFF
#define MT6392_PMIC_AUXADC_CON0_CLR_SHIFT                                0
#define MT6392_PMIC_AUXADC_AVG_NUM_SMALL_ADDR                            MT6392_AUXADC_CON1
#define MT6392_PMIC_AUXADC_AVG_NUM_SMALL_MASK                            0x7
#define MT6392_PMIC_AUXADC_AVG_NUM_SMALL_SHIFT                           0
#define MT6392_PMIC_AUXADC_AVG_NUM_LARGE_ADDR                            MT6392_AUXADC_CON1
#define MT6392_PMIC_AUXADC_AVG_NUM_LARGE_MASK                            0x7
#define MT6392_PMIC_AUXADC_AVG_NUM_LARGE_SHIFT                           3
#define MT6392_PMIC_AUXADC_SPL_NUM_ADDR                                  MT6392_AUXADC_CON1
#define MT6392_PMIC_AUXADC_SPL_NUM_MASK                                  0x3FF
#define MT6392_PMIC_AUXADC_SPL_NUM_SHIFT                                 6
#define MT6392_PMIC_AUXADC_AVG_NUM_SEL_ADDR                              MT6392_AUXADC_CON2
#define MT6392_PMIC_AUXADC_AVG_NUM_SEL_MASK                              0xFFF
#define MT6392_PMIC_AUXADC_AVG_NUM_SEL_SHIFT                             0
#define MT6392_PMIC_AUXADC_AVG_NUM_SEL_SHARE_ADDR                        MT6392_AUXADC_CON2
#define MT6392_PMIC_AUXADC_AVG_NUM_SEL_SHARE_MASK                        0x1
#define MT6392_PMIC_AUXADC_AVG_NUM_SEL_SHARE_SHIFT                       12
#define MT6392_PMIC_AUXADC_AVG_NUM_SEL_LBAT_ADDR                         MT6392_AUXADC_CON2
#define MT6392_PMIC_AUXADC_AVG_NUM_SEL_LBAT_MASK                         0x1
#define MT6392_PMIC_AUXADC_AVG_NUM_SEL_LBAT_SHIFT                        13
#define MT6392_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_ADDR                       MT6392_AUXADC_CON2
#define MT6392_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_MASK                       0x1
#define MT6392_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT                      15
#define MT6392_PMIC_AUXADC_SPL_NUM_LARGE_ADDR                            MT6392_AUXADC_CON3
#define MT6392_PMIC_AUXADC_SPL_NUM_LARGE_MASK                            0x3FF
#define MT6392_PMIC_AUXADC_SPL_NUM_LARGE_SHIFT                           0
#define MT6392_PMIC_AUXADC_SPL_NUM_SLEEP_ADDR                            MT6392_AUXADC_CON4
#define MT6392_PMIC_AUXADC_SPL_NUM_SLEEP_MASK                            0x3FF
#define MT6392_PMIC_AUXADC_SPL_NUM_SLEEP_SHIFT                           0
#define MT6392_PMIC_AUXADC_SPL_NUM_SLEEP_SEL_ADDR                        MT6392_AUXADC_CON4
#define MT6392_PMIC_AUXADC_SPL_NUM_SLEEP_SEL_MASK                        0x1
#define MT6392_PMIC_AUXADC_SPL_NUM_SLEEP_SEL_SHIFT                       15
#define MT6392_PMIC_AUXADC_SPL_NUM_SEL_ADDR                              MT6392_AUXADC_CON5
#define MT6392_PMIC_AUXADC_SPL_NUM_SEL_MASK                              0xFFF
#define MT6392_PMIC_AUXADC_SPL_NUM_SEL_SHIFT                             0
#define MT6392_PMIC_AUXADC_SPL_NUM_SEL_SHARE_ADDR                        MT6392_AUXADC_CON5
#define MT6392_PMIC_AUXADC_SPL_NUM_SEL_SHARE_MASK                        0x1
#define MT6392_PMIC_AUXADC_SPL_NUM_SEL_SHARE_SHIFT                       12
#define MT6392_PMIC_AUXADC_SPL_NUM_SEL_LBAT_ADDR                         MT6392_AUXADC_CON5
#define MT6392_PMIC_AUXADC_SPL_NUM_SEL_LBAT_MASK                         0x1
#define MT6392_PMIC_AUXADC_SPL_NUM_SEL_LBAT_SHIFT                        13
#define MT6392_PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_ADDR                       MT6392_AUXADC_CON5
#define MT6392_PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_MASK                       0x1
#define MT6392_PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_SHIFT                      15
#define MT6392_PMIC_AUXADC_TRIM_CH0_SEL_ADDR                             MT6392_AUXADC_CON6
#define MT6392_PMIC_AUXADC_TRIM_CH0_SEL_MASK                             0x3
#define MT6392_PMIC_AUXADC_TRIM_CH0_SEL_SHIFT                            0
#define MT6392_PMIC_AUXADC_TRIM_CH1_SEL_ADDR                             MT6392_AUXADC_CON6
#define MT6392_PMIC_AUXADC_TRIM_CH1_SEL_MASK                             0x3
#define MT6392_PMIC_AUXADC_TRIM_CH1_SEL_SHIFT                            2
#define MT6392_PMIC_AUXADC_TRIM_CH2_SEL_ADDR                             MT6392_AUXADC_CON6
#define MT6392_PMIC_AUXADC_TRIM_CH2_SEL_MASK                             0x3
#define MT6392_PMIC_AUXADC_TRIM_CH2_SEL_SHIFT                            4
#define MT6392_PMIC_AUXADC_TRIM_CH3_SEL_ADDR                             MT6392_AUXADC_CON6
#define MT6392_PMIC_AUXADC_TRIM_CH3_SEL_MASK                             0x3
#define MT6392_PMIC_AUXADC_TRIM_CH3_SEL_SHIFT                            6
#define MT6392_PMIC_AUXADC_TRIM_CH4_SEL_ADDR                             MT6392_AUXADC_CON6
#define MT6392_PMIC_AUXADC_TRIM_CH4_SEL_MASK                             0x3
#define MT6392_PMIC_AUXADC_TRIM_CH4_SEL_SHIFT                            8
#define MT6392_PMIC_AUXADC_TRIM_CH5_SEL_ADDR                             MT6392_AUXADC_CON6
#define MT6392_PMIC_AUXADC_TRIM_CH5_SEL_MASK                             0x3
#define MT6392_PMIC_AUXADC_TRIM_CH5_SEL_SHIFT                            10
#define MT6392_PMIC_AUXADC_TRIM_CH6_SEL_ADDR                             MT6392_AUXADC_CON6
#define MT6392_PMIC_AUXADC_TRIM_CH6_SEL_MASK                             0x3
#define MT6392_PMIC_AUXADC_TRIM_CH6_SEL_SHIFT                            12
#define MT6392_PMIC_AUXADC_TRIM_CH7_SEL_ADDR                             MT6392_AUXADC_CON6
#define MT6392_PMIC_AUXADC_TRIM_CH7_SEL_MASK                             0x3
#define MT6392_PMIC_AUXADC_TRIM_CH7_SEL_SHIFT                            14
#define MT6392_PMIC_AUXADC_TRIM_CH8_SEL_ADDR                             MT6392_AUXADC_CON7
#define MT6392_PMIC_AUXADC_TRIM_CH8_SEL_MASK                             0x3
#define MT6392_PMIC_AUXADC_TRIM_CH8_SEL_SHIFT                            0
#define MT6392_PMIC_AUXADC_TRIM_CH9_SEL_ADDR                             MT6392_AUXADC_CON7
#define MT6392_PMIC_AUXADC_TRIM_CH9_SEL_MASK                             0x3
#define MT6392_PMIC_AUXADC_TRIM_CH9_SEL_SHIFT                            2
#define MT6392_PMIC_AUXADC_TRIM_CH10_SEL_ADDR                            MT6392_AUXADC_CON7
#define MT6392_PMIC_AUXADC_TRIM_CH10_SEL_MASK                            0x3
#define MT6392_PMIC_AUXADC_TRIM_CH10_SEL_SHIFT                           4
#define MT6392_PMIC_AUXADC_TRIM_CH11_SEL_ADDR                            MT6392_AUXADC_CON7
#define MT6392_PMIC_AUXADC_TRIM_CH11_SEL_MASK                            0x3
#define MT6392_PMIC_AUXADC_TRIM_CH11_SEL_SHIFT                           6
#define MT6392_PMIC_AUXADC_ADC_2S_COMP_ENB_ADDR                          MT6392_AUXADC_CON7
#define MT6392_PMIC_AUXADC_ADC_2S_COMP_ENB_MASK                          0x1
#define MT6392_PMIC_AUXADC_ADC_2S_COMP_ENB_SHIFT                         14
#define MT6392_PMIC_AUXADC_ADC_TRIM_COMP_ADDR                            MT6392_AUXADC_CON7
#define MT6392_PMIC_AUXADC_ADC_TRIM_COMP_MASK                            0x1
#define MT6392_PMIC_AUXADC_ADC_TRIM_COMP_SHIFT                           15
#define MT6392_PMIC_AUXADC_SW_GAIN_TRIM_ADDR                             MT6392_AUXADC_CON8
#define MT6392_PMIC_AUXADC_SW_GAIN_TRIM_MASK                             0x7FFF
#define MT6392_PMIC_AUXADC_SW_GAIN_TRIM_SHIFT                            0
#define MT6392_PMIC_AUXADC_SW_OFFSET_TRIM_ADDR                           MT6392_AUXADC_CON9
#define MT6392_PMIC_AUXADC_SW_OFFSET_TRIM_MASK                           0x7FFF
#define MT6392_PMIC_AUXADC_SW_OFFSET_TRIM_SHIFT                          0
#define MT6392_PMIC_AUXADC_RNG_EN_ADDR                                   MT6392_AUXADC_CON10
#define MT6392_PMIC_AUXADC_RNG_EN_MASK                                   0x1
#define MT6392_PMIC_AUXADC_RNG_EN_SHIFT                                  0
#define MT6392_PMIC_AUXADC_DATA_REUSE_SEL_ADDR                           MT6392_AUXADC_CON10
#define MT6392_PMIC_AUXADC_DATA_REUSE_SEL_MASK                           0x3
#define MT6392_PMIC_AUXADC_DATA_REUSE_SEL_SHIFT                          1
#define MT6392_PMIC_AUXADC_TEST_MODE_ADDR                                MT6392_AUXADC_CON10
#define MT6392_PMIC_AUXADC_TEST_MODE_MASK                                0x1
#define MT6392_PMIC_AUXADC_TEST_MODE_SHIFT                               3
#define MT6392_PMIC_AUXADC_BIT_SEL_ADDR                                  MT6392_AUXADC_CON10
#define MT6392_PMIC_AUXADC_BIT_SEL_MASK                                  0x1
#define MT6392_PMIC_AUXADC_BIT_SEL_SHIFT                                 4
#define MT6392_PMIC_AUXADC_START_SW_ADDR                                 MT6392_AUXADC_CON10
#define MT6392_PMIC_AUXADC_START_SW_MASK                                 0x1
#define MT6392_PMIC_AUXADC_START_SW_SHIFT                                5
#define MT6392_PMIC_AUXADC_START_SWCTRL_ADDR                             MT6392_AUXADC_CON10
#define MT6392_PMIC_AUXADC_START_SWCTRL_MASK                             0x1
#define MT6392_PMIC_AUXADC_START_SWCTRL_SHIFT                            6
#define MT6392_PMIC_AUXADC_TS_VBE_SEL_ADDR                               MT6392_AUXADC_CON10
#define MT6392_PMIC_AUXADC_TS_VBE_SEL_MASK                               0x1
#define MT6392_PMIC_AUXADC_TS_VBE_SEL_SHIFT                              7
#define MT6392_PMIC_AUXADC_TS_VBE_SEL_SWCTRL_ADDR                        MT6392_AUXADC_CON10
#define MT6392_PMIC_AUXADC_TS_VBE_SEL_SWCTRL_MASK                        0x1
#define MT6392_PMIC_AUXADC_TS_VBE_SEL_SWCTRL_SHIFT                       8
#define MT6392_PMIC_AUXADC_VBUF_EN_ADDR                                  MT6392_AUXADC_CON10
#define MT6392_PMIC_AUXADC_VBUF_EN_MASK                                  0x1
#define MT6392_PMIC_AUXADC_VBUF_EN_SHIFT                                 9
#define MT6392_PMIC_AUXADC_VBUF_EN_SWCTRL_ADDR                           MT6392_AUXADC_CON10
#define MT6392_PMIC_AUXADC_VBUF_EN_SWCTRL_MASK                           0x1
#define MT6392_PMIC_AUXADC_VBUF_EN_SWCTRL_SHIFT                          10
#define MT6392_PMIC_AUXADC_OUT_SEL_ADDR                                  MT6392_AUXADC_CON10
#define MT6392_PMIC_AUXADC_OUT_SEL_MASK                                  0x1
#define MT6392_PMIC_AUXADC_OUT_SEL_SHIFT                                 11
#define MT6392_PMIC_AUXADC_DA_DAC_ADDR                                   MT6392_AUXADC_CON11
#define MT6392_PMIC_AUXADC_DA_DAC_MASK                                   0xFFF
#define MT6392_PMIC_AUXADC_DA_DAC_SHIFT                                  0
#define MT6392_PMIC_AUXADC_DA_DAC_SWCTRL_ADDR                            MT6392_AUXADC_CON11
#define MT6392_PMIC_AUXADC_DA_DAC_SWCTRL_MASK                            0x1
#define MT6392_PMIC_AUXADC_DA_DAC_SWCTRL_SHIFT                           12
#define MT6392_PMIC_AD_AUXADC_COMP_ADDR                                  MT6392_AUXADC_CON11
#define MT6392_PMIC_AD_AUXADC_COMP_MASK                                  0x1
#define MT6392_PMIC_AD_AUXADC_COMP_SHIFT                                 15
#define MT6392_PMIC_RG_VBUF_EXTEN_ADDR                                   MT6392_AUXADC_CON12
#define MT6392_PMIC_RG_VBUF_EXTEN_MASK                                   0x1
#define MT6392_PMIC_RG_VBUF_EXTEN_SHIFT                                  0
#define MT6392_PMIC_RG_VBUF_CALEN_ADDR                                   MT6392_AUXADC_CON12
#define MT6392_PMIC_RG_VBUF_CALEN_MASK                                   0x1
#define MT6392_PMIC_RG_VBUF_CALEN_SHIFT                                  1
#define MT6392_PMIC_RG_VBUF_BYP_ADDR                                     MT6392_AUXADC_CON12
#define MT6392_PMIC_RG_VBUF_BYP_MASK                                     0x1
#define MT6392_PMIC_RG_VBUF_BYP_SHIFT                                    2
#define MT6392_PMIC_RG_AUX_RSV_ADDR                                      MT6392_AUXADC_CON12
#define MT6392_PMIC_RG_AUX_RSV_MASK                                      0xF
#define MT6392_PMIC_RG_AUX_RSV_SHIFT                                     3
#define MT6392_PMIC_RG_AUXADC_CALI_ADDR                                  MT6392_AUXADC_CON12
#define MT6392_PMIC_RG_AUXADC_CALI_MASK                                  0xF
#define MT6392_PMIC_RG_AUXADC_CALI_SHIFT                                 7
#define MT6392_PMIC_RG_VBUF_EN_ADDR                                      MT6392_AUXADC_CON12
#define MT6392_PMIC_RG_VBUF_EN_MASK                                      0x1
#define MT6392_PMIC_RG_VBUF_EN_SHIFT                                     11
#define MT6392_PMIC_RG_VBE_SEL_ADDR                                      MT6392_AUXADC_CON12
#define MT6392_PMIC_RG_VBE_SEL_MASK                                      0x1
#define MT6392_PMIC_RG_VBE_SEL_SHIFT                                     12
#define MT6392_PMIC_AUXADC_ADCIN_VSEN_EN_ADDR                            MT6392_AUXADC_CON13
#define MT6392_PMIC_AUXADC_ADCIN_VSEN_EN_MASK                            0x1
#define MT6392_PMIC_AUXADC_ADCIN_VSEN_EN_SHIFT                           0
#define MT6392_PMIC_AUXADC_ADCIN_VBAT_EN_ADDR                            MT6392_AUXADC_CON13
#define MT6392_PMIC_AUXADC_ADCIN_VBAT_EN_MASK                            0x1
#define MT6392_PMIC_AUXADC_ADCIN_VBAT_EN_SHIFT                           1
#define MT6392_PMIC_AUXADC_ADCIN_VSEN_MUX_EN_ADDR                        MT6392_AUXADC_CON13
#define MT6392_PMIC_AUXADC_ADCIN_VSEN_MUX_EN_MASK                        0x1
#define MT6392_PMIC_AUXADC_ADCIN_VSEN_MUX_EN_SHIFT                       2
#define MT6392_PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_ADDR                  MT6392_AUXADC_CON13
#define MT6392_PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_MASK                  0x1
#define MT6392_PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_SHIFT                 3
#define MT6392_PMIC_AUXADC_ADCIN_CHR_EN_ADDR                             MT6392_AUXADC_CON13
#define MT6392_PMIC_AUXADC_ADCIN_CHR_EN_MASK                             0x1
#define MT6392_PMIC_AUXADC_ADCIN_CHR_EN_SHIFT                            4
#define MT6392_PMIC_AUXADC_ADCIN_BATON_TDET_EN_ADDR                      MT6392_AUXADC_CON13
#define MT6392_PMIC_AUXADC_ADCIN_BATON_TDET_EN_MASK                      0x1
#define MT6392_PMIC_AUXADC_ADCIN_BATON_TDET_EN_SHIFT                     5
#define MT6392_PMIC_AUXADC_DIG0_RSV0_ADDR                                MT6392_AUXADC_CON13
#define MT6392_PMIC_AUXADC_DIG0_RSV0_MASK                                0xF
#define MT6392_PMIC_AUXADC_DIG0_RSV0_SHIFT                               7
#define MT6392_PMIC_AUXADC_CHSEL_ADDR                                    MT6392_AUXADC_CON13
#define MT6392_PMIC_AUXADC_CHSEL_MASK                                    0xF
#define MT6392_PMIC_AUXADC_CHSEL_SHIFT                                   11
#define MT6392_PMIC_AUXADC_SWCTRL_EN_ADDR                                MT6392_AUXADC_CON13
#define MT6392_PMIC_AUXADC_SWCTRL_EN_MASK                                0x1
#define MT6392_PMIC_AUXADC_SWCTRL_EN_SHIFT                               15
#define MT6392_PMIC_AUXADC_SOURCE_LBAT_SEL_ADDR                          MT6392_AUXADC_CON14
#define MT6392_PMIC_AUXADC_SOURCE_LBAT_SEL_MASK                          0x1
#define MT6392_PMIC_AUXADC_SOURCE_LBAT_SEL_SHIFT                         0
#define MT6392_PMIC_AUXADC_DAC_EXTD_ADDR                                 MT6392_AUXADC_CON14
#define MT6392_PMIC_AUXADC_DAC_EXTD_MASK                                 0xF
#define MT6392_PMIC_AUXADC_DAC_EXTD_SHIFT                                11
#define MT6392_PMIC_AUXADC_DAC_EXTD_EN_ADDR                              MT6392_AUXADC_CON14
#define MT6392_PMIC_AUXADC_DAC_EXTD_EN_MASK                              0x1
#define MT6392_PMIC_AUXADC_DAC_EXTD_EN_SHIFT                             15
#define MT6392_PMIC_AUXADC_PMU_THR_PDN_SW_ADDR                           MT6392_AUXADC_CON15
#define MT6392_PMIC_AUXADC_PMU_THR_PDN_SW_MASK                           0x1
#define MT6392_PMIC_AUXADC_PMU_THR_PDN_SW_SHIFT                          10
#define MT6392_PMIC_AUXADC_PMU_THR_PDN_SEL_ADDR                          MT6392_AUXADC_CON15
#define MT6392_PMIC_AUXADC_PMU_THR_PDN_SEL_MASK                          0x1
#define MT6392_PMIC_AUXADC_PMU_THR_PDN_SEL_SHIFT                         11
#define MT6392_PMIC_AUXADC_PMU_THR_PDN_STATUS_ADDR                       MT6392_AUXADC_CON15
#define MT6392_PMIC_AUXADC_PMU_THR_PDN_STATUS_MASK                       0x1
#define MT6392_PMIC_AUXADC_PMU_THR_PDN_STATUS_SHIFT                      12
#define MT6392_PMIC_AUXADC_START_SHADE_NUM_ADDR                          MT6392_AUXADC_CON16
#define MT6392_PMIC_AUXADC_START_SHADE_NUM_MASK                          0x3FF
#define MT6392_PMIC_AUXADC_START_SHADE_NUM_SHIFT                         0
#define MT6392_PMIC_AUXADC_START_SHADE_EN_ADDR                           MT6392_AUXADC_CON16
#define MT6392_PMIC_AUXADC_START_SHADE_EN_MASK                           0x1
#define MT6392_PMIC_AUXADC_START_SHADE_EN_SHIFT                          14
#define MT6392_PMIC_AUXADC_START_SHADE_SEL_ADDR                          MT6392_AUXADC_CON16
#define MT6392_PMIC_AUXADC_START_SHADE_SEL_MASK                          0x1
#define MT6392_PMIC_AUXADC_START_SHADE_SEL_SHIFT                         15
#define MT6392_PMIC_AUXADC_AUTORPT_PRD_ADDR                              MT6392_AUXADC_AUTORPT0
#define MT6392_PMIC_AUXADC_AUTORPT_PRD_MASK                              0x3FF
#define MT6392_PMIC_AUXADC_AUTORPT_PRD_SHIFT                             0
#define MT6392_PMIC_AUXADC_AUTORPT_EN_ADDR                               MT6392_AUXADC_AUTORPT0
#define MT6392_PMIC_AUXADC_AUTORPT_EN_MASK                               0x1
#define MT6392_PMIC_AUXADC_AUTORPT_EN_SHIFT                              15
#define MT6392_PMIC_AUXADC_LBAT_DEBT_MAX_ADDR                            MT6392_AUXADC_LBAT0
#define MT6392_PMIC_AUXADC_LBAT_DEBT_MAX_MASK                            0xFF
#define MT6392_PMIC_AUXADC_LBAT_DEBT_MAX_SHIFT                           0
#define MT6392_PMIC_AUXADC_LBAT_DEBT_MIN_ADDR                            MT6392_AUXADC_LBAT0
#define MT6392_PMIC_AUXADC_LBAT_DEBT_MIN_MASK                            0xFF
#define MT6392_PMIC_AUXADC_LBAT_DEBT_MIN_SHIFT                           8
#define MT6392_PMIC_AUXADC_LBAT_DET_PRD_15_0_ADDR                        MT6392_AUXADC_LBAT1
#define MT6392_PMIC_AUXADC_LBAT_DET_PRD_15_0_MASK                        0xFFFF
#define MT6392_PMIC_AUXADC_LBAT_DET_PRD_15_0_SHIFT                       0
#define MT6392_PMIC_AUXADC_LBAT_DET_PRD_19_16_ADDR                       MT6392_AUXADC_LBAT2
#define MT6392_PMIC_AUXADC_LBAT_DET_PRD_19_16_MASK                       0xF
#define MT6392_PMIC_AUXADC_LBAT_DET_PRD_19_16_SHIFT                      0
#define MT6392_PMIC_AUXADC_LBAT_VOLT_MAX_ADDR                            MT6392_AUXADC_LBAT3
#define MT6392_PMIC_AUXADC_LBAT_VOLT_MAX_MASK                            0xFFF
#define MT6392_PMIC_AUXADC_LBAT_VOLT_MAX_SHIFT                           0
#define MT6392_PMIC_AUXADC_LBAT_IRQ_EN_MAX_ADDR                          MT6392_AUXADC_LBAT3
#define MT6392_PMIC_AUXADC_LBAT_IRQ_EN_MAX_MASK                          0x1
#define MT6392_PMIC_AUXADC_LBAT_IRQ_EN_MAX_SHIFT                         12
#define MT6392_PMIC_AUXADC_LBAT_EN_MAX_ADDR                              MT6392_AUXADC_LBAT3
#define MT6392_PMIC_AUXADC_LBAT_EN_MAX_MASK                              0x1
#define MT6392_PMIC_AUXADC_LBAT_EN_MAX_SHIFT                             13
#define MT6392_PMIC_AUXADC_LBAT_MAX_IRQ_B_ADDR                           MT6392_AUXADC_LBAT3
#define MT6392_PMIC_AUXADC_LBAT_MAX_IRQ_B_MASK                           0x1
#define MT6392_PMIC_AUXADC_LBAT_MAX_IRQ_B_SHIFT                          15
#define MT6392_PMIC_AUXADC_LBAT_VOLT_MIN_ADDR                            MT6392_AUXADC_LBAT4
#define MT6392_PMIC_AUXADC_LBAT_VOLT_MIN_MASK                            0xFFF
#define MT6392_PMIC_AUXADC_LBAT_VOLT_MIN_SHIFT                           0
#define MT6392_PMIC_AUXADC_LBAT_IRQ_EN_MIN_ADDR                          MT6392_AUXADC_LBAT4
#define MT6392_PMIC_AUXADC_LBAT_IRQ_EN_MIN_MASK                          0x1
#define MT6392_PMIC_AUXADC_LBAT_IRQ_EN_MIN_SHIFT                         12
#define MT6392_PMIC_AUXADC_LBAT_EN_MIN_ADDR                              MT6392_AUXADC_LBAT4
#define MT6392_PMIC_AUXADC_LBAT_EN_MIN_MASK                              0x1
#define MT6392_PMIC_AUXADC_LBAT_EN_MIN_SHIFT                             13
#define MT6392_PMIC_AUXADC_LBAT_MIN_IRQ_B_ADDR                           MT6392_AUXADC_LBAT4
#define MT6392_PMIC_AUXADC_LBAT_MIN_IRQ_B_MASK                           0x1
#define MT6392_PMIC_AUXADC_LBAT_MIN_IRQ_B_SHIFT                          15
#define MT6392_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_ADDR                  MT6392_AUXADC_LBAT5
#define MT6392_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_MASK                  0x1FF
#define MT6392_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_SHIFT                 0
#define MT6392_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_ADDR                  MT6392_AUXADC_LBAT6
#define MT6392_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_MASK                  0x1FF
#define MT6392_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_SHIFT                 0
#define MT6392_PMIC_AUXADC_THR_DEBT_MAX_ADDR                             MT6392_AUXADC_THR0
#define MT6392_PMIC_AUXADC_THR_DEBT_MAX_MASK                             0xFF
#define MT6392_PMIC_AUXADC_THR_DEBT_MAX_SHIFT                            0
#define MT6392_PMIC_AUXADC_THR_DEBT_MIN_ADDR                             MT6392_AUXADC_THR0
#define MT6392_PMIC_AUXADC_THR_DEBT_MIN_MASK                             0xFF
#define MT6392_PMIC_AUXADC_THR_DEBT_MIN_SHIFT                            8
#define MT6392_PMIC_AUXADC_THR_DET_PRD_15_0_ADDR                         MT6392_AUXADC_THR1
#define MT6392_PMIC_AUXADC_THR_DET_PRD_15_0_MASK                         0xFFFF
#define MT6392_PMIC_AUXADC_THR_DET_PRD_15_0_SHIFT                        0
#define MT6392_PMIC_AUXADC_THR_DET_PRD_19_16_ADDR                        MT6392_AUXADC_THR2
#define MT6392_PMIC_AUXADC_THR_DET_PRD_19_16_MASK                        0xF
#define MT6392_PMIC_AUXADC_THR_DET_PRD_19_16_SHIFT                       0
#define MT6392_PMIC_AUXADC_THR_VOLT_MAX_ADDR                             MT6392_AUXADC_THR3
#define MT6392_PMIC_AUXADC_THR_VOLT_MAX_MASK                             0xFFF
#define MT6392_PMIC_AUXADC_THR_VOLT_MAX_SHIFT                            0
#define MT6392_PMIC_AUXADC_THR_IRQ_EN_MAX_ADDR                           MT6392_AUXADC_THR3
#define MT6392_PMIC_AUXADC_THR_IRQ_EN_MAX_MASK                           0x1
#define MT6392_PMIC_AUXADC_THR_IRQ_EN_MAX_SHIFT                          12
#define MT6392_PMIC_AUXADC_THR_EN_MAX_ADDR                               MT6392_AUXADC_THR3
#define MT6392_PMIC_AUXADC_THR_EN_MAX_MASK                               0x1
#define MT6392_PMIC_AUXADC_THR_EN_MAX_SHIFT                              13
#define MT6392_PMIC_AUXADC_THR_MAX_IRQ_B_ADDR                            MT6392_AUXADC_THR3
#define MT6392_PMIC_AUXADC_THR_MAX_IRQ_B_MASK                            0x1
#define MT6392_PMIC_AUXADC_THR_MAX_IRQ_B_SHIFT                           15
#define MT6392_PMIC_AUXADC_THR_VOLT_MIN_ADDR                             MT6392_AUXADC_THR4
#define MT6392_PMIC_AUXADC_THR_VOLT_MIN_MASK                             0xFFF
#define MT6392_PMIC_AUXADC_THR_VOLT_MIN_SHIFT                            0
#define MT6392_PMIC_AUXADC_THR_IRQ_EN_MIN_ADDR                           MT6392_AUXADC_THR4
#define MT6392_PMIC_AUXADC_THR_IRQ_EN_MIN_MASK                           0x1
#define MT6392_PMIC_AUXADC_THR_IRQ_EN_MIN_SHIFT                          12
#define MT6392_PMIC_AUXADC_THR_EN_MIN_ADDR                               MT6392_AUXADC_THR4
#define MT6392_PMIC_AUXADC_THR_EN_MIN_MASK                               0x1
#define MT6392_PMIC_AUXADC_THR_EN_MIN_SHIFT                              13
#define MT6392_PMIC_AUXADC_THR_MIN_IRQ_B_ADDR                            MT6392_AUXADC_THR4
#define MT6392_PMIC_AUXADC_THR_MIN_IRQ_B_MASK                            0x1
#define MT6392_PMIC_AUXADC_THR_MIN_IRQ_B_SHIFT                           15
#define MT6392_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_ADDR                   MT6392_AUXADC_THR5
#define MT6392_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_MASK                   0x1FF
#define MT6392_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_SHIFT                  0
#define MT6392_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_ADDR                   MT6392_AUXADC_THR6
#define MT6392_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_MASK                   0x1FF
#define MT6392_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_SHIFT                  0
#define MT6392_PMIC_EFUSE_GAIN_CH4_TRIM_ADDR                             MT6392_AUXADC_EFUSE0
#define MT6392_PMIC_EFUSE_GAIN_CH4_TRIM_MASK                             0xFFF
#define MT6392_PMIC_EFUSE_GAIN_CH4_TRIM_SHIFT                            0
#define MT6392_PMIC_EFUSE_OFFSET_CH4_TRIM_ADDR                           MT6392_AUXADC_EFUSE1
#define MT6392_PMIC_EFUSE_OFFSET_CH4_TRIM_MASK                           0x7FF
#define MT6392_PMIC_EFUSE_OFFSET_CH4_TRIM_SHIFT                          0
#define MT6392_PMIC_EFUSE_GAIN_CH0_TRIM_ADDR                             MT6392_AUXADC_EFUSE2
#define MT6392_PMIC_EFUSE_GAIN_CH0_TRIM_MASK                             0xFFF
#define MT6392_PMIC_EFUSE_GAIN_CH0_TRIM_SHIFT                            0
#define MT6392_PMIC_EFUSE_OFFSET_CH0_TRIM_ADDR                           MT6392_AUXADC_EFUSE3
#define MT6392_PMIC_EFUSE_OFFSET_CH0_TRIM_MASK                           0x7FF
#define MT6392_PMIC_EFUSE_OFFSET_CH0_TRIM_SHIFT                          0
#define MT6392_PMIC_EFUSE_GAIN_CH7_TRIM_ADDR                             MT6392_AUXADC_EFUSE4
#define MT6392_PMIC_EFUSE_GAIN_CH7_TRIM_MASK                             0xFFF
#define MT6392_PMIC_EFUSE_GAIN_CH7_TRIM_SHIFT                            0
#define MT6392_PMIC_EFUSE_OFFSET_CH7_TRIM_ADDR                           MT6392_AUXADC_EFUSE5
#define MT6392_PMIC_EFUSE_OFFSET_CH7_TRIM_MASK                           0x7FF
#define MT6392_PMIC_EFUSE_OFFSET_CH7_TRIM_SHIFT                          0
#define MT6392_PMIC_AUXADC_NAG_EN_ADDR                                   MT6392_AUXADC_NAG_0
#define MT6392_PMIC_AUXADC_NAG_EN_MASK                                   0x1
#define MT6392_PMIC_AUXADC_NAG_EN_SHIFT                                  0
#define MT6392_PMIC_AUXADC_NAG_CLR_ADDR                                  MT6392_AUXADC_NAG_0
#define MT6392_PMIC_AUXADC_NAG_CLR_MASK                                  0x1
#define MT6392_PMIC_AUXADC_NAG_CLR_SHIFT                                 1
#define MT6392_PMIC_AUXADC_NAG_VBAT1_SEL_ADDR                            MT6392_AUXADC_NAG_0
#define MT6392_PMIC_AUXADC_NAG_VBAT1_SEL_MASK                            0x1
#define MT6392_PMIC_AUXADC_NAG_VBAT1_SEL_SHIFT                           2
#define MT6392_PMIC_AUXADC_NAG_PRD_22_16_ADDR                            MT6392_AUXADC_NAG_0
#define MT6392_PMIC_AUXADC_NAG_PRD_22_16_MASK                            0x7F
#define MT6392_PMIC_AUXADC_NAG_PRD_22_16_SHIFT                           3
#define MT6392_PMIC_AUXADC_NAG_IRQ_EN_ADDR                               MT6392_AUXADC_NAG_0
#define MT6392_PMIC_AUXADC_NAG_IRQ_EN_MASK                               0x1
#define MT6392_PMIC_AUXADC_NAG_IRQ_EN_SHIFT                              10
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_IRQ_ADDR                           MT6392_AUXADC_NAG_0
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_IRQ_MASK                           0x1
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_IRQ_SHIFT                          15
#define MT6392_PMIC_AUXADC_NAG_ZCV_ADDR                                  MT6392_AUXADC_NAG_1
#define MT6392_PMIC_AUXADC_NAG_ZCV_MASK                                  0x7FFF
#define MT6392_PMIC_AUXADC_NAG_ZCV_SHIFT                                 0
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_TH_15_0_ADDR                       MT6392_AUXADC_NAG_2
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_TH_15_0_MASK                       0xFFFF
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_TH_15_0_SHIFT                      0
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_TH_26_16_ADDR                      MT6392_AUXADC_NAG_3
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_TH_26_16_MASK                      0x7FF
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_TH_26_16_SHIFT                     0
#define MT6392_PMIC_AUXADC_NAG_CNT_15_0_ADDR                             MT6392_AUXADC_NAG_4
#define MT6392_PMIC_AUXADC_NAG_CNT_15_0_MASK                             0xFFFF
#define MT6392_PMIC_AUXADC_NAG_CNT_15_0_SHIFT                            0
#define MT6392_PMIC_AUXADC_NAG_CNT_25_16_ADDR                            MT6392_AUXADC_NAG_5
#define MT6392_PMIC_AUXADC_NAG_CNT_25_16_MASK                            0x3FF
#define MT6392_PMIC_AUXADC_NAG_CNT_25_16_SHIFT                           0
#define MT6392_PMIC_AUXADC_NAG_DLTV_ADDR                                 MT6392_AUXADC_NAG_6
#define MT6392_PMIC_AUXADC_NAG_DLTV_MASK                                 0xFFFF
#define MT6392_PMIC_AUXADC_NAG_DLTV_SHIFT                                0
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_15_0_ADDR                          MT6392_AUXADC_NAG_7
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_15_0_MASK                          0xFFFF
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_15_0_SHIFT                         0
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_26_16_ADDR                         MT6392_AUXADC_NAG_8
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_26_16_MASK                         0x7FF
#define MT6392_PMIC_AUXADC_NAG_C_DLTV_26_16_SHIFT                        0
#define MT6392_PMIC_AUXADC_TYPEC_H_DEBT_MAX_ADDR                         MT6392_AUXADC_TYPEC_H_1
#define MT6392_PMIC_AUXADC_TYPEC_H_DEBT_MAX_MASK                         0xFF
#define MT6392_PMIC_AUXADC_TYPEC_H_DEBT_MAX_SHIFT                        0
#define MT6392_PMIC_AUXADC_TYPEC_H_DEBT_MIN_ADDR                         MT6392_AUXADC_TYPEC_H_1
#define MT6392_PMIC_AUXADC_TYPEC_H_DEBT_MIN_MASK                         0xFF
#define MT6392_PMIC_AUXADC_TYPEC_H_DEBT_MIN_SHIFT                        8
#define MT6392_PMIC_AUXADC_TYPEC_H_DET_PRD_15_0_ADDR                     MT6392_AUXADC_TYPEC_H_2
#define MT6392_PMIC_AUXADC_TYPEC_H_DET_PRD_15_0_MASK                     0xFFFF
#define MT6392_PMIC_AUXADC_TYPEC_H_DET_PRD_15_0_SHIFT                    0
#define MT6392_PMIC_AUXADC_TYPEC_H_DET_PRD_19_16_ADDR                    MT6392_AUXADC_TYPEC_H_3
#define MT6392_PMIC_AUXADC_TYPEC_H_DET_PRD_19_16_MASK                    0xF
#define MT6392_PMIC_AUXADC_TYPEC_H_DET_PRD_19_16_SHIFT                   0
#define MT6392_PMIC_AUXADC_TYPEC_H_VOLT_MAX_ADDR                         MT6392_AUXADC_TYPEC_H_4
#define MT6392_PMIC_AUXADC_TYPEC_H_VOLT_MAX_MASK                         0xFFF
#define MT6392_PMIC_AUXADC_TYPEC_H_VOLT_MAX_SHIFT                        0
#define MT6392_PMIC_AUXADC_TYPEC_H_IRQ_EN_MAX_ADDR                       MT6392_AUXADC_TYPEC_H_4
#define MT6392_PMIC_AUXADC_TYPEC_H_IRQ_EN_MAX_MASK                       0x1
#define MT6392_PMIC_AUXADC_TYPEC_H_IRQ_EN_MAX_SHIFT                      12
#define MT6392_PMIC_AUXADC_TYPEC_H_EN_MAX_ADDR                           MT6392_AUXADC_TYPEC_H_4
#define MT6392_PMIC_AUXADC_TYPEC_H_EN_MAX_MASK                           0x1
#define MT6392_PMIC_AUXADC_TYPEC_H_EN_MAX_SHIFT                          13
#define MT6392_PMIC_AUXADC_TYPEC_H_MAX_IRQ_B_ADDR                        MT6392_AUXADC_TYPEC_H_4
#define MT6392_PMIC_AUXADC_TYPEC_H_MAX_IRQ_B_MASK                        0x1
#define MT6392_PMIC_AUXADC_TYPEC_H_MAX_IRQ_B_SHIFT                       15
#define MT6392_PMIC_AUXADC_TYPEC_H_VOLT_MIN_ADDR                         MT6392_AUXADC_TYPEC_H_5
#define MT6392_PMIC_AUXADC_TYPEC_H_VOLT_MIN_MASK                         0xFFF
#define MT6392_PMIC_AUXADC_TYPEC_H_VOLT_MIN_SHIFT                        0
#define MT6392_PMIC_AUXADC_TYPEC_H_IRQ_EN_MIN_ADDR                       MT6392_AUXADC_TYPEC_H_5
#define MT6392_PMIC_AUXADC_TYPEC_H_IRQ_EN_MIN_MASK                       0x1
#define MT6392_PMIC_AUXADC_TYPEC_H_IRQ_EN_MIN_SHIFT                      12
#define MT6392_PMIC_AUXADC_TYPEC_H_EN_MIN_ADDR                           MT6392_AUXADC_TYPEC_H_5
#define MT6392_PMIC_AUXADC_TYPEC_H_EN_MIN_MASK                           0x1
#define MT6392_PMIC_AUXADC_TYPEC_H_EN_MIN_SHIFT                          13
#define MT6392_PMIC_AUXADC_TYPEC_H_MIN_IRQ_B_ADDR                        MT6392_AUXADC_TYPEC_H_5
#define MT6392_PMIC_AUXADC_TYPEC_H_MIN_IRQ_B_MASK                        0x1
#define MT6392_PMIC_AUXADC_TYPEC_H_MIN_IRQ_B_SHIFT                       15
#define MT6392_PMIC_AUXADC_TYPEC_H_DEBOUNCE_COUNT_MAX_ADDR               MT6392_AUXADC_TYPEC_H_6
#define MT6392_PMIC_AUXADC_TYPEC_H_DEBOUNCE_COUNT_MAX_MASK               0x1FF
#define MT6392_PMIC_AUXADC_TYPEC_H_DEBOUNCE_COUNT_MAX_SHIFT              0
#define MT6392_PMIC_AUXADC_TYPEC_H_DEBOUNCE_COUNT_MIN_ADDR               MT6392_AUXADC_TYPEC_H_7
#define MT6392_PMIC_AUXADC_TYPEC_H_DEBOUNCE_COUNT_MIN_MASK               0x1FF
#define MT6392_PMIC_AUXADC_TYPEC_H_DEBOUNCE_COUNT_MIN_SHIFT              0
#define MT6392_PMIC_AUXADC_TYPEC_L_DEBT_MAX_ADDR                         MT6392_AUXADC_TYPEC_L_1
#define MT6392_PMIC_AUXADC_TYPEC_L_DEBT_MAX_MASK                         0xFF
#define MT6392_PMIC_AUXADC_TYPEC_L_DEBT_MAX_SHIFT                        0
#define MT6392_PMIC_AUXADC_TYPEC_L_DEBT_MIN_ADDR                         MT6392_AUXADC_TYPEC_L_1
#define MT6392_PMIC_AUXADC_TYPEC_L_DEBT_MIN_MASK                         0xFF
#define MT6392_PMIC_AUXADC_TYPEC_L_DEBT_MIN_SHIFT                        8
#define MT6392_PMIC_AUXADC_TYPEC_L_DET_PRD_15_0_ADDR                     MT6392_AUXADC_TYPEC_L_2
#define MT6392_PMIC_AUXADC_TYPEC_L_DET_PRD_15_0_MASK                     0xFFFF
#define MT6392_PMIC_AUXADC_TYPEC_L_DET_PRD_15_0_SHIFT                    0
#define MT6392_PMIC_AUXADC_TYPEC_L_DET_PRD_19_16_ADDR                    MT6392_AUXADC_TYPEC_L_3
#define MT6392_PMIC_AUXADC_TYPEC_L_DET_PRD_19_16_MASK                    0xF
#define MT6392_PMIC_AUXADC_TYPEC_L_DET_PRD_19_16_SHIFT                   0
#define MT6392_PMIC_AUXADC_TYPEC_L_VOLT_MAX_ADDR                         MT6392_AUXADC_TYPEC_L_4
#define MT6392_PMIC_AUXADC_TYPEC_L_VOLT_MAX_MASK                         0xFFF
#define MT6392_PMIC_AUXADC_TYPEC_L_VOLT_MAX_SHIFT                        0
#define MT6392_PMIC_AUXADC_TYPEC_L_IRQ_EN_MAX_ADDR                       MT6392_AUXADC_TYPEC_L_4
#define MT6392_PMIC_AUXADC_TYPEC_L_IRQ_EN_MAX_MASK                       0x1
#define MT6392_PMIC_AUXADC_TYPEC_L_IRQ_EN_MAX_SHIFT                      12
#define MT6392_PMIC_AUXADC_TYPEC_L_EN_MAX_ADDR                           MT6392_AUXADC_TYPEC_L_4
#define MT6392_PMIC_AUXADC_TYPEC_L_EN_MAX_MASK                           0x1
#define MT6392_PMIC_AUXADC_TYPEC_L_EN_MAX_SHIFT                          13
#define MT6392_PMIC_AUXADC_TYPEC_L_MAX_IRQ_B_ADDR                        MT6392_AUXADC_TYPEC_L_4
#define MT6392_PMIC_AUXADC_TYPEC_L_MAX_IRQ_B_MASK                        0x1
#define MT6392_PMIC_AUXADC_TYPEC_L_MAX_IRQ_B_SHIFT                       15
#define MT6392_PMIC_AUXADC_TYPEC_L_VOLT_MIN_ADDR                         MT6392_AUXADC_TYPEC_L_5
#define MT6392_PMIC_AUXADC_TYPEC_L_VOLT_MIN_MASK                         0xFFF
#define MT6392_PMIC_AUXADC_TYPEC_L_VOLT_MIN_SHIFT                        0
#define MT6392_PMIC_AUXADC_TYPEC_L_IRQ_EN_MIN_ADDR                       MT6392_AUXADC_TYPEC_L_5
#define MT6392_PMIC_AUXADC_TYPEC_L_IRQ_EN_MIN_MASK                       0x1
#define MT6392_PMIC_AUXADC_TYPEC_L_IRQ_EN_MIN_SHIFT                      12
#define MT6392_PMIC_AUXADC_TYPEC_L_EN_MIN_ADDR                           MT6392_AUXADC_TYPEC_L_5
#define MT6392_PMIC_AUXADC_TYPEC_L_EN_MIN_MASK                           0x1
#define MT6392_PMIC_AUXADC_TYPEC_L_EN_MIN_SHIFT                          13
#define MT6392_PMIC_AUXADC_TYPEC_L_MIN_IRQ_B_ADDR                        MT6392_AUXADC_TYPEC_L_5
#define MT6392_PMIC_AUXADC_TYPEC_L_MIN_IRQ_B_MASK                        0x1
#define MT6392_PMIC_AUXADC_TYPEC_L_MIN_IRQ_B_SHIFT                       15
#define MT6392_PMIC_AUXADC_TYPEC_L_DEBOUNCE_COUNT_MAX_ADDR               MT6392_AUXADC_TYPEC_L_6
#define MT6392_PMIC_AUXADC_TYPEC_L_DEBOUNCE_COUNT_MAX_MASK               0x1FF
#define MT6392_PMIC_AUXADC_TYPEC_L_DEBOUNCE_COUNT_MAX_SHIFT              0
#define MT6392_PMIC_AUXADC_TYPEC_L_DEBOUNCE_COUNT_MIN_ADDR               MT6392_AUXADC_TYPEC_L_7
#define MT6392_PMIC_AUXADC_TYPEC_L_DEBOUNCE_COUNT_MIN_MASK               0x1FF
#define MT6392_PMIC_AUXADC_TYPEC_L_DEBOUNCE_COUNT_MIN_SHIFT              0
#define MT6392_PMIC_AUXADC_NAG_PRD_15_0_ADDR                             MT6392_AUXADC_NAG_9
#define MT6392_PMIC_AUXADC_NAG_PRD_15_0_MASK                             0xFFFF
#define MT6392_PMIC_AUXADC_NAG_PRD_15_0_SHIFT                            0
#define MT6392_PMIC_TYPE_C_PHY_RG_CC_RP_SEL_ADDR                         MT6392_TYPE_C_PHY_RG_0
#define MT6392_PMIC_TYPE_C_PHY_RG_CC_RP_SEL_MASK                         0x3
#define MT6392_PMIC_TYPE_C_PHY_RG_CC_RP_SEL_SHIFT                        0
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC_V2I_BYPASS_ADDR                 MT6392_TYPE_C_PHY_RG_0
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC_V2I_BYPASS_MASK                 0x1
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC_V2I_BYPASS_SHIFT                2
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC_MPX_SEL_ADDR                    MT6392_TYPE_C_PHY_RG_0
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC_MPX_SEL_MASK                    0xFF
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC_MPX_SEL_SHIFT                   8
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC_RESERVE_ADDR                    MT6392_TYPE_C_PHY_RG_CC_RESERVE_CSR
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC_RESERVE_MASK                    0xFF
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC_RESERVE_SHIFT                   0
#define MT6392_PMIC_REG_TYPE_C_VCMP_CC2_SW_SEL_ST_CNT_VAL_ADDR           MT6392_TYPE_C_VCMP_CTRL
#define MT6392_PMIC_REG_TYPE_C_VCMP_CC2_SW_SEL_ST_CNT_VAL_MASK           0x1F
#define MT6392_PMIC_REG_TYPE_C_VCMP_CC2_SW_SEL_ST_CNT_VAL_SHIFT          0
#define MT6392_PMIC_REG_TYPE_C_VCMP_BIAS_EN_ST_CNT_VAL_ADDR              MT6392_TYPE_C_VCMP_CTRL
#define MT6392_PMIC_REG_TYPE_C_VCMP_BIAS_EN_ST_CNT_VAL_MASK              0x3
#define MT6392_PMIC_REG_TYPE_C_VCMP_BIAS_EN_ST_CNT_VAL_SHIFT             5
#define MT6392_PMIC_REG_TYPE_C_VCMP_DAC_EN_ST_CNT_VAL_ADDR               MT6392_TYPE_C_VCMP_CTRL
#define MT6392_PMIC_REG_TYPE_C_VCMP_DAC_EN_ST_CNT_VAL_MASK               0x1
#define MT6392_PMIC_REG_TYPE_C_VCMP_DAC_EN_ST_CNT_VAL_SHIFT              7
#define MT6392_PMIC_REG_TYPE_C_PORT_SUPPORT_ROLE_ADDR                    MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_PORT_SUPPORT_ROLE_MASK                    0x3
#define MT6392_PMIC_REG_TYPE_C_PORT_SUPPORT_ROLE_SHIFT                   0
#define MT6392_PMIC_REG_TYPE_C_ADC_EN_ADDR                               MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_ADC_EN_MASK                               0x1
#define MT6392_PMIC_REG_TYPE_C_ADC_EN_SHIFT                              2
#define MT6392_PMIC_REG_TYPE_C_ACC_EN_ADDR                               MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_ACC_EN_MASK                               0x1
#define MT6392_PMIC_REG_TYPE_C_ACC_EN_SHIFT                              3
#define MT6392_PMIC_REG_TYPE_C_AUDIO_ACC_EN_ADDR                         MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_AUDIO_ACC_EN_MASK                         0x1
#define MT6392_PMIC_REG_TYPE_C_AUDIO_ACC_EN_SHIFT                        4
#define MT6392_PMIC_REG_TYPE_C_DEBUG_ACC_EN_ADDR                         MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_DEBUG_ACC_EN_MASK                         0x1
#define MT6392_PMIC_REG_TYPE_C_DEBUG_ACC_EN_SHIFT                        5
#define MT6392_PMIC_REG_TYPE_C_TRY_SRC_ST_EN_ADDR                        MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_TRY_SRC_ST_EN_MASK                        0x1
#define MT6392_PMIC_REG_TYPE_C_TRY_SRC_ST_EN_SHIFT                       6
#define MT6392_PMIC_REG_TYPE_C_TRY_SNK_ST_EN_ADDR                        MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_TRY_SNK_ST_EN_MASK                        0x1
#define MT6392_PMIC_REG_TYPE_C_TRY_SNK_ST_EN_SHIFT                       7
#define MT6392_PMIC_REG_TYPE_C_ATTACH_SRC_2_TRY_WAIT_SNK_ST_EN_ADDR      MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_ATTACH_SRC_2_TRY_WAIT_SNK_ST_EN_MASK      0x1
#define MT6392_PMIC_REG_TYPE_C_ATTACH_SRC_2_TRY_WAIT_SNK_ST_EN_SHIFT     8
#define MT6392_PMIC_REG_TYPE_C_PD2CC_DET_DISABLE_EN_ADDR                 MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_PD2CC_DET_DISABLE_EN_MASK                 0x1
#define MT6392_PMIC_REG_TYPE_C_PD2CC_DET_DISABLE_EN_SHIFT                9
#define MT6392_PMIC_REG_TYPE_C_ATTACH_SRC_OPEN_PDDEBOUNCE_EN_ADDR        MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_ATTACH_SRC_OPEN_PDDEBOUNCE_EN_MASK        0x1
#define MT6392_PMIC_REG_TYPE_C_ATTACH_SRC_OPEN_PDDEBOUNCE_EN_SHIFT       10
#define MT6392_PMIC_REG_TYPE_C_DISABLE_ST_RD_EN_ADDR                     MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_DISABLE_ST_RD_EN_MASK                     0x1
#define MT6392_PMIC_REG_TYPE_C_DISABLE_ST_RD_EN_SHIFT                    11
#define MT6392_PMIC_REG_TYPE_C_DA_CC_SACLK_SW_EN_ADDR                    MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_DA_CC_SACLK_SW_EN_MASK                    0x1
#define MT6392_PMIC_REG_TYPE_C_DA_CC_SACLK_SW_EN_SHIFT                   12
#define MT6392_PMIC_REG_TYPE_C_TRY_WAIT_SRC2ATTACH_SRC_DEB_SEL_ADDR      MT6392_TYPE_C_CTRL
#define MT6392_PMIC_REG_TYPE_C_TRY_WAIT_SRC2ATTACH_SRC_DEB_SEL_MASK      0x1
#define MT6392_PMIC_REG_TYPE_C_TRY_WAIT_SRC2ATTACH_SRC_DEB_SEL_SHIFT     13
#define MT6392_PMIC_W1_TYPE_C_SW_ENT_DISABLE_CMD_ADDR                    MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_W1_TYPE_C_SW_ENT_DISABLE_CMD_MASK                    0x1
#define MT6392_PMIC_W1_TYPE_C_SW_ENT_DISABLE_CMD_SHIFT                   0
#define MT6392_PMIC_W1_TYPE_C_SW_ENT_UNATCH_SRC_CMD_ADDR                 MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_W1_TYPE_C_SW_ENT_UNATCH_SRC_CMD_MASK                 0x1
#define MT6392_PMIC_W1_TYPE_C_SW_ENT_UNATCH_SRC_CMD_SHIFT                1
#define MT6392_PMIC_W1_TYPE_C_SW_ENT_UNATCH_SNK_CMD_ADDR                 MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_W1_TYPE_C_SW_ENT_UNATCH_SNK_CMD_MASK                 0x1
#define MT6392_PMIC_W1_TYPE_C_SW_ENT_UNATCH_SNK_CMD_SHIFT                2
#define MT6392_PMIC_W1_TYPE_C_SW_PR_SWAP_INDICATE_CMD_ADDR               MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_W1_TYPE_C_SW_PR_SWAP_INDICATE_CMD_MASK               0x1
#define MT6392_PMIC_W1_TYPE_C_SW_PR_SWAP_INDICATE_CMD_SHIFT              3
#define MT6392_PMIC_W1_TYPE_C_SW_VCONN_SWAP_INDICATE_CMD_ADDR            MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_W1_TYPE_C_SW_VCONN_SWAP_INDICATE_CMD_MASK            0x1
#define MT6392_PMIC_W1_TYPE_C_SW_VCONN_SWAP_INDICATE_CMD_SHIFT           4
#define MT6392_PMIC_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_DEFAULT_CMD_ADDR     MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_DEFAULT_CMD_MASK     0x1
#define MT6392_PMIC_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_DEFAULT_CMD_SHIFT    5
#define MT6392_PMIC_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_15_CMD_ADDR          MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_15_CMD_MASK          0x1
#define MT6392_PMIC_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_15_CMD_SHIFT         6
#define MT6392_PMIC_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_30_CMD_ADDR          MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_30_CMD_MASK          0x1
#define MT6392_PMIC_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_30_CMD_SHIFT         7
#define MT6392_PMIC_TYPE_C_SW_VBUS_PRESENT_ADDR                          MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_TYPE_C_SW_VBUS_PRESENT_MASK                          0x1
#define MT6392_PMIC_TYPE_C_SW_VBUS_PRESENT_SHIFT                         8
#define MT6392_PMIC_TYPE_C_SW_DA_DRIVE_VCONN_EN_ADDR                     MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_TYPE_C_SW_DA_DRIVE_VCONN_EN_MASK                     0x1
#define MT6392_PMIC_TYPE_C_SW_DA_DRIVE_VCONN_EN_SHIFT                    9
#define MT6392_PMIC_TYPE_C_SW_VBUS_DET_DIS_ADDR                          MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_TYPE_C_SW_VBUS_DET_DIS_MASK                          0x1
#define MT6392_PMIC_TYPE_C_SW_VBUS_DET_DIS_SHIFT                         10
#define MT6392_PMIC_TYPE_C_SW_CC_DET_DIS_ADDR                            MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_TYPE_C_SW_CC_DET_DIS_MASK                            0x1
#define MT6392_PMIC_TYPE_C_SW_CC_DET_DIS_SHIFT                           11
#define MT6392_PMIC_TYPE_C_SW_PD_EN_ADDR                                 MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_TYPE_C_SW_PD_EN_MASK                                 0x1
#define MT6392_PMIC_TYPE_C_SW_PD_EN_SHIFT                                12
#define MT6392_PMIC_W1_TYPE_C_SW_ENT_SNK_PWR_REDETECT_CMD_ADDR           MT6392_TYPE_C_CC_SW_CTRL
#define MT6392_PMIC_W1_TYPE_C_SW_ENT_SNK_PWR_REDETECT_CMD_MASK           0x1
#define MT6392_PMIC_W1_TYPE_C_SW_ENT_SNK_PWR_REDETECT_CMD_SHIFT          15
#define MT6392_PMIC_REG_TYPE_C_CC_VOL_PERIODIC_MEAS_VAL_ADDR             MT6392_TYPE_C_CC_VOL_PERIODIC_MEAS_VAL
#define MT6392_PMIC_REG_TYPE_C_CC_VOL_PERIODIC_MEAS_VAL_MASK             0x1FFF
#define MT6392_PMIC_REG_TYPE_C_CC_VOL_PERIODIC_MEAS_VAL_SHIFT            0
#define MT6392_PMIC_REG_TYPE_C_CC_VOL_CC_DEBOUNCE_CNT_VAL_ADDR           MT6392_TYPE_C_CC_VOL_DEBOUCE_CNT_VAL
#define MT6392_PMIC_REG_TYPE_C_CC_VOL_CC_DEBOUNCE_CNT_VAL_MASK           0xFF
#define MT6392_PMIC_REG_TYPE_C_CC_VOL_CC_DEBOUNCE_CNT_VAL_SHIFT          0
#define MT6392_PMIC_REG_TYPE_C_CC_VOL_PD_DEBOUNCE_CNT_VAL_ADDR           MT6392_TYPE_C_CC_VOL_DEBOUCE_CNT_VAL
#define MT6392_PMIC_REG_TYPE_C_CC_VOL_PD_DEBOUNCE_CNT_VAL_MASK           0x1F
#define MT6392_PMIC_REG_TYPE_C_CC_VOL_PD_DEBOUNCE_CNT_VAL_SHIFT          8
#define MT6392_PMIC_REG_TYPE_C_DRP_SRC_CNT_VAL_0_ADDR                    MT6392_TYPE_C_DRP_SRC_CNT_VAL_0
#define MT6392_PMIC_REG_TYPE_C_DRP_SRC_CNT_VAL_0_MASK                    0xFFFF
#define MT6392_PMIC_REG_TYPE_C_DRP_SRC_CNT_VAL_0_SHIFT                   0
#define MT6392_PMIC_REG_TYPE_C_DRP_SNK_CNT_VAL_0_ADDR                    MT6392_TYPE_C_DRP_SNK_CNT_VAL_0
#define MT6392_PMIC_REG_TYPE_C_DRP_SNK_CNT_VAL_0_MASK                    0xFFFF
#define MT6392_PMIC_REG_TYPE_C_DRP_SNK_CNT_VAL_0_SHIFT                   0
#define MT6392_PMIC_REG_TYPE_C_DRP_TRY_CNT_VAL_0_ADDR                    MT6392_TYPE_C_DRP_TRY_CNT_VAL_0
#define MT6392_PMIC_REG_TYPE_C_DRP_TRY_CNT_VAL_0_MASK                    0xFFFF
#define MT6392_PMIC_REG_TYPE_C_DRP_TRY_CNT_VAL_0_SHIFT                   0
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VOPEN_DEFAULT_DAC_VAL_ADDR         MT6392_TYPE_C_CC_SRC_DEFAULT_DAC_VAL
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VOPEN_DEFAULT_DAC_VAL_MASK         0x3F
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VOPEN_DEFAULT_DAC_VAL_SHIFT        0
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VRD_DEFAULT_DAC_VAL_ADDR           MT6392_TYPE_C_CC_SRC_DEFAULT_DAC_VAL
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VRD_DEFAULT_DAC_VAL_MASK           0x3F
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VRD_DEFAULT_DAC_VAL_SHIFT          8
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VOPEN_15_DAC_VAL_ADDR              MT6392_TYPE_C_CC_SRC_15_DAC_VAL
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VOPEN_15_DAC_VAL_MASK              0x3F
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VOPEN_15_DAC_VAL_SHIFT             0
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VRD_15_DAC_VAL_ADDR                MT6392_TYPE_C_CC_SRC_15_DAC_VAL
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VRD_15_DAC_VAL_MASK                0x3F
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VRD_15_DAC_VAL_SHIFT               8
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VOPEN_30_DAC_VAL_ADDR              MT6392_TYPE_C_CC_SRC_30_DAC_VAL
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VOPEN_30_DAC_VAL_MASK              0x3F
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VOPEN_30_DAC_VAL_SHIFT             0
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VRD_30_DAC_VAL_ADDR                MT6392_TYPE_C_CC_SRC_30_DAC_VAL
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VRD_30_DAC_VAL_MASK                0x3F
#define MT6392_PMIC_REG_TYPE_C_CC_SRC_VRD_30_DAC_VAL_SHIFT               8
#define MT6392_PMIC_REG_TYPE_C_CC_SNK_VRP30_DAC_VAL_ADDR                 MT6392_TYPE_C_CC_SNK_DAC_VAL_0
#define MT6392_PMIC_REG_TYPE_C_CC_SNK_VRP30_DAC_VAL_MASK                 0x3F
#define MT6392_PMIC_REG_TYPE_C_CC_SNK_VRP30_DAC_VAL_SHIFT                0
#define MT6392_PMIC_REG_TYPE_C_CC_SNK_VRP15_DAC_VAL_ADDR                 MT6392_TYPE_C_CC_SNK_DAC_VAL_0
#define MT6392_PMIC_REG_TYPE_C_CC_SNK_VRP15_DAC_VAL_MASK                 0x3F
#define MT6392_PMIC_REG_TYPE_C_CC_SNK_VRP15_DAC_VAL_SHIFT                8
#define MT6392_PMIC_REG_TYPE_C_CC_SNK_VRPUSB_DAC_VAL_ADDR                MT6392_TYPE_C_CC_SNK_DAC_VAL_1
#define MT6392_PMIC_REG_TYPE_C_CC_SNK_VRPUSB_DAC_VAL_MASK                0x3F
#define MT6392_PMIC_REG_TYPE_C_CC_SNK_VRPUSB_DAC_VAL_SHIFT               0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_SRC_INTR_EN_ADDR            MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_SRC_INTR_EN_MASK            0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_SRC_INTR_EN_SHIFT           0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_SNK_INTR_EN_ADDR            MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_SNK_INTR_EN_MASK            0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_SNK_INTR_EN_SHIFT           1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_AUDIO_ACC_INTR_EN_ADDR             MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_AUDIO_ACC_INTR_EN_MASK             0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_AUDIO_ACC_INTR_EN_SHIFT            2
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_DISABLE_INTR_EN_ADDR               MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_DISABLE_INTR_EN_MASK               0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_DISABLE_INTR_EN_SHIFT              3
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_UNATTACH_SRC_INTR_EN_ADDR          MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_UNATTACH_SRC_INTR_EN_MASK          0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_UNATTACH_SRC_INTR_EN_SHIFT         4
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_UNATTACH_SNK_INTR_EN_ADDR          MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_UNATTACH_SNK_INTR_EN_MASK          0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_UNATTACH_SNK_INTR_EN_SHIFT         5
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_WAIT_SRC_INTR_EN_ADDR       MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_WAIT_SRC_INTR_EN_MASK       0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_WAIT_SRC_INTR_EN_SHIFT      6
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_WAIT_SNK_INTR_EN_ADDR       MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_WAIT_SNK_INTR_EN_MASK       0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_WAIT_SNK_INTR_EN_SHIFT      7
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_TRY_SRC_INTR_EN_ADDR               MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_TRY_SRC_INTR_EN_MASK               0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_TRY_SRC_INTR_EN_SHIFT              8
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_TRY_WAIT_SNK_INTR_EN_ADDR          MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_TRY_WAIT_SNK_INTR_EN_MASK          0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_TRY_WAIT_SNK_INTR_EN_SHIFT         9
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_UNATTACH_ACC_INTR_EN_ADDR          MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_UNATTACH_ACC_INTR_EN_MASK          0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_UNATTACH_ACC_INTR_EN_SHIFT         10
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_WAIT_ACC_INTR_EN_ADDR       MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_WAIT_ACC_INTR_EN_MASK       0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_ATTACH_WAIT_ACC_INTR_EN_SHIFT      11
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_TRY_SNK_INTR_EN_ADDR               MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_TRY_SNK_INTR_EN_MASK               0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_TRY_SNK_INTR_EN_SHIFT              12
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_TRY_WAIT_SRC_INTR_EN_ADDR          MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_TRY_WAIT_SRC_INTR_EN_MASK          0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_TRY_WAIT_SRC_INTR_EN_SHIFT         13
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_DBG_ACC_SRC_INTR_EN_ADDR           MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_DBG_ACC_SRC_INTR_EN_MASK           0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_DBG_ACC_SRC_INTR_EN_SHIFT          14
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_DBG_ACC_SNK_INTR_EN_ADDR           MT6392_TYPE_C_INTR_EN_0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_DBG_ACC_SNK_INTR_EN_MASK           0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_DBG_ACC_SNK_INTR_EN_SHIFT          15
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_IDLE_INTR_EN_ADDR          MT6392_TYPE_C_INTR_EN_2
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_IDLE_INTR_EN_MASK          0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_IDLE_INTR_EN_SHIFT         0
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_DEFAULT_INTR_EN_ADDR       MT6392_TYPE_C_INTR_EN_2
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_DEFAULT_INTR_EN_MASK       0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_DEFAULT_INTR_EN_SHIFT      1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_15_INTR_EN_ADDR            MT6392_TYPE_C_INTR_EN_2
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_15_INTR_EN_MASK            0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_15_INTR_EN_SHIFT           2
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_30_INTR_EN_ADDR            MT6392_TYPE_C_INTR_EN_2
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_30_INTR_EN_MASK            0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_30_INTR_EN_SHIFT           3
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_REDETECT_INTR_EN_ADDR      MT6392_TYPE_C_INTR_EN_2
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_REDETECT_INTR_EN_MASK      0x1
#define MT6392_PMIC_REG_TYPE_C_CC_ENT_SNK_PWR_REDETECT_INTR_EN_SHIFT     4
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_SRC_INTR_ADDR                   MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_SRC_INTR_MASK                   0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_SRC_INTR_SHIFT                  0
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_SNK_INTR_ADDR                   MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_SNK_INTR_MASK                   0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_SNK_INTR_SHIFT                  1
#define MT6392_PMIC_TYPE_C_CC_ENT_AUDIO_ACC_INTR_ADDR                    MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_AUDIO_ACC_INTR_MASK                    0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_AUDIO_ACC_INTR_SHIFT                   2
#define MT6392_PMIC_TYPE_C_CC_ENT_DISABLE_INTR_ADDR                      MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_DISABLE_INTR_MASK                      0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_DISABLE_INTR_SHIFT                     3
#define MT6392_PMIC_TYPE_C_CC_ENT_UNATTACH_SRC_INTR_ADDR                 MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_UNATTACH_SRC_INTR_MASK                 0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_UNATTACH_SRC_INTR_SHIFT                4
#define MT6392_PMIC_TYPE_C_CC_ENT_UNATTACH_SNK_INTR_ADDR                 MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_UNATTACH_SNK_INTR_MASK                 0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_UNATTACH_SNK_INTR_SHIFT                5
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_WAIT_SRC_INTR_ADDR              MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_WAIT_SRC_INTR_MASK              0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_WAIT_SRC_INTR_SHIFT             6
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_WAIT_SNK_INTR_ADDR              MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_WAIT_SNK_INTR_MASK              0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_WAIT_SNK_INTR_SHIFT             7
#define MT6392_PMIC_TYPE_C_CC_ENT_TRY_SRC_INTR_ADDR                      MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_TRY_SRC_INTR_MASK                      0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_TRY_SRC_INTR_SHIFT                     8
#define MT6392_PMIC_TYPE_C_CC_ENT_TRY_WAIT_SNK_INTR_ADDR                 MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_TRY_WAIT_SNK_INTR_MASK                 0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_TRY_WAIT_SNK_INTR_SHIFT                9
#define MT6392_PMIC_TYPE_C_CC_ENT_UNATTACH_ACC_INTR_ADDR                 MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_UNATTACH_ACC_INTR_MASK                 0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_UNATTACH_ACC_INTR_SHIFT                10
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_WAIT_ACC_INTR_ADDR              MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_WAIT_ACC_INTR_MASK              0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_ATTACH_WAIT_ACC_INTR_SHIFT             11
#define MT6392_PMIC_TYPE_C_CC_ENT_TRY_SNK_INTR_ADDR                      MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_TRY_SNK_INTR_MASK                      0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_TRY_SNK_INTR_SHIFT                     12
#define MT6392_PMIC_TYPE_C_CC_ENT_TRY_WAIT_SRC_INTR_ADDR                 MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_TRY_WAIT_SRC_INTR_MASK                 0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_TRY_WAIT_SRC_INTR_SHIFT                13
#define MT6392_PMIC_TYPE_C_CC_ENT_DBG_ACC_SRC_INTR_ADDR                  MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_DBG_ACC_SRC_INTR_MASK                  0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_DBG_ACC_SRC_INTR_SHIFT                 14
#define MT6392_PMIC_TYPE_C_CC_ENT_DBG_ACC_SNK_INTR_ADDR                  MT6392_TYPE_C_INTR_0
#define MT6392_PMIC_TYPE_C_CC_ENT_DBG_ACC_SNK_INTR_MASK                  0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_DBG_ACC_SNK_INTR_SHIFT                 15
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_IDLE_INTR_ADDR                 MT6392_TYPE_C_INTR_2
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_IDLE_INTR_MASK                 0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_IDLE_INTR_SHIFT                0
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_DEFAULT_INTR_ADDR              MT6392_TYPE_C_INTR_2
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_DEFAULT_INTR_MASK              0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_DEFAULT_INTR_SHIFT             1
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_15_INTR_ADDR                   MT6392_TYPE_C_INTR_2
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_15_INTR_MASK                   0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_15_INTR_SHIFT                  2
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_30_INTR_ADDR                   MT6392_TYPE_C_INTR_2
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_30_INTR_MASK                   0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_30_INTR_SHIFT                  3
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_REDETECT_INTR_ADDR             MT6392_TYPE_C_INTR_2
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_REDETECT_INTR_MASK             0x1
#define MT6392_PMIC_TYPE_C_CC_ENT_SNK_PWR_REDETECT_INTR_SHIFT            4
#define MT6392_PMIC_RO_TYPE_C_CC_ST_ADDR                                 MT6392_TYPE_C_CC_STATUS
#define MT6392_PMIC_RO_TYPE_C_CC_ST_MASK                                 0xF
#define MT6392_PMIC_RO_TYPE_C_CC_ST_SHIFT                                0
#define MT6392_PMIC_RO_TYPE_C_ROUTED_CC_ADDR                             MT6392_TYPE_C_CC_STATUS
#define MT6392_PMIC_RO_TYPE_C_ROUTED_CC_MASK                             0x1
#define MT6392_PMIC_RO_TYPE_C_ROUTED_CC_SHIFT                            15
#define MT6392_PMIC_RO_TYPE_C_CC_SNK_PWR_ST_ADDR                         MT6392_TYPE_C_PWR_STATUS
#define MT6392_PMIC_RO_TYPE_C_CC_SNK_PWR_ST_MASK                         0x7
#define MT6392_PMIC_RO_TYPE_C_CC_SNK_PWR_ST_SHIFT                        0
#define MT6392_PMIC_RO_TYPE_C_CC_PWR_ROLE_ADDR                           MT6392_TYPE_C_PWR_STATUS
#define MT6392_PMIC_RO_TYPE_C_CC_PWR_ROLE_MASK                           0x1
#define MT6392_PMIC_RO_TYPE_C_CC_PWR_ROLE_SHIFT                          4
#define MT6392_PMIC_RO_TYPE_C_DRIVE_VCONN_CAPABLE_ADDR                   MT6392_TYPE_C_PWR_STATUS
#define MT6392_PMIC_RO_TYPE_C_DRIVE_VCONN_CAPABLE_MASK                   0x1
#define MT6392_PMIC_RO_TYPE_C_DRIVE_VCONN_CAPABLE_SHIFT                  5
#define MT6392_PMIC_RO_TYPE_C_AD_CC_CMP_OUT_ADDR                         MT6392_TYPE_C_PWR_STATUS
#define MT6392_PMIC_RO_TYPE_C_AD_CC_CMP_OUT_MASK                         0x1
#define MT6392_PMIC_RO_TYPE_C_AD_CC_CMP_OUT_SHIFT                        6
#define MT6392_PMIC_RO_AD_CC_VUSB33_RDY_ADDR                             MT6392_TYPE_C_PWR_STATUS
#define MT6392_PMIC_RO_AD_CC_VUSB33_RDY_MASK                             0x1
#define MT6392_PMIC_RO_AD_CC_VUSB33_RDY_SHIFT                            7
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC1_RPDE_ADDR                      MT6392_TYPE_C_PHY_RG_CC1_RESISTENCE_0
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC1_RPDE_MASK                      0x7
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC1_RPDE_SHIFT                     0
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC1_RP15_ADDR                      MT6392_TYPE_C_PHY_RG_CC1_RESISTENCE_0
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC1_RP15_MASK                      0x1F
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC1_RP15_SHIFT                     8
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC1_RP3_ADDR                       MT6392_TYPE_C_PHY_RG_CC1_RESISTENCE_1
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC1_RP3_MASK                       0x1F
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC1_RP3_SHIFT                      0
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC1_RD_ADDR                        MT6392_TYPE_C_PHY_RG_CC1_RESISTENCE_1
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC1_RD_MASK                        0x1F
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC1_RD_SHIFT                       8
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC2_RPDE_ADDR                      MT6392_TYPE_C_PHY_RG_CC2_RESISTENCE_0
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC2_RPDE_MASK                      0x7
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC2_RPDE_SHIFT                     0
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC2_RP15_ADDR                      MT6392_TYPE_C_PHY_RG_CC2_RESISTENCE_0
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC2_RP15_MASK                      0x1F
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC2_RP15_SHIFT                     8
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC2_RP3_ADDR                       MT6392_TYPE_C_PHY_RG_CC2_RESISTENCE_1
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC2_RP3_MASK                       0x1F
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC2_RP3_SHIFT                      0
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC2_RD_ADDR                        MT6392_TYPE_C_PHY_RG_CC2_RESISTENCE_1
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC2_RD_MASK                        0x1F
#define MT6392_PMIC_REG_TYPE_C_PHY_RG_CC2_RD_SHIFT                       8
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_RCC1_ADDR          MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_RCC1_MASK          0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_RCC1_SHIFT         0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_RCC2_ADDR          MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_RCC2_MASK          0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_RCC2_SHIFT         1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_LEV_EN_ADDR        MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_LEV_EN_MASK        0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_LEV_EN_SHIFT       2
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SW_SEL_ADDR        MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SW_SEL_MASK        0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SW_SEL_SHIFT       3
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_BIAS_EN_ADDR       MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_BIAS_EN_MASK       0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_BIAS_EN_SHIFT      4
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_LPF_EN_ADDR        MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_LPF_EN_MASK        0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_LPF_EN_SHIFT       5
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_ADCSW_EN_ADDR      MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_ADCSW_EN_MASK      0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_ADCSW_EN_SHIFT     6
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SASW_EN_ADDR       MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SASW_EN_MASK       0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SASW_EN_SHIFT      7
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_EN_ADDR        MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_EN_MASK        0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_EN_SHIFT       8
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SACLK_ADDR         MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SACLK_MASK         0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SACLK_SHIFT        9
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_IN_ADDR        MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_IN_MASK        0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_IN_SHIFT       10
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RPCC1_EN_ADDR         MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RPCC1_EN_MASK         0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RPCC1_EN_SHIFT        0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RDCC1_EN_ADDR         MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RDCC1_EN_MASK         0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RDCC1_EN_SHIFT        1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RACC1_EN_ADDR         MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RACC1_EN_MASK         0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RACC1_EN_SHIFT        2
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RPCC2_EN_ADDR         MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RPCC2_EN_MASK         0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RPCC2_EN_SHIFT        3
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RDCC2_EN_ADDR         MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RDCC2_EN_MASK         0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RDCC2_EN_SHIFT        4
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RACC2_EN_ADDR         MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RACC2_EN_MASK         0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RACC2_EN_SHIFT        5
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_LEV_EN_ADDR           MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_LEV_EN_MASK           0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_LEV_EN_SHIFT          6
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SW_SEL_ADDR           MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SW_SEL_MASK           0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SW_SEL_SHIFT          7
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_BIAS_EN_ADDR          MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_BIAS_EN_MASK          0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_BIAS_EN_SHIFT         8
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_LPF_EN_ADDR           MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_LPF_EN_MASK           0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_LPF_EN_SHIFT          9
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_ADCSW_EN_ADDR         MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_ADCSW_EN_MASK         0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_ADCSW_EN_SHIFT        10
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SASW_EN_ADDR          MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SASW_EN_MASK          0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SASW_EN_SHIFT         11
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_EN_ADDR           MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_EN_MASK           0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_EN_SHIFT          12
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SACLK_ADDR            MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SACLK_MASK            0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SACLK_SHIFT           13
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_IN_ADDR           MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_IN_MASK           0x3F
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_IN_SHIFT          0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_CAL_ADDR       MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_CAL_MASK       0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_CAL_SHIFT      0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_GAIN_CAL_ADDR  MT6392_TYPE_C_CC_SW_FORCE_MODE_ENABLE_1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_GAIN_CAL_MASK  0x1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_GAIN_CAL_SHIFT 1
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_CAL_ADDR          MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_2
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_CAL_MASK          0xF
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_CAL_SHIFT         0
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_GAIN_CAL_ADDR     MT6392_TYPE_C_CC_SW_FORCE_MODE_VAL_2
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_GAIN_CAL_MASK     0xF
#define MT6392_PMIC_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_GAIN_CAL_SHIFT    4
#define MT6392_PMIC_TYPE_C_DAC_CAL_START_ADDR                            MT6392_TYPE_C_CC_DAC_CALI_CTRL
#define MT6392_PMIC_TYPE_C_DAC_CAL_START_MASK                            0x1
#define MT6392_PMIC_TYPE_C_DAC_CAL_START_SHIFT                           0
#define MT6392_PMIC_REG_TYPE_C_DAC_CAL_STAGE_ADDR                        MT6392_TYPE_C_CC_DAC_CALI_CTRL
#define MT6392_PMIC_REG_TYPE_C_DAC_CAL_STAGE_MASK                        0x1
#define MT6392_PMIC_REG_TYPE_C_DAC_CAL_STAGE_SHIFT                       1
#define MT6392_PMIC_RO_TYPE_C_DAC_CAL_OK_ADDR                            MT6392_TYPE_C_CC_DAC_CALI_CTRL
#define MT6392_PMIC_RO_TYPE_C_DAC_CAL_OK_MASK                            0x1
#define MT6392_PMIC_RO_TYPE_C_DAC_CAL_OK_SHIFT                           4
#define MT6392_PMIC_RO_TYPE_C_DAC_CAL_FAIL_ADDR                          MT6392_TYPE_C_CC_DAC_CALI_CTRL
#define MT6392_PMIC_RO_TYPE_C_DAC_CAL_FAIL_MASK                          0x1
#define MT6392_PMIC_RO_TYPE_C_DAC_CAL_FAIL_SHIFT                         5
#define MT6392_PMIC_RO_DA_CC_DAC_CAL_ADDR                                MT6392_TYPE_C_CC_DAC_CALI_RESULT
#define MT6392_PMIC_RO_DA_CC_DAC_CAL_MASK                                0xF
#define MT6392_PMIC_RO_DA_CC_DAC_CAL_SHIFT                               0
#define MT6392_PMIC_RO_DA_CC_DAC_GAIN_CAL_ADDR                           MT6392_TYPE_C_CC_DAC_CALI_RESULT
#define MT6392_PMIC_RO_DA_CC_DAC_GAIN_CAL_MASK                           0xF
#define MT6392_PMIC_RO_DA_CC_DAC_GAIN_CAL_SHIFT                          4
#define MT6392_PMIC_REG_TYPE_C_DBG_PORT_SEL_0_ADDR                       MT6392_TYPE_C_DEBUG_PORT_SELECT_0
#define MT6392_PMIC_REG_TYPE_C_DBG_PORT_SEL_0_MASK                       0xFFFF
#define MT6392_PMIC_REG_TYPE_C_DBG_PORT_SEL_0_SHIFT                      0
#define MT6392_PMIC_REG_TYPE_C_DBG_PORT_SEL_1_ADDR                       MT6392_TYPE_C_DEBUG_PORT_SELECT_1
#define MT6392_PMIC_REG_TYPE_C_DBG_PORT_SEL_1_MASK                       0xFFFF
#define MT6392_PMIC_REG_TYPE_C_DBG_PORT_SEL_1_SHIFT                      0
#define MT6392_PMIC_REG_TYPE_C_DBG_MOD_SEL_ADDR                          MT6392_TYPE_C_DEBUG_MODE_SELECT
#define MT6392_PMIC_REG_TYPE_C_DBG_MOD_SEL_MASK                          0xFFFF
#define MT6392_PMIC_REG_TYPE_C_DBG_MOD_SEL_SHIFT                         0
#define MT6392_PMIC_RO_TYPE_C_DBG_OUT_READ_0_ADDR                        MT6392_TYPE_C_DEBUG_OUT_READ_0
#define MT6392_PMIC_RO_TYPE_C_DBG_OUT_READ_0_MASK                        0xFFFF
#define MT6392_PMIC_RO_TYPE_C_DBG_OUT_READ_0_SHIFT                       0
#define MT6392_PMIC_RO_TYPE_C_DBG_OUT_READ_1_ADDR                        MT6392_TYPE_C_DEBUG_OUT_READ_1
#define MT6392_PMIC_RO_TYPE_C_DBG_OUT_READ_1_MASK                        0xFFFF
#define MT6392_PMIC_RO_TYPE_C_DBG_OUT_READ_1_SHIFT                       0
#define MT6392_PMIC_REG_TYPE_C_SW_DBG_PORT_0_ADDR                        MT6392_TYPE_C_SW_DEBUG_PORT_0
#define MT6392_PMIC_REG_TYPE_C_SW_DBG_PORT_0_MASK                        0xFFFF
#define MT6392_PMIC_REG_TYPE_C_SW_DBG_PORT_0_SHIFT                       0
#define MT6392_PMIC_REG_TYPE_C_SW_DBG_PORT_1_ADDR                        MT6392_TYPE_C_SW_DEBUG_PORT_1
#define MT6392_PMIC_REG_TYPE_C_SW_DBG_PORT_1_MASK                        0xFFFF
#define MT6392_PMIC_REG_TYPE_C_SW_DBG_PORT_1_SHIFT                       0

typedef enum {
	PMIC_RG_VCDT_HV_EN,
} PMU_FLAGS_LIST_ENUM;

typedef struct {
	PMU_FLAGS_LIST_ENUM flagname;
	unsigned short offset;
	unsigned short mask;
	unsigned char shift;
} PMU_FLAG_TABLE_ENTRY;

#endif
