 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : synapse_unit
Version: K-2015.06
Date   : Mon Aug 27 09:34:05 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: i_G[1] (input port clocked by i_clk)
  Endpoint: o_syn_weight[1]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synapse_unit       5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  i_G[1] (in)                              0.00       0.00 r
  U91/ZN (INV_X1)                          0.03       0.03 f
  U94/ZN (NOR2_X1)                         0.14       0.16 r
  U120/ZN (AOI22_X1)                       0.05       0.21 f
  U121/ZN (NAND2_X1)                       0.07       0.28 r
  U125/ZN (INV_X1)                         0.05       0.33 f
  U130/ZN (NOR2_X1)                        0.06       0.39 r
  U131/ZN (NOR2_X1)                        0.03       0.42 f
  U132/ZN (AOI221_X1)                      0.09       0.51 r
  U134/ZN (NOR2_X1)                        0.03       0.54 f
  U135/ZN (AOI222_X1)                      0.13       0.67 r
  U139/ZN (AOI222_X1)                      0.05       0.73 f
  U147/ZN (OAI211_X1)                      0.05       0.77 r
  U153/ZN (OAI211_X1)                      0.04       0.81 f
  U154/ZN (NOR3_X1)                        0.09       0.90 r
  U158/ZN (NAND2_X1)                       0.07       0.98 f
  U159/ZN (OAI21_X1)                       0.05       1.02 r
  o_syn_weight[1] (out)                    0.00       1.03 r
  data arrival time                                   1.03

  clock i_clk (rise edge)                  4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                        0.00       4.00
  output external delay                    0.00       4.00
  data required time                                  4.00
  -----------------------------------------------------------
  data required time                                  4.00
  data arrival time                                  -1.03
  -----------------------------------------------------------
  slack (MET)                                         2.97


1
