<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu35p-fsvh2892-2-e</Part>
        <TopModelName>QuantumMonteCarlo</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.242</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>8772876</Best-caseLatency>
            <Average-caseLatency>8908539</Average-caseLatency>
            <Worst-caseLatency>9044202</Worst-caseLatency>
            <Best-caseRealTimeLatency>87.729 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>89.085 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>90.442 ms</Worst-caseRealTimeLatency>
            <Interval-min>8772877</Interval-min>
            <Interval-max>9044203</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <LOOP_STAGE>
                <TripCount>4111</TripCount>
                <Latency>
                    <range>
                        <min>8772874</min>
                        <max>9044200</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>87728740</min>
                        <max>90442000</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>2134</min>
                        <max>2200</max>
                    </range>
                </IterationLatency>
                <LOOP_STEP>
                    <TripCount>64</TripCount>
                    <Latency>2048</Latency>
                    <AbsoluteTimeLatency>20480</AbsoluteTimeLatency>
                    <IterationLatency>32</IterationLatency>
                </LOOP_STEP>
            </LOOP_STAGE>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>128</BRAM_18K>
            <DSP>243</DSP>
            <FF>79167</FF>
            <LUT>146406</LUT>
            <URAM>17</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>19</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>19</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>QuantumMonteCarlo</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>QuantumMonteCarlo</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>QuantumMonteCarlo</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>Jcoup_0_V_TDATA</name>
            <Object>Jcoup_0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2048</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Jcoup_0_V_TVALID</name>
            <Object>Jcoup_0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Jcoup_0_V_TREADY</name>
            <Object>Jcoup_0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>QuantumMonteCarlo</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP_fu_1059</InstName>
                    <ModuleName>QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1059</ID>
                    <BindInstances>add_ln267_fu_88_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1066</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1066</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1080</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1080</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1094</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1094</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1108</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1108</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1122</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1122</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1136</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1136</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1150</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1150</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1164</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1164</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1178</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1178</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1192</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1192</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1206</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1206</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1220</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1220</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1234</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1234</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1248</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1248</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1262</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1262</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_1276</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1276</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1290</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1290</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1309</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1309</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1328</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1328</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1347</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1347</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1366</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1366</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1385</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1385</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1404</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1404</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1423</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1423</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1442</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1442</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1461</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1461</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1480</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1480</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1499</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1499</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1518</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1518</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1537</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1537</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1556</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1556</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_1575</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1575</ID>
                    <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U15 fsub_32ns_32ns_32_3_full_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U17 add_ln138_fu_268_p2 sub_ln138_fu_306_p2 fmul_32ns_32ns_32_2_max_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarlo_Pipeline_SHIFT_JcoupLocal_fu_1594</InstName>
                    <ModuleName>QuantumMonteCarlo_Pipeline_SHIFT_JcoupLocal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1594</ID>
                    <BindInstances>add_ln316_fu_367_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>JcoupLocal_0_0_U JcoupLocal_1_0_U JcoupLocal_2_0_U JcoupLocal_3_0_U JcoupLocal_4_0_U JcoupLocal_5_0_U JcoupLocal_6_0_U JcoupLocal_7_0_U JcoupLocal_8_0_U JcoupLocal_9_0_U JcoupLocal_10_0_U JcoupLocal_11_0_U JcoupLocal_12_0_U JcoupLocal_13_0_U JcoupLocal_14_0_U JcoupLocal_15_0_U fmul_32ns_32ns_32_2_max_dsp_1_U49 stage_2_fu_1634_p2 add_ln255_fu_1840_p2 sub_ln255_fu_1878_p2 offset_1_fu_1649_p2 spinOffset_1_fu_1916_p2 add_ln255_1_fu_1930_p2 sub_ln255_1_fu_1968_p2 offset_2_fu_1669_p2 spinOffset_2_fu_2036_p2 add_ln255_2_fu_2049_p2 sub_ln255_2_fu_2087_p2 offset_3_fu_1689_p2 spinOffset_3_fu_2125_p2 add_ln255_3_fu_2138_p2 sub_ln255_3_fu_2176_p2 offset_4_fu_1709_p2 spinOffset_4_fu_2244_p2 add_ln255_4_fu_2257_p2 sub_ln255_4_fu_2295_p2 offset_5_fu_1729_p2 spinOffset_5_fu_2333_p2 add_ln255_5_fu_2346_p2 sub_ln255_5_fu_2384_p2 offset_6_fu_1749_p2 spinOffset_6_fu_2452_p2 add_ln255_6_fu_2465_p2 sub_ln255_6_fu_2503_p2 offset_7_fu_1769_p2 spinOffset_7_fu_2541_p2 add_ln255_7_fu_2554_p2 sub_ln255_7_fu_2592_p2 offset_8_fu_1809_p2 spinOffset_8_fu_2660_p2 add_ln255_8_fu_2673_p2 sub_ln255_8_fu_2711_p2 offset_9_fu_2016_p2 spinOffset_9_fu_2749_p2 add_ln255_9_fu_2762_p2 sub_ln255_9_fu_2800_p2 offset_10_fu_2224_p2 spinOffset_10_fu_2868_p2 add_ln255_10_fu_2881_p2 sub_ln255_10_fu_2919_p2 offset_11_fu_2432_p2 spinOffset_11_fu_2957_p2 add_ln255_11_fu_2970_p2 sub_ln255_11_fu_3008_p2 offset_12_fu_2640_p2 spinOffset_12_fu_3076_p2 add_ln255_12_fu_3089_p2 sub_ln255_12_fu_3127_p2 offset_13_fu_2848_p2 spinOffset_13_fu_3165_p2 add_ln255_13_fu_3178_p2 sub_ln255_13_fu_3216_p2 offset_14_fu_3056_p2 spinOffset_14_fu_3327_p2 add_ln255_14_fu_3340_p2 sub_ln255_14_fu_3378_p2 offset_15_fu_3259_p2 spinOffset_15_fu_3419_p2 add_ln255_15_fu_3432_p2 sub_ln255_15_fu_3470_p2 JcoupCount_fu_3545_p2 step_1_fu_3577_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP</Name>
            <Loops>
                <READ_NEW_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.800</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_NEW_JCOUP>
                        <Name>READ_NEW_JCOUP</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_NEW_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEW_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_fu_88_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:267" URAM="0" VARIABLE="add_ln267"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TrotterUnit</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.381</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3843</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5801</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:21" URAM="0" VARIABLE="fpBuffer_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:12" URAM="0" VARIABLE="fpBuffer_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U3" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:96" URAM="0" VARIABLE="dHTmp"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TrotterUnitFinal</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.992</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>796</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2019</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U15" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:132" URAM="0" VARIABLE="add4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_3_full_dsp_1_U16" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:130" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U17" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:123" URAM="0" VARIABLE="dHTmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_268_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_306_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:138" URAM="0" VARIABLE="sub_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U17" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:144" URAM="0" VARIABLE="mul"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarlo_Pipeline_SHIFT_JcoupLocal</Name>
            <Loops>
                <SHIFT_JcoupLocal/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.400</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SHIFT_JcoupLocal>
                        <Name>SHIFT_JcoupLocal</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SHIFT_JcoupLocal>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>63</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT_JcoupLocal" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_367_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:316" URAM="0" VARIABLE="add_ln316"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarlo</Name>
            <Loops>
                <LOOP_STAGE>
                    <LOOP_STEP/>
                </LOOP_STAGE>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.242</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8772876</Best-caseLatency>
                    <Average-caseLatency>8908539</Average-caseLatency>
                    <Worst-caseLatency>9044202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>87.729 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>89.085 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.442 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8772877 ~ 9044203</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_STAGE>
                        <Name>LOOP_STAGE</Name>
                        <TripCount>4111</TripCount>
                        <Latency>8772874 ~ 9044200</Latency>
                        <AbsoluteTimeLatency>87.729 ms ~ 90.442 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2134</min>
                                <max>2200</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2134 ~ 2200</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <LOOP_STEP>
                            <Name>LOOP_STEP</Name>
                            <TripCount>64</TripCount>
                            <Latency>2048</Latency>
                            <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                            <IterationLatency>32</IterationLatency>
                            <PipelineDepth>32</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </LOOP_STEP>
                    </LOOP_STAGE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>243</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>79167</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>146406</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>17</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>2</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_0_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_1_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_2_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_3_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_4_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_5_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_6_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_7_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_8_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_9_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_9_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_10_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_10_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_11_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_11_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_12_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_12_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_13_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_13_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_14_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_14_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_15_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_15_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:235" URAM="0" VARIABLE="dHTunnel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="stage_2_fu_1634_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:239" URAM="0" VARIABLE="stage_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_1840_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_fu_1878_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_1_fu_1649_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_1_fu_1916_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_1_fu_1930_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_1_fu_1968_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_2_fu_1669_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_2_fu_2036_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_2_fu_2049_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_2_fu_2087_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_3_fu_1689_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_3_fu_2125_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_3_fu_2138_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_3_fu_2176_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_4_fu_1709_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_4_fu_2244_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_4_fu_2257_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_4_fu_2295_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_5_fu_1729_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_5_fu_2333_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_5_fu_2346_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_5_fu_2384_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_6_fu_1749_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_6_fu_2452_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_6_fu_2465_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_6_fu_2503_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_7_fu_1769_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_7_fu_2541_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_7_fu_2554_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_7_fu_2592_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_8_fu_1809_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_8_fu_2660_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_8_fu_2673_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_8_fu_2711_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_9_fu_2016_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_9_fu_2749_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_9_fu_2762_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_9_fu_2800_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_10_fu_2224_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_10_fu_2868_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_10_fu_2881_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_10_fu_2919_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_11_fu_2432_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_11_fu_2957_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_11_fu_2970_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_11_fu_3008_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_12_fu_2640_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_12_fu_3076_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_12_fu_3089_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_12_fu_3127_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_13_fu_2848_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_13_fu_3165_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_13_fu_3178_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_13_fu_3216_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_14_fu_3056_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_14_fu_3327_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_14_fu_3340_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_14_fu_3378_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="offset_15_fu_3259_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="offset_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOffset_15_fu_3419_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:248" URAM="0" VARIABLE="spinOffset_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_15_fu_3432_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="add_ln255_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_15_fu_3470_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:255" URAM="0" VARIABLE="sub_ln255_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="JcoupCount_fu_3545_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:289" URAM="0" VARIABLE="JcoupCount"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="step_1_fu_3577_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc.cpp:289" URAM="0" VARIABLE="step_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="trotters" index="0" direction="inout" srcType="bool*" srcSize="1">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Jcoup_0" index="1" direction="in" srcType="stream&lt;hls::vector&lt;float, 64&gt;, 0&gt;&amp;" srcSize="2048">
            <hwRefs>
                <hwRef type="interface" interface="Jcoup_0_V" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="h" index="2" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="h" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Jperp" index="3" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Jperp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Beta" index="4" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="logRandomNumber" index="5" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="19" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="trotters_0" offset="512" range="512"/>
                <memorie memorieName="trotters_1" offset="1024" range="512"/>
                <memorie memorieName="trotters_2" offset="1536" range="512"/>
                <memorie memorieName="trotters_3" offset="2048" range="512"/>
                <memorie memorieName="trotters_4" offset="2560" range="512"/>
                <memorie memorieName="trotters_5" offset="3072" range="512"/>
                <memorie memorieName="trotters_6" offset="3584" range="512"/>
                <memorie memorieName="trotters_7" offset="4096" range="512"/>
                <memorie memorieName="trotters_8" offset="4608" range="512"/>
                <memorie memorieName="trotters_9" offset="5120" range="512"/>
                <memorie memorieName="trotters_10" offset="5632" range="512"/>
                <memorie memorieName="trotters_11" offset="6144" range="512"/>
                <memorie memorieName="trotters_12" offset="6656" range="512"/>
                <memorie memorieName="trotters_13" offset="7168" range="512"/>
                <memorie memorieName="trotters_14" offset="7680" range="512"/>
                <memorie memorieName="trotters_15" offset="8192" range="512"/>
                <memorie memorieName="h" offset="16384" range="16384"/>
                <memorie memorieName="logRandomNumber_0" offset="32768" range="16384"/>
                <memorie memorieName="logRandomNumber_1" offset="49152" range="16384"/>
                <memorie memorieName="logRandomNumber_2" offset="65536" range="16384"/>
                <memorie memorieName="logRandomNumber_3" offset="81920" range="16384"/>
                <memorie memorieName="logRandomNumber_4" offset="98304" range="16384"/>
                <memorie memorieName="logRandomNumber_5" offset="114688" range="16384"/>
                <memorie memorieName="logRandomNumber_6" offset="131072" range="16384"/>
                <memorie memorieName="logRandomNumber_7" offset="147456" range="16384"/>
                <memorie memorieName="logRandomNumber_8" offset="163840" range="16384"/>
                <memorie memorieName="logRandomNumber_9" offset="180224" range="16384"/>
                <memorie memorieName="logRandomNumber_10" offset="196608" range="16384"/>
                <memorie memorieName="logRandomNumber_11" offset="212992" range="16384"/>
                <memorie memorieName="logRandomNumber_12" offset="229376" range="16384"/>
                <memorie memorieName="logRandomNumber_13" offset="245760" range="16384"/>
                <memorie memorieName="logRandomNumber_14" offset="262144" range="16384"/>
                <memorie memorieName="logRandomNumber_15" offset="278528" range="16384"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="Jperp" access="W" description="Data signal of Jperp" range="32">
                    <fields>
                        <field offset="0" width="32" name="Jperp" access="W" description="Bit 31 to 0 of Jperp"/>
                    </fields>
                </register>
                <register offset="0x18" name="Beta" access="W" description="Data signal of Beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="Beta" access="W" description="Bit 31 to 0 of Beta"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="512" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1024" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1536" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2048" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2560" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="3072" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="3584" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4096" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4608" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="5120" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="5632" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="6144" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="6656" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="7168" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="7680" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="8192" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16384" argName="h"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="Jperp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="Beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32768" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="49152" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="65536" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="81920" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="98304" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="114688" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="131072" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="147456" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="163840" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="180224" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="196608" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="212992" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="229376" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="245760" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="262144" argName="logRandomNumber"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="278528" argName="logRandomNumber"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:Jcoup_0_V</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="Jcoup_0_V" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="2048" portPrefix="Jcoup_0_V_">
            <ports>
                <port>Jcoup_0_V_TDATA</port>
                <port>Jcoup_0_V_TREADY</port>
                <port>Jcoup_0_V_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="Jcoup_0"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 19, 512, 0</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="Jcoup_0_V">both, 2048, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="trotters">inout, bool*</column>
                    <column name="Jcoup_0">in, stream&lt;hls::vector&lt;float 64&gt; 0&gt;&amp;</column>
                    <column name="h">in, float const *</column>
                    <column name="Jperp">in, float const </column>
                    <column name="Beta">in, float const </column>
                    <column name="logRandomNumber">in, float const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Info</keys>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="trotters">s_axi_control, interface, </column>
                    <column name="Jcoup_0">Jcoup_0_V, interface, </column>
                    <column name="h">s_axi_control h, memory, offset=16384 range=16384</column>
                    <column name="Jperp">s_axi_control Jperp, register, offset=0x10 range=32</column>
                    <column name="Beta">s_axi_control Beta, register, offset=0x18 range=32</column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                    <column name="logRandomNumber">s_axi_control, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

