
10. Alarm Setting Mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006580  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08006710  08006710  00016710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006928  08006928  00020128  2**0
                  CONTENTS
  4 .ARM          00000008  08006928  08006928  00016928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006930  08006930  00020128  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006930  08006930  00016930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006934  08006934  00016934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000128  20000000  08006938  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020128  2**0
                  CONTENTS
 10 .bss          000001c4  20000128  20000128  00020128  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002ec  200002ec  00020128  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020128  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e6fc  00000000  00000000  00020158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cb5  00000000  00000000  0002e854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e70  00000000  00000000  00031510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000cd0  00000000  00000000  00032380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022247  00000000  00000000  00033050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012f0a  00000000  00000000  00055297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c8a44  00000000  00000000  000681a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00130be5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000039a8  00000000  00000000  00130c38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000128 	.word	0x20000128
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080066f8 	.word	0x080066f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000012c 	.word	0x2000012c
 80001cc:	080066f8 	.word	0x080066f8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <_7SEG_GPIO_Init>:
#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b08a      	sub	sp, #40	; 0x28
 8000578:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800057a:	2300      	movs	r3, #0
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	4b6b      	ldr	r3, [pc, #428]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 8000580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000582:	4a6a      	ldr	r2, [pc, #424]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 8000584:	f043 0301 	orr.w	r3, r3, #1
 8000588:	6313      	str	r3, [r2, #48]	; 0x30
 800058a:	4b68      	ldr	r3, [pc, #416]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058e:	f003 0301 	and.w	r3, r3, #1
 8000592:	613b      	str	r3, [r7, #16]
 8000594:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000596:	2300      	movs	r3, #0
 8000598:	60fb      	str	r3, [r7, #12]
 800059a:	4b64      	ldr	r3, [pc, #400]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800059e:	4a63      	ldr	r2, [pc, #396]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005a0:	f043 0304 	orr.w	r3, r3, #4
 80005a4:	6313      	str	r3, [r2, #48]	; 0x30
 80005a6:	4b61      	ldr	r3, [pc, #388]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	f003 0304 	and.w	r3, r3, #4
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	60bb      	str	r3, [r7, #8]
 80005b6:	4b5d      	ldr	r3, [pc, #372]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ba:	4a5c      	ldr	r2, [pc, #368]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005bc:	f043 0308 	orr.w	r3, r3, #8
 80005c0:	6313      	str	r3, [r2, #48]	; 0x30
 80005c2:	4b5a      	ldr	r3, [pc, #360]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	f003 0308 	and.w	r3, r3, #8
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	607b      	str	r3, [r7, #4]
 80005d2:	4b56      	ldr	r3, [pc, #344]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d6:	4a55      	ldr	r2, [pc, #340]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005d8:	f043 0310 	orr.w	r3, r3, #16
 80005dc:	6313      	str	r3, [r2, #48]	; 0x30
 80005de:	4b53      	ldr	r3, [pc, #332]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	f003 0310 	and.w	r3, r3, #16
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80005ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f0:	2301      	movs	r3, #1
 80005f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f4:	2300      	movs	r3, #0
 80005f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f8:	2300      	movs	r3, #0
 80005fa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80005fc:	f107 0314 	add.w	r3, r7, #20
 8000600:	4619      	mov	r1, r3
 8000602:	484b      	ldr	r0, [pc, #300]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000604:	f003 fce2 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8000608:	f44f 7380 	mov.w	r3, #256	; 0x100
 800060c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	4619      	mov	r1, r3
 8000614:	4847      	ldr	r0, [pc, #284]	; (8000734 <_7SEG_GPIO_Init+0x1c0>)
 8000616:	f003 fcd9 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 800061a:	2340      	movs	r3, #64	; 0x40
 800061c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	4619      	mov	r1, r3
 8000624:	4842      	ldr	r0, [pc, #264]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000626:	f003 fcd1 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 800062a:	2320      	movs	r3, #32
 800062c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	4619      	mov	r1, r3
 8000634:	483e      	ldr	r0, [pc, #248]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000636:	f003 fcc9 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 800063a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800063e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8000640:	f107 0314 	add.w	r3, r7, #20
 8000644:	4619      	mov	r1, r3
 8000646:	483c      	ldr	r0, [pc, #240]	; (8000738 <_7SEG_GPIO_Init+0x1c4>)
 8000648:	f003 fcc0 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 800064c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000650:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	4619      	mov	r1, r3
 8000658:	4837      	ldr	r0, [pc, #220]	; (8000738 <_7SEG_GPIO_Init+0x1c4>)
 800065a:	f003 fcb7 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800065e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000662:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8000664:	f107 0314 	add.w	r3, r7, #20
 8000668:	4619      	mov	r1, r3
 800066a:	4831      	ldr	r0, [pc, #196]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 800066c:	f003 fcae 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8000670:	2380      	movs	r3, #128	; 0x80
 8000672:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8000674:	f107 0314 	add.w	r3, r7, #20
 8000678:	4619      	mov	r1, r3
 800067a:	482d      	ldr	r0, [pc, #180]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 800067c:	f003 fca6 	bl	8003fcc <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8000680:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000684:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	4619      	mov	r1, r3
 800068c:	482b      	ldr	r0, [pc, #172]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 800068e:	f003 fc9d 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 8000692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000696:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	4619      	mov	r1, r3
 800069e:	4827      	ldr	r0, [pc, #156]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006a0:	f003 fc94 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 80006a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	4822      	ldr	r0, [pc, #136]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006b2:	f003 fc8b 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80006b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006ba:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80006bc:	f107 0314 	add.w	r3, r7, #20
 80006c0:	4619      	mov	r1, r3
 80006c2:	481e      	ldr	r0, [pc, #120]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006c4:	f003 fc82 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80006c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006cc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	4619      	mov	r1, r3
 80006d4:	4819      	ldr	r0, [pc, #100]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006d6:	f003 fc79 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80006da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006de:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	4619      	mov	r1, r3
 80006e6:	4815      	ldr	r0, [pc, #84]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006e8:	f003 fc70 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80006ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006f0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	4619      	mov	r1, r3
 80006f8:	4810      	ldr	r0, [pc, #64]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006fa:	f003 fc67 	bl	8003fcc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80006fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000702:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	4619      	mov	r1, r3
 800070a:	480c      	ldr	r0, [pc, #48]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 800070c:	f003 fc5e 	bl	8003fcc <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 8000710:	2201      	movs	r2, #1
 8000712:	2100      	movs	r1, #0
 8000714:	2000      	movs	r0, #0
 8000716:	f000 f813 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 800071a:	2201      	movs	r2, #1
 800071c:	2100      	movs	r1, #0
 800071e:	2001      	movs	r0, #1
 8000720:	f000 f80e 	bl	8000740 <_7SEG_SetNumber>
}
 8000724:	bf00      	nop
 8000726:	3728      	adds	r7, #40	; 0x28
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40023800 	.word	0x40023800
 8000730:	40020c00 	.word	0x40020c00
 8000734:	40020000 	.word	0x40020000
 8000738:	40020800 	.word	0x40020800
 800073c:	40021000 	.word	0x40021000

08000740 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	2b00      	cmp	r3, #0
 8000750:	f040 81dc 	bne.w	8000b0c <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8000754:	68b9      	ldr	r1, [r7, #8]
 8000756:	4bcb      	ldr	r3, [pc, #812]	; (8000a84 <_7SEG_SetNumber+0x344>)
 8000758:	fb83 2301 	smull	r2, r3, r3, r1
 800075c:	109a      	asrs	r2, r3, #2
 800075e:	17cb      	asrs	r3, r1, #31
 8000760:	1ad2      	subs	r2, r2, r3
 8000762:	4613      	mov	r3, r2
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	4413      	add	r3, r2
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	1aca      	subs	r2, r1, r3
 800076c:	2a09      	cmp	r2, #9
 800076e:	f200 81ba 	bhi.w	8000ae6 <_7SEG_SetNumber+0x3a6>
 8000772:	a301      	add	r3, pc, #4	; (adr r3, 8000778 <_7SEG_SetNumber+0x38>)
 8000774:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000778:	080007a1 	.word	0x080007a1
 800077c:	080007f3 	.word	0x080007f3
 8000780:	08000845 	.word	0x08000845
 8000784:	08000897 	.word	0x08000897
 8000788:	080008e9 	.word	0x080008e9
 800078c:	0800093b 	.word	0x0800093b
 8000790:	0800098d 	.word	0x0800098d
 8000794:	080009df 	.word	0x080009df
 8000798:	08000a31 	.word	0x08000a31
 800079c:	08000a95 	.word	0x08000a95
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 80007a0:	2200      	movs	r2, #0
 80007a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007a6:	48b8      	ldr	r0, [pc, #736]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007a8:	f003 fdc4 	bl	8004334 <HAL_GPIO_WritePin>
 80007ac:	2200      	movs	r2, #0
 80007ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b2:	48b6      	ldr	r0, [pc, #728]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80007b4:	f003 fdbe 	bl	8004334 <HAL_GPIO_WritePin>
 80007b8:	2200      	movs	r2, #0
 80007ba:	2140      	movs	r1, #64	; 0x40
 80007bc:	48b2      	ldr	r0, [pc, #712]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007be:	f003 fdb9 	bl	8004334 <HAL_GPIO_WritePin>
 80007c2:	2200      	movs	r2, #0
 80007c4:	2120      	movs	r1, #32
 80007c6:	48b0      	ldr	r0, [pc, #704]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007c8:	f003 fdb4 	bl	8004334 <HAL_GPIO_WritePin>
 80007cc:	2200      	movs	r2, #0
 80007ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007d2:	48af      	ldr	r0, [pc, #700]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80007d4:	f003 fdae 	bl	8004334 <HAL_GPIO_WritePin>
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007de:	48ac      	ldr	r0, [pc, #688]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80007e0:	f003 fda8 	bl	8004334 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80007e4:	2201      	movs	r2, #1
 80007e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ea:	48a7      	ldr	r0, [pc, #668]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007ec:	f003 fda2 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 80007f0:	e179      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80007f2:	2200      	movs	r2, #0
 80007f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007f8:	48a4      	ldr	r0, [pc, #656]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80007fa:	f003 fd9b 	bl	8004334 <HAL_GPIO_WritePin>
 80007fe:	2200      	movs	r2, #0
 8000800:	2140      	movs	r1, #64	; 0x40
 8000802:	48a1      	ldr	r0, [pc, #644]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000804:	f003 fd96 	bl	8004334 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 8000808:	2201      	movs	r2, #1
 800080a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800080e:	489e      	ldr	r0, [pc, #632]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000810:	f003 fd90 	bl	8004334 <HAL_GPIO_WritePin>
 8000814:	2201      	movs	r2, #1
 8000816:	2120      	movs	r1, #32
 8000818:	489b      	ldr	r0, [pc, #620]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800081a:	f003 fd8b 	bl	8004334 <HAL_GPIO_WritePin>
 800081e:	2201      	movs	r2, #1
 8000820:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000824:	489a      	ldr	r0, [pc, #616]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000826:	f003 fd85 	bl	8004334 <HAL_GPIO_WritePin>
 800082a:	2201      	movs	r2, #1
 800082c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000830:	4897      	ldr	r0, [pc, #604]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000832:	f003 fd7f 	bl	8004334 <HAL_GPIO_WritePin>
 8000836:	2201      	movs	r2, #1
 8000838:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800083c:	4892      	ldr	r0, [pc, #584]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800083e:	f003 fd79 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000842:	e150      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800084a:	488f      	ldr	r0, [pc, #572]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800084c:	f003 fd72 	bl	8004334 <HAL_GPIO_WritePin>
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000856:	488d      	ldr	r0, [pc, #564]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000858:	f003 fd6c 	bl	8004334 <HAL_GPIO_WritePin>
 800085c:	2200      	movs	r2, #0
 800085e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000862:	4889      	ldr	r0, [pc, #548]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000864:	f003 fd66 	bl	8004334 <HAL_GPIO_WritePin>
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800086e:	4888      	ldr	r0, [pc, #544]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000870:	f003 fd60 	bl	8004334 <HAL_GPIO_WritePin>
 8000874:	2200      	movs	r2, #0
 8000876:	2120      	movs	r1, #32
 8000878:	4883      	ldr	r0, [pc, #524]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800087a:	f003 fd5b 	bl	8004334 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800087e:	2201      	movs	r2, #1
 8000880:	2140      	movs	r1, #64	; 0x40
 8000882:	4881      	ldr	r0, [pc, #516]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000884:	f003 fd56 	bl	8004334 <HAL_GPIO_WritePin>
 8000888:	2201      	movs	r2, #1
 800088a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800088e:	4880      	ldr	r0, [pc, #512]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000890:	f003 fd50 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000894:	e127      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800089c:	487a      	ldr	r0, [pc, #488]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800089e:	f003 fd49 	bl	8004334 <HAL_GPIO_WritePin>
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008a8:	4878      	ldr	r0, [pc, #480]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80008aa:	f003 fd43 	bl	8004334 <HAL_GPIO_WritePin>
 80008ae:	2200      	movs	r2, #0
 80008b0:	2140      	movs	r1, #64	; 0x40
 80008b2:	4875      	ldr	r0, [pc, #468]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008b4:	f003 fd3e 	bl	8004334 <HAL_GPIO_WritePin>
 80008b8:	2200      	movs	r2, #0
 80008ba:	2120      	movs	r1, #32
 80008bc:	4872      	ldr	r0, [pc, #456]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008be:	f003 fd39 	bl	8004334 <HAL_GPIO_WritePin>
 80008c2:	2200      	movs	r2, #0
 80008c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008c8:	486f      	ldr	r0, [pc, #444]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008ca:	f003 fd33 	bl	8004334 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80008ce:	2201      	movs	r2, #1
 80008d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008d4:	486e      	ldr	r0, [pc, #440]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008d6:	f003 fd2d 	bl	8004334 <HAL_GPIO_WritePin>
 80008da:	2201      	movs	r2, #1
 80008dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e0:	486b      	ldr	r0, [pc, #428]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008e2:	f003 fd27 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 80008e6:	e0fe      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80008e8:	2200      	movs	r2, #0
 80008ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ee:	4868      	ldr	r0, [pc, #416]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008f0:	f003 fd20 	bl	8004334 <HAL_GPIO_WritePin>
 80008f4:	2200      	movs	r2, #0
 80008f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008fa:	4863      	ldr	r0, [pc, #396]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008fc:	f003 fd1a 	bl	8004334 <HAL_GPIO_WritePin>
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000906:	4861      	ldr	r0, [pc, #388]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000908:	f003 fd14 	bl	8004334 <HAL_GPIO_WritePin>
 800090c:	2200      	movs	r2, #0
 800090e:	2140      	movs	r1, #64	; 0x40
 8000910:	485d      	ldr	r0, [pc, #372]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000912:	f003 fd0f 	bl	8004334 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8000916:	2201      	movs	r2, #1
 8000918:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800091c:	485a      	ldr	r0, [pc, #360]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800091e:	f003 fd09 	bl	8004334 <HAL_GPIO_WritePin>
 8000922:	2201      	movs	r2, #1
 8000924:	2120      	movs	r1, #32
 8000926:	4858      	ldr	r0, [pc, #352]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000928:	f003 fd04 	bl	8004334 <HAL_GPIO_WritePin>
 800092c:	2201      	movs	r2, #1
 800092e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000932:	4857      	ldr	r0, [pc, #348]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000934:	f003 fcfe 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000938:	e0d5      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 800093a:	2200      	movs	r2, #0
 800093c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000940:	4851      	ldr	r0, [pc, #324]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000942:	f003 fcf7 	bl	8004334 <HAL_GPIO_WritePin>
 8000946:	2200      	movs	r2, #0
 8000948:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800094c:	4850      	ldr	r0, [pc, #320]	; (8000a90 <_7SEG_SetNumber+0x350>)
 800094e:	f003 fcf1 	bl	8004334 <HAL_GPIO_WritePin>
 8000952:	2200      	movs	r2, #0
 8000954:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000958:	484b      	ldr	r0, [pc, #300]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800095a:	f003 fceb 	bl	8004334 <HAL_GPIO_WritePin>
 800095e:	2200      	movs	r2, #0
 8000960:	2140      	movs	r1, #64	; 0x40
 8000962:	4849      	ldr	r0, [pc, #292]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000964:	f003 fce6 	bl	8004334 <HAL_GPIO_WritePin>
 8000968:	2200      	movs	r2, #0
 800096a:	2120      	movs	r1, #32
 800096c:	4846      	ldr	r0, [pc, #280]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800096e:	f003 fce1 	bl	8004334 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8000972:	2201      	movs	r2, #1
 8000974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000978:	4844      	ldr	r0, [pc, #272]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 800097a:	f003 fcdb 	bl	8004334 <HAL_GPIO_WritePin>
 800097e:	2201      	movs	r2, #1
 8000980:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000984:	4842      	ldr	r0, [pc, #264]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000986:	f003 fcd5 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 800098a:	e0ac      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 800098c:	2200      	movs	r2, #0
 800098e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000992:	483d      	ldr	r0, [pc, #244]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000994:	f003 fcce 	bl	8004334 <HAL_GPIO_WritePin>
 8000998:	2200      	movs	r2, #0
 800099a:	2140      	movs	r1, #64	; 0x40
 800099c:	483a      	ldr	r0, [pc, #232]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800099e:	f003 fcc9 	bl	8004334 <HAL_GPIO_WritePin>
 80009a2:	2200      	movs	r2, #0
 80009a4:	2120      	movs	r1, #32
 80009a6:	4838      	ldr	r0, [pc, #224]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009a8:	f003 fcc4 	bl	8004334 <HAL_GPIO_WritePin>
 80009ac:	2200      	movs	r2, #0
 80009ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009b2:	4837      	ldr	r0, [pc, #220]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009b4:	f003 fcbe 	bl	8004334 <HAL_GPIO_WritePin>
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009be:	4834      	ldr	r0, [pc, #208]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009c0:	f003 fcb8 	bl	8004334 <HAL_GPIO_WritePin>
 80009c4:	2200      	movs	r2, #0
 80009c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009ca:	482f      	ldr	r0, [pc, #188]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009cc:	f003 fcb2 	bl	8004334 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80009d0:	2201      	movs	r2, #1
 80009d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d6:	482d      	ldr	r0, [pc, #180]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80009d8:	f003 fcac 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 80009dc:	e083      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80009de:	2200      	movs	r2, #0
 80009e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e4:	482a      	ldr	r0, [pc, #168]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009e6:	f003 fca5 	bl	8004334 <HAL_GPIO_WritePin>
 80009ea:	2200      	movs	r2, #0
 80009ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009f0:	4825      	ldr	r0, [pc, #148]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009f2:	f003 fc9f 	bl	8004334 <HAL_GPIO_WritePin>
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009fc:	4823      	ldr	r0, [pc, #140]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80009fe:	f003 fc99 	bl	8004334 <HAL_GPIO_WritePin>
 8000a02:	2200      	movs	r2, #0
 8000a04:	2140      	movs	r1, #64	; 0x40
 8000a06:	4820      	ldr	r0, [pc, #128]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a08:	f003 fc94 	bl	8004334 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	2120      	movs	r1, #32
 8000a10:	481d      	ldr	r0, [pc, #116]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a12:	f003 fc8f 	bl	8004334 <HAL_GPIO_WritePin>
 8000a16:	2201      	movs	r2, #1
 8000a18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a1c:	481c      	ldr	r0, [pc, #112]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a1e:	f003 fc89 	bl	8004334 <HAL_GPIO_WritePin>
 8000a22:	2201      	movs	r2, #1
 8000a24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a28:	4817      	ldr	r0, [pc, #92]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a2a:	f003 fc83 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000a2e:	e05a      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a30:	2200      	movs	r2, #0
 8000a32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a36:	4814      	ldr	r0, [pc, #80]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a38:	f003 fc7c 	bl	8004334 <HAL_GPIO_WritePin>
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a42:	4812      	ldr	r0, [pc, #72]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000a44:	f003 fc76 	bl	8004334 <HAL_GPIO_WritePin>
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2140      	movs	r1, #64	; 0x40
 8000a4c:	480e      	ldr	r0, [pc, #56]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a4e:	f003 fc71 	bl	8004334 <HAL_GPIO_WritePin>
 8000a52:	2200      	movs	r2, #0
 8000a54:	2120      	movs	r1, #32
 8000a56:	480c      	ldr	r0, [pc, #48]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a58:	f003 fc6c 	bl	8004334 <HAL_GPIO_WritePin>
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a62:	480b      	ldr	r0, [pc, #44]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a64:	f003 fc66 	bl	8004334 <HAL_GPIO_WritePin>
 8000a68:	2200      	movs	r2, #0
 8000a6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a6e:	4808      	ldr	r0, [pc, #32]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a70:	f003 fc60 	bl	8004334 <HAL_GPIO_WritePin>
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a7a:	4803      	ldr	r0, [pc, #12]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a7c:	f003 fc5a 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000a80:	e031      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
 8000a82:	bf00      	nop
 8000a84:	66666667 	.word	0x66666667
 8000a88:	40020c00 	.word	0x40020c00
 8000a8c:	40020000 	.word	0x40020000
 8000a90:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000a94:	2200      	movs	r2, #0
 8000a96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a9a:	48c8      	ldr	r0, [pc, #800]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000a9c:	f003 fc4a 	bl	8004334 <HAL_GPIO_WritePin>
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa6:	48c6      	ldr	r0, [pc, #792]	; (8000dc0 <_7SEG_SetNumber+0x680>)
 8000aa8:	f003 fc44 	bl	8004334 <HAL_GPIO_WritePin>
 8000aac:	2200      	movs	r2, #0
 8000aae:	2140      	movs	r1, #64	; 0x40
 8000ab0:	48c2      	ldr	r0, [pc, #776]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000ab2:	f003 fc3f 	bl	8004334 <HAL_GPIO_WritePin>
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2120      	movs	r1, #32
 8000aba:	48c0      	ldr	r0, [pc, #768]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000abc:	f003 fc3a 	bl	8004334 <HAL_GPIO_WritePin>
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac6:	48bf      	ldr	r0, [pc, #764]	; (8000dc4 <_7SEG_SetNumber+0x684>)
 8000ac8:	f003 fc34 	bl	8004334 <HAL_GPIO_WritePin>
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ad2:	48ba      	ldr	r0, [pc, #744]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000ad4:	f003 fc2e 	bl	8004334 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ad8:	2201      	movs	r2, #1
 8000ada:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ade:	48b9      	ldr	r0, [pc, #740]	; (8000dc4 <_7SEG_SetNumber+0x684>)
 8000ae0:	f003 fc28 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000ae4:	bf00      	nop
		}

		if(dp == ON)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d105      	bne.n	8000af8 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000aec:	2200      	movs	r2, #0
 8000aee:	2180      	movs	r1, #128	; 0x80
 8000af0:	48b2      	ldr	r0, [pc, #712]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000af2:	f003 fc1f 	bl	8004334 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000af6:	e1ff      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f040 81fc 	bne.w	8000ef8 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000b00:	2201      	movs	r2, #1
 8000b02:	2180      	movs	r1, #128	; 0x80
 8000b04:	48ad      	ldr	r0, [pc, #692]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000b06:	f003 fc15 	bl	8004334 <HAL_GPIO_WritePin>
}
 8000b0a:	e1f5      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	f040 81f2 	bne.w	8000ef8 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000b14:	68b9      	ldr	r1, [r7, #8]
 8000b16:	4bac      	ldr	r3, [pc, #688]	; (8000dc8 <_7SEG_SetNumber+0x688>)
 8000b18:	fb83 2301 	smull	r2, r3, r3, r1
 8000b1c:	109a      	asrs	r2, r3, #2
 8000b1e:	17cb      	asrs	r3, r1, #31
 8000b20:	1ad2      	subs	r2, r2, r3
 8000b22:	4613      	mov	r3, r2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	4413      	add	r3, r2
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	1aca      	subs	r2, r1, r3
 8000b2c:	2a09      	cmp	r2, #9
 8000b2e:	f200 81d0 	bhi.w	8000ed2 <_7SEG_SetNumber+0x792>
 8000b32:	a301      	add	r3, pc, #4	; (adr r3, 8000b38 <_7SEG_SetNumber+0x3f8>)
 8000b34:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000b38:	08000b61 	.word	0x08000b61
 8000b3c:	08000bb7 	.word	0x08000bb7
 8000b40:	08000c0d 	.word	0x08000c0d
 8000b44:	08000c63 	.word	0x08000c63
 8000b48:	08000cb9 	.word	0x08000cb9
 8000b4c:	08000d0f 	.word	0x08000d0f
 8000b50:	08000d65 	.word	0x08000d65
 8000b54:	08000dd1 	.word	0x08000dd1
 8000b58:	08000e27 	.word	0x08000e27
 8000b5c:	08000e7d 	.word	0x08000e7d
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000b60:	2200      	movs	r2, #0
 8000b62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b66:	4899      	ldr	r0, [pc, #612]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b68:	f003 fbe4 	bl	8004334 <HAL_GPIO_WritePin>
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b72:	4896      	ldr	r0, [pc, #600]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b74:	f003 fbde 	bl	8004334 <HAL_GPIO_WritePin>
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b7e:	4893      	ldr	r0, [pc, #588]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b80:	f003 fbd8 	bl	8004334 <HAL_GPIO_WritePin>
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b8a:	4890      	ldr	r0, [pc, #576]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b8c:	f003 fbd2 	bl	8004334 <HAL_GPIO_WritePin>
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b96:	488d      	ldr	r0, [pc, #564]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b98:	f003 fbcc 	bl	8004334 <HAL_GPIO_WritePin>
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ba2:	488a      	ldr	r0, [pc, #552]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ba4:	f003 fbc6 	bl	8004334 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000ba8:	2201      	movs	r2, #1
 8000baa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bae:	4887      	ldr	r0, [pc, #540]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bb0:	f003 fbc0 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000bb4:	e18d      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bbc:	4883      	ldr	r0, [pc, #524]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bbe:	f003 fbb9 	bl	8004334 <HAL_GPIO_WritePin>
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bc8:	4880      	ldr	r0, [pc, #512]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bca:	f003 fbb3 	bl	8004334 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bd4:	487d      	ldr	r0, [pc, #500]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bd6:	f003 fbad 	bl	8004334 <HAL_GPIO_WritePin>
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000be0:	487a      	ldr	r0, [pc, #488]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000be2:	f003 fba7 	bl	8004334 <HAL_GPIO_WritePin>
 8000be6:	2201      	movs	r2, #1
 8000be8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bec:	4877      	ldr	r0, [pc, #476]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bee:	f003 fba1 	bl	8004334 <HAL_GPIO_WritePin>
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf8:	4874      	ldr	r0, [pc, #464]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bfa:	f003 fb9b 	bl	8004334 <HAL_GPIO_WritePin>
 8000bfe:	2201      	movs	r2, #1
 8000c00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c04:	4871      	ldr	r0, [pc, #452]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c06:	f003 fb95 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000c0a:	e162      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c12:	486e      	ldr	r0, [pc, #440]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c14:	f003 fb8e 	bl	8004334 <HAL_GPIO_WritePin>
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c1e:	486b      	ldr	r0, [pc, #428]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c20:	f003 fb88 	bl	8004334 <HAL_GPIO_WritePin>
 8000c24:	2200      	movs	r2, #0
 8000c26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2a:	4868      	ldr	r0, [pc, #416]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c2c:	f003 fb82 	bl	8004334 <HAL_GPIO_WritePin>
 8000c30:	2200      	movs	r2, #0
 8000c32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c36:	4865      	ldr	r0, [pc, #404]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c38:	f003 fb7c 	bl	8004334 <HAL_GPIO_WritePin>
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c42:	4862      	ldr	r0, [pc, #392]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c44:	f003 fb76 	bl	8004334 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c4e:	485f      	ldr	r0, [pc, #380]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c50:	f003 fb70 	bl	8004334 <HAL_GPIO_WritePin>
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c5a:	485c      	ldr	r0, [pc, #368]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c5c:	f003 fb6a 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000c60:	e137      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000c62:	2200      	movs	r2, #0
 8000c64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c68:	4858      	ldr	r0, [pc, #352]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c6a:	f003 fb63 	bl	8004334 <HAL_GPIO_WritePin>
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c74:	4855      	ldr	r0, [pc, #340]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c76:	f003 fb5d 	bl	8004334 <HAL_GPIO_WritePin>
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c80:	4852      	ldr	r0, [pc, #328]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c82:	f003 fb57 	bl	8004334 <HAL_GPIO_WritePin>
 8000c86:	2200      	movs	r2, #0
 8000c88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c8c:	484f      	ldr	r0, [pc, #316]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c8e:	f003 fb51 	bl	8004334 <HAL_GPIO_WritePin>
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c98:	484c      	ldr	r0, [pc, #304]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c9a:	f003 fb4b 	bl	8004334 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ca4:	4849      	ldr	r0, [pc, #292]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ca6:	f003 fb45 	bl	8004334 <HAL_GPIO_WritePin>
 8000caa:	2201      	movs	r2, #1
 8000cac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cb0:	4846      	ldr	r0, [pc, #280]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cb2:	f003 fb3f 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000cb6:	e10c      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cbe:	4843      	ldr	r0, [pc, #268]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cc0:	f003 fb38 	bl	8004334 <HAL_GPIO_WritePin>
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cca:	4840      	ldr	r0, [pc, #256]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ccc:	f003 fb32 	bl	8004334 <HAL_GPIO_WritePin>
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cd6:	483d      	ldr	r0, [pc, #244]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cd8:	f003 fb2c 	bl	8004334 <HAL_GPIO_WritePin>
 8000cdc:	2200      	movs	r2, #0
 8000cde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ce2:	483a      	ldr	r0, [pc, #232]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ce4:	f003 fb26 	bl	8004334 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000ce8:	2201      	movs	r2, #1
 8000cea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cee:	4837      	ldr	r0, [pc, #220]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cf0:	f003 fb20 	bl	8004334 <HAL_GPIO_WritePin>
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cfa:	4834      	ldr	r0, [pc, #208]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cfc:	f003 fb1a 	bl	8004334 <HAL_GPIO_WritePin>
 8000d00:	2201      	movs	r2, #1
 8000d02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d06:	4831      	ldr	r0, [pc, #196]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d08:	f003 fb14 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000d0c:	e0e1      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000d0e:	2200      	movs	r2, #0
 8000d10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d14:	482d      	ldr	r0, [pc, #180]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d16:	f003 fb0d 	bl	8004334 <HAL_GPIO_WritePin>
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d20:	482a      	ldr	r0, [pc, #168]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d22:	f003 fb07 	bl	8004334 <HAL_GPIO_WritePin>
 8000d26:	2200      	movs	r2, #0
 8000d28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d2c:	4827      	ldr	r0, [pc, #156]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d2e:	f003 fb01 	bl	8004334 <HAL_GPIO_WritePin>
 8000d32:	2200      	movs	r2, #0
 8000d34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d38:	4824      	ldr	r0, [pc, #144]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d3a:	f003 fafb 	bl	8004334 <HAL_GPIO_WritePin>
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d44:	4821      	ldr	r0, [pc, #132]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d46:	f003 faf5 	bl	8004334 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d50:	481e      	ldr	r0, [pc, #120]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d52:	f003 faef 	bl	8004334 <HAL_GPIO_WritePin>
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d5c:	481b      	ldr	r0, [pc, #108]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d5e:	f003 fae9 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000d62:	e0b6      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000d64:	2200      	movs	r2, #0
 8000d66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d6a:	4818      	ldr	r0, [pc, #96]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d6c:	f003 fae2 	bl	8004334 <HAL_GPIO_WritePin>
 8000d70:	2200      	movs	r2, #0
 8000d72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d76:	4815      	ldr	r0, [pc, #84]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d78:	f003 fadc 	bl	8004334 <HAL_GPIO_WritePin>
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d82:	4812      	ldr	r0, [pc, #72]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d84:	f003 fad6 	bl	8004334 <HAL_GPIO_WritePin>
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d8e:	480f      	ldr	r0, [pc, #60]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d90:	f003 fad0 	bl	8004334 <HAL_GPIO_WritePin>
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d9a:	480c      	ldr	r0, [pc, #48]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d9c:	f003 faca 	bl	8004334 <HAL_GPIO_WritePin>
 8000da0:	2200      	movs	r2, #0
 8000da2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000da6:	4809      	ldr	r0, [pc, #36]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000da8:	f003 fac4 	bl	8004334 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000db2:	4806      	ldr	r0, [pc, #24]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000db4:	f003 fabe 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000db8:	e08b      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
 8000dba:	bf00      	nop
 8000dbc:	40020c00 	.word	0x40020c00
 8000dc0:	40020000 	.word	0x40020000
 8000dc4:	40020800 	.word	0x40020800
 8000dc8:	66666667 	.word	0x66666667
 8000dcc:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dd6:	484a      	ldr	r0, [pc, #296]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000dd8:	f003 faac 	bl	8004334 <HAL_GPIO_WritePin>
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000de2:	4847      	ldr	r0, [pc, #284]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000de4:	f003 faa6 	bl	8004334 <HAL_GPIO_WritePin>
 8000de8:	2200      	movs	r2, #0
 8000dea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dee:	4844      	ldr	r0, [pc, #272]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000df0:	f003 faa0 	bl	8004334 <HAL_GPIO_WritePin>
 8000df4:	2200      	movs	r2, #0
 8000df6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dfa:	4841      	ldr	r0, [pc, #260]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000dfc:	f003 fa9a 	bl	8004334 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e06:	483e      	ldr	r0, [pc, #248]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e08:	f003 fa94 	bl	8004334 <HAL_GPIO_WritePin>
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e12:	483b      	ldr	r0, [pc, #236]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e14:	f003 fa8e 	bl	8004334 <HAL_GPIO_WritePin>
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e1e:	4838      	ldr	r0, [pc, #224]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e20:	f003 fa88 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000e24:	e055      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e26:	2200      	movs	r2, #0
 8000e28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e2c:	4834      	ldr	r0, [pc, #208]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e2e:	f003 fa81 	bl	8004334 <HAL_GPIO_WritePin>
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e38:	4831      	ldr	r0, [pc, #196]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e3a:	f003 fa7b 	bl	8004334 <HAL_GPIO_WritePin>
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e44:	482e      	ldr	r0, [pc, #184]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e46:	f003 fa75 	bl	8004334 <HAL_GPIO_WritePin>
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e50:	482b      	ldr	r0, [pc, #172]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e52:	f003 fa6f 	bl	8004334 <HAL_GPIO_WritePin>
 8000e56:	2200      	movs	r2, #0
 8000e58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e5c:	4828      	ldr	r0, [pc, #160]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e5e:	f003 fa69 	bl	8004334 <HAL_GPIO_WritePin>
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e68:	4825      	ldr	r0, [pc, #148]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e6a:	f003 fa63 	bl	8004334 <HAL_GPIO_WritePin>
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e74:	4822      	ldr	r0, [pc, #136]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e76:	f003 fa5d 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000e7a:	e02a      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e82:	481f      	ldr	r0, [pc, #124]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e84:	f003 fa56 	bl	8004334 <HAL_GPIO_WritePin>
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e8e:	481c      	ldr	r0, [pc, #112]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e90:	f003 fa50 	bl	8004334 <HAL_GPIO_WritePin>
 8000e94:	2200      	movs	r2, #0
 8000e96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e9a:	4819      	ldr	r0, [pc, #100]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e9c:	f003 fa4a 	bl	8004334 <HAL_GPIO_WritePin>
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ea6:	4816      	ldr	r0, [pc, #88]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ea8:	f003 fa44 	bl	8004334 <HAL_GPIO_WritePin>
 8000eac:	2200      	movs	r2, #0
 8000eae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eb2:	4813      	ldr	r0, [pc, #76]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000eb4:	f003 fa3e 	bl	8004334 <HAL_GPIO_WritePin>
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ebe:	4810      	ldr	r0, [pc, #64]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ec0:	f003 fa38 	bl	8004334 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000eca:	480d      	ldr	r0, [pc, #52]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ecc:	f003 fa32 	bl	8004334 <HAL_GPIO_WritePin>
				break;
 8000ed0:	bf00      	nop
		if(dp == ON)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d106      	bne.n	8000ee6 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ede:	4808      	ldr	r0, [pc, #32]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ee0:	f003 fa28 	bl	8004334 <HAL_GPIO_WritePin>
}
 8000ee4:	e008      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d105      	bne.n	8000ef8 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000eec:	2201      	movs	r2, #1
 8000eee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ef2:	4803      	ldr	r0, [pc, #12]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ef4:	f003 fa1e 	bl	8004334 <HAL_GPIO_WritePin>
}
 8000ef8:	bf00      	nop
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40021000 	.word	0x40021000

08000f04 <show_7seg>:
#include "7SEG.h"

extern Clock clock;

void show_7seg()
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	// control flashing points.
	if(clock.time.milisecond < 500) clock.point = ON;
 8000f08:	4b16      	ldr	r3, [pc, #88]	; (8000f64 <show_7seg+0x60>)
 8000f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f0c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000f10:	da03      	bge.n	8000f1a <show_7seg+0x16>
 8000f12:	4b14      	ldr	r3, [pc, #80]	; (8000f64 <show_7seg+0x60>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	e002      	b.n	8000f20 <show_7seg+0x1c>
	else clock.point = OFF;
 8000f1a:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <show_7seg+0x60>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]

	// display on 7-SEG
	_7SEG_SetNumber(DGT1, clock.time.second / 10, OFF);
 8000f20:	4b10      	ldr	r3, [pc, #64]	; (8000f64 <show_7seg+0x60>)
 8000f22:	6a1b      	ldr	r3, [r3, #32]
 8000f24:	4a10      	ldr	r2, [pc, #64]	; (8000f68 <show_7seg+0x64>)
 8000f26:	fb82 1203 	smull	r1, r2, r2, r3
 8000f2a:	1092      	asrs	r2, r2, #2
 8000f2c:	17db      	asrs	r3, r3, #31
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	2200      	movs	r2, #0
 8000f32:	4619      	mov	r1, r3
 8000f34:	2000      	movs	r0, #0
 8000f36:	f7ff fc03 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, clock.time.second % 10, clock.point);
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	; (8000f64 <show_7seg+0x60>)
 8000f3c:	6a1a      	ldr	r2, [r3, #32]
 8000f3e:	4b0a      	ldr	r3, [pc, #40]	; (8000f68 <show_7seg+0x64>)
 8000f40:	fb83 1302 	smull	r1, r3, r3, r2
 8000f44:	1099      	asrs	r1, r3, #2
 8000f46:	17d3      	asrs	r3, r2, #31
 8000f48:	1ac9      	subs	r1, r1, r3
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	440b      	add	r3, r1
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	1ad1      	subs	r1, r2, r3
 8000f54:	4b03      	ldr	r3, [pc, #12]	; (8000f64 <show_7seg+0x60>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	461a      	mov	r2, r3
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f7ff fbf0 	bl	8000740 <_7SEG_SetNumber>
}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20000034 	.word	0x20000034
 8000f68:	66666667 	.word	0x66666667

08000f6c <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b086      	sub	sp, #24
 8000f70:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	603b      	str	r3, [r7, #0]
 8000f76:	4b23      	ldr	r3, [pc, #140]	; (8001004 <CLCD_GPIO_Init+0x98>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	4a22      	ldr	r2, [pc, #136]	; (8001004 <CLCD_GPIO_Init+0x98>)
 8000f7c:	f043 0310 	orr.w	r3, r3, #16
 8000f80:	6313      	str	r3, [r2, #48]	; 0x30
 8000f82:	4b20      	ldr	r3, [pc, #128]	; (8001004 <CLCD_GPIO_Init+0x98>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f86:	f003 0310 	and.w	r3, r3, #16
 8000f8a:	603b      	str	r3, [r7, #0]
 8000f8c:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f92:	2301      	movs	r3, #1
 8000f94:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000f9e:	1d3b      	adds	r3, r7, #4
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4819      	ldr	r0, [pc, #100]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fa4:	f003 f812 	bl	8003fcc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000fac:	1d3b      	adds	r3, r7, #4
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4815      	ldr	r0, [pc, #84]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fb2:	f003 f80b 	bl	8003fcc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000fb6:	2304      	movs	r3, #4
 8000fb8:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000fba:	1d3b      	adds	r3, r7, #4
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4812      	ldr	r0, [pc, #72]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fc0:	f003 f804 	bl	8003fcc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000fc4:	2310      	movs	r3, #16
 8000fc6:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	4619      	mov	r1, r3
 8000fcc:	480e      	ldr	r0, [pc, #56]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fce:	f002 fffd 	bl	8003fcc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000fd2:	2320      	movs	r3, #32
 8000fd4:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	4619      	mov	r1, r3
 8000fda:	480b      	ldr	r0, [pc, #44]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fdc:	f002 fff6 	bl	8003fcc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000fe0:	2340      	movs	r3, #64	; 0x40
 8000fe2:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000fe4:	1d3b      	adds	r3, r7, #4
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4807      	ldr	r0, [pc, #28]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fea:	f002 ffef 	bl	8003fcc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000fee:	2380      	movs	r3, #128	; 0x80
 8000ff0:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4804      	ldr	r0, [pc, #16]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000ff8:	f002 ffe8 	bl	8003fcc <HAL_GPIO_Init>
}
 8000ffc:	bf00      	nop
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40023800 	.word	0x40023800
 8001008:	40021000 	.word	0x40021000

0800100c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101a:	2b00      	cmp	r3, #0
 800101c:	da04      	bge.n	8001028 <CLCD_Write_Instruction+0x1c>
 800101e:	4b5f      	ldr	r3, [pc, #380]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001020:	695b      	ldr	r3, [r3, #20]
 8001022:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001026:	e003      	b.n	8001030 <CLCD_Write_Instruction+0x24>
 8001028:	4b5c      	ldr	r3, [pc, #368]	; (800119c <CLCD_Write_Instruction+0x190>)
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001030:	4a5a      	ldr	r2, [pc, #360]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001032:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800103a:	2b00      	cmp	r3, #0
 800103c:	d004      	beq.n	8001048 <CLCD_Write_Instruction+0x3c>
 800103e:	4b57      	ldr	r3, [pc, #348]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001046:	e003      	b.n	8001050 <CLCD_Write_Instruction+0x44>
 8001048:	4b54      	ldr	r3, [pc, #336]	; (800119c <CLCD_Write_Instruction+0x190>)
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001050:	4a52      	ldr	r2, [pc, #328]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001052:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	f003 0320 	and.w	r3, r3, #32
 800105a:	2b00      	cmp	r3, #0
 800105c:	d004      	beq.n	8001068 <CLCD_Write_Instruction+0x5c>
 800105e:	4b4f      	ldr	r3, [pc, #316]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	f043 0320 	orr.w	r3, r3, #32
 8001066:	e003      	b.n	8001070 <CLCD_Write_Instruction+0x64>
 8001068:	4b4c      	ldr	r3, [pc, #304]	; (800119c <CLCD_Write_Instruction+0x190>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	f023 0320 	bic.w	r3, r3, #32
 8001070:	4a4a      	ldr	r2, [pc, #296]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001072:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	f003 0310 	and.w	r3, r3, #16
 800107a:	2b00      	cmp	r3, #0
 800107c:	d004      	beq.n	8001088 <CLCD_Write_Instruction+0x7c>
 800107e:	4b47      	ldr	r3, [pc, #284]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f043 0310 	orr.w	r3, r3, #16
 8001086:	e003      	b.n	8001090 <CLCD_Write_Instruction+0x84>
 8001088:	4b44      	ldr	r3, [pc, #272]	; (800119c <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f023 0310 	bic.w	r3, r3, #16
 8001090:	4a42      	ldr	r2, [pc, #264]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001092:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001094:	4b41      	ldr	r3, [pc, #260]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	4a40      	ldr	r2, [pc, #256]	; (800119c <CLCD_Write_Instruction+0x190>)
 800109a:	f023 0301 	bic.w	r3, r3, #1
 800109e:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80010a0:	4b3e      	ldr	r3, [pc, #248]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	4a3d      	ldr	r2, [pc, #244]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010a6:	f023 0302 	bic.w	r3, r3, #2
 80010aa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010ac:	4b3b      	ldr	r3, [pc, #236]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010ae:	695b      	ldr	r3, [r3, #20]
 80010b0:	4a3a      	ldr	r2, [pc, #232]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010b2:	f023 0304 	bic.w	r3, r3, #4
 80010b6:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010b8:	4b38      	ldr	r3, [pc, #224]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	4a37      	ldr	r2, [pc, #220]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010be:	f043 0304 	orr.w	r3, r3, #4
 80010c2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010c4:	4b35      	ldr	r3, [pc, #212]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	4a34      	ldr	r2, [pc, #208]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010ca:	f023 0304 	bic.w	r3, r3, #4
 80010ce:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	f003 0308 	and.w	r3, r3, #8
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d004      	beq.n	80010e4 <CLCD_Write_Instruction+0xd8>
 80010da:	4b30      	ldr	r3, [pc, #192]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010e2:	e003      	b.n	80010ec <CLCD_Write_Instruction+0xe0>
 80010e4:	4b2d      	ldr	r3, [pc, #180]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010e6:	695b      	ldr	r3, [r3, #20]
 80010e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010ec:	4a2b      	ldr	r2, [pc, #172]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010ee:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	f003 0304 	and.w	r3, r3, #4
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d004      	beq.n	8001104 <CLCD_Write_Instruction+0xf8>
 80010fa:	4b28      	ldr	r3, [pc, #160]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001102:	e003      	b.n	800110c <CLCD_Write_Instruction+0x100>
 8001104:	4b25      	ldr	r3, [pc, #148]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001106:	695b      	ldr	r3, [r3, #20]
 8001108:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800110c:	4a23      	ldr	r2, [pc, #140]	; (800119c <CLCD_Write_Instruction+0x190>)
 800110e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d004      	beq.n	8001124 <CLCD_Write_Instruction+0x118>
 800111a:	4b20      	ldr	r3, [pc, #128]	; (800119c <CLCD_Write_Instruction+0x190>)
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	f043 0320 	orr.w	r3, r3, #32
 8001122:	e003      	b.n	800112c <CLCD_Write_Instruction+0x120>
 8001124:	4b1d      	ldr	r3, [pc, #116]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	f023 0320 	bic.w	r3, r3, #32
 800112c:	4a1b      	ldr	r2, [pc, #108]	; (800119c <CLCD_Write_Instruction+0x190>)
 800112e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	2b00      	cmp	r3, #0
 8001138:	d004      	beq.n	8001144 <CLCD_Write_Instruction+0x138>
 800113a:	4b18      	ldr	r3, [pc, #96]	; (800119c <CLCD_Write_Instruction+0x190>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	f043 0310 	orr.w	r3, r3, #16
 8001142:	e003      	b.n	800114c <CLCD_Write_Instruction+0x140>
 8001144:	4b15      	ldr	r3, [pc, #84]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001146:	695b      	ldr	r3, [r3, #20]
 8001148:	f023 0310 	bic.w	r3, r3, #16
 800114c:	4a13      	ldr	r2, [pc, #76]	; (800119c <CLCD_Write_Instruction+0x190>)
 800114e:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001152:	695b      	ldr	r3, [r3, #20]
 8001154:	4a11      	ldr	r2, [pc, #68]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001156:	f023 0301 	bic.w	r3, r3, #1
 800115a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <CLCD_Write_Instruction+0x190>)
 800115e:	695b      	ldr	r3, [r3, #20]
 8001160:	4a0e      	ldr	r2, [pc, #56]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001162:	f023 0302 	bic.w	r3, r3, #2
 8001166:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <CLCD_Write_Instruction+0x190>)
 800116a:	695b      	ldr	r3, [r3, #20]
 800116c:	4a0b      	ldr	r2, [pc, #44]	; (800119c <CLCD_Write_Instruction+0x190>)
 800116e:	f023 0304 	bic.w	r3, r3, #4
 8001172:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001174:	4b09      	ldr	r3, [pc, #36]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	4a08      	ldr	r2, [pc, #32]	; (800119c <CLCD_Write_Instruction+0x190>)
 800117a:	f043 0304 	orr.w	r3, r3, #4
 800117e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001180:	4b06      	ldr	r3, [pc, #24]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	4a05      	ldr	r2, [pc, #20]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001186:	f023 0304 	bic.w	r3, r3, #4
 800118a:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 800118c:	2001      	movs	r0, #1
 800118e:	f002 fde7 	bl	8003d60 <HAL_Delay>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40021000 	.word	0x40021000

080011a0 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	da04      	bge.n	80011bc <CLCD_Write_Display+0x1c>
 80011b2:	4b5f      	ldr	r3, [pc, #380]	; (8001330 <CLCD_Write_Display+0x190>)
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ba:	e003      	b.n	80011c4 <CLCD_Write_Display+0x24>
 80011bc:	4b5c      	ldr	r3, [pc, #368]	; (8001330 <CLCD_Write_Display+0x190>)
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011c4:	4a5a      	ldr	r2, [pc, #360]	; (8001330 <CLCD_Write_Display+0x190>)
 80011c6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d004      	beq.n	80011dc <CLCD_Write_Display+0x3c>
 80011d2:	4b57      	ldr	r3, [pc, #348]	; (8001330 <CLCD_Write_Display+0x190>)
 80011d4:	695b      	ldr	r3, [r3, #20]
 80011d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011da:	e003      	b.n	80011e4 <CLCD_Write_Display+0x44>
 80011dc:	4b54      	ldr	r3, [pc, #336]	; (8001330 <CLCD_Write_Display+0x190>)
 80011de:	695b      	ldr	r3, [r3, #20]
 80011e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011e4:	4a52      	ldr	r2, [pc, #328]	; (8001330 <CLCD_Write_Display+0x190>)
 80011e6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 0320 	and.w	r3, r3, #32
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d004      	beq.n	80011fc <CLCD_Write_Display+0x5c>
 80011f2:	4b4f      	ldr	r3, [pc, #316]	; (8001330 <CLCD_Write_Display+0x190>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	f043 0320 	orr.w	r3, r3, #32
 80011fa:	e003      	b.n	8001204 <CLCD_Write_Display+0x64>
 80011fc:	4b4c      	ldr	r3, [pc, #304]	; (8001330 <CLCD_Write_Display+0x190>)
 80011fe:	695b      	ldr	r3, [r3, #20]
 8001200:	f023 0320 	bic.w	r3, r3, #32
 8001204:	4a4a      	ldr	r2, [pc, #296]	; (8001330 <CLCD_Write_Display+0x190>)
 8001206:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	f003 0310 	and.w	r3, r3, #16
 800120e:	2b00      	cmp	r3, #0
 8001210:	d004      	beq.n	800121c <CLCD_Write_Display+0x7c>
 8001212:	4b47      	ldr	r3, [pc, #284]	; (8001330 <CLCD_Write_Display+0x190>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f043 0310 	orr.w	r3, r3, #16
 800121a:	e003      	b.n	8001224 <CLCD_Write_Display+0x84>
 800121c:	4b44      	ldr	r3, [pc, #272]	; (8001330 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	f023 0310 	bic.w	r3, r3, #16
 8001224:	4a42      	ldr	r2, [pc, #264]	; (8001330 <CLCD_Write_Display+0x190>)
 8001226:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001228:	4b41      	ldr	r3, [pc, #260]	; (8001330 <CLCD_Write_Display+0x190>)
 800122a:	695b      	ldr	r3, [r3, #20]
 800122c:	4a40      	ldr	r2, [pc, #256]	; (8001330 <CLCD_Write_Display+0x190>)
 800122e:	f043 0301 	orr.w	r3, r3, #1
 8001232:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001234:	4b3e      	ldr	r3, [pc, #248]	; (8001330 <CLCD_Write_Display+0x190>)
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	4a3d      	ldr	r2, [pc, #244]	; (8001330 <CLCD_Write_Display+0x190>)
 800123a:	f023 0302 	bic.w	r3, r3, #2
 800123e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001240:	4b3b      	ldr	r3, [pc, #236]	; (8001330 <CLCD_Write_Display+0x190>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	4a3a      	ldr	r2, [pc, #232]	; (8001330 <CLCD_Write_Display+0x190>)
 8001246:	f023 0304 	bic.w	r3, r3, #4
 800124a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800124c:	4b38      	ldr	r3, [pc, #224]	; (8001330 <CLCD_Write_Display+0x190>)
 800124e:	695b      	ldr	r3, [r3, #20]
 8001250:	4a37      	ldr	r2, [pc, #220]	; (8001330 <CLCD_Write_Display+0x190>)
 8001252:	f043 0304 	orr.w	r3, r3, #4
 8001256:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001258:	4b35      	ldr	r3, [pc, #212]	; (8001330 <CLCD_Write_Display+0x190>)
 800125a:	695b      	ldr	r3, [r3, #20]
 800125c:	4a34      	ldr	r2, [pc, #208]	; (8001330 <CLCD_Write_Display+0x190>)
 800125e:	f023 0304 	bic.w	r3, r3, #4
 8001262:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	f003 0308 	and.w	r3, r3, #8
 800126a:	2b00      	cmp	r3, #0
 800126c:	d004      	beq.n	8001278 <CLCD_Write_Display+0xd8>
 800126e:	4b30      	ldr	r3, [pc, #192]	; (8001330 <CLCD_Write_Display+0x190>)
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001276:	e003      	b.n	8001280 <CLCD_Write_Display+0xe0>
 8001278:	4b2d      	ldr	r3, [pc, #180]	; (8001330 <CLCD_Write_Display+0x190>)
 800127a:	695b      	ldr	r3, [r3, #20]
 800127c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001280:	4a2b      	ldr	r2, [pc, #172]	; (8001330 <CLCD_Write_Display+0x190>)
 8001282:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	2b00      	cmp	r3, #0
 800128c:	d004      	beq.n	8001298 <CLCD_Write_Display+0xf8>
 800128e:	4b28      	ldr	r3, [pc, #160]	; (8001330 <CLCD_Write_Display+0x190>)
 8001290:	695b      	ldr	r3, [r3, #20]
 8001292:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001296:	e003      	b.n	80012a0 <CLCD_Write_Display+0x100>
 8001298:	4b25      	ldr	r3, [pc, #148]	; (8001330 <CLCD_Write_Display+0x190>)
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012a0:	4a23      	ldr	r2, [pc, #140]	; (8001330 <CLCD_Write_Display+0x190>)
 80012a2:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d004      	beq.n	80012b8 <CLCD_Write_Display+0x118>
 80012ae:	4b20      	ldr	r3, [pc, #128]	; (8001330 <CLCD_Write_Display+0x190>)
 80012b0:	695b      	ldr	r3, [r3, #20]
 80012b2:	f043 0320 	orr.w	r3, r3, #32
 80012b6:	e003      	b.n	80012c0 <CLCD_Write_Display+0x120>
 80012b8:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <CLCD_Write_Display+0x190>)
 80012ba:	695b      	ldr	r3, [r3, #20]
 80012bc:	f023 0320 	bic.w	r3, r3, #32
 80012c0:	4a1b      	ldr	r2, [pc, #108]	; (8001330 <CLCD_Write_Display+0x190>)
 80012c2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d004      	beq.n	80012d8 <CLCD_Write_Display+0x138>
 80012ce:	4b18      	ldr	r3, [pc, #96]	; (8001330 <CLCD_Write_Display+0x190>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	f043 0310 	orr.w	r3, r3, #16
 80012d6:	e003      	b.n	80012e0 <CLCD_Write_Display+0x140>
 80012d8:	4b15      	ldr	r3, [pc, #84]	; (8001330 <CLCD_Write_Display+0x190>)
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	f023 0310 	bic.w	r3, r3, #16
 80012e0:	4a13      	ldr	r2, [pc, #76]	; (8001330 <CLCD_Write_Display+0x190>)
 80012e2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 80012e4:	4b12      	ldr	r3, [pc, #72]	; (8001330 <CLCD_Write_Display+0x190>)
 80012e6:	695b      	ldr	r3, [r3, #20]
 80012e8:	4a11      	ldr	r2, [pc, #68]	; (8001330 <CLCD_Write_Display+0x190>)
 80012ea:	f043 0301 	orr.w	r3, r3, #1
 80012ee:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80012f0:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <CLCD_Write_Display+0x190>)
 80012f2:	695b      	ldr	r3, [r3, #20]
 80012f4:	4a0e      	ldr	r2, [pc, #56]	; (8001330 <CLCD_Write_Display+0x190>)
 80012f6:	f023 0302 	bic.w	r3, r3, #2
 80012fa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80012fc:	4b0c      	ldr	r3, [pc, #48]	; (8001330 <CLCD_Write_Display+0x190>)
 80012fe:	695b      	ldr	r3, [r3, #20]
 8001300:	4a0b      	ldr	r2, [pc, #44]	; (8001330 <CLCD_Write_Display+0x190>)
 8001302:	f023 0304 	bic.w	r3, r3, #4
 8001306:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001308:	4b09      	ldr	r3, [pc, #36]	; (8001330 <CLCD_Write_Display+0x190>)
 800130a:	695b      	ldr	r3, [r3, #20]
 800130c:	4a08      	ldr	r2, [pc, #32]	; (8001330 <CLCD_Write_Display+0x190>)
 800130e:	f043 0304 	orr.w	r3, r3, #4
 8001312:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001314:	4b06      	ldr	r3, [pc, #24]	; (8001330 <CLCD_Write_Display+0x190>)
 8001316:	695b      	ldr	r3, [r3, #20]
 8001318:	4a05      	ldr	r2, [pc, #20]	; (8001330 <CLCD_Write_Display+0x190>)
 800131a:	f023 0304 	bic.w	r3, r3, #4
 800131e:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8001320:	2001      	movs	r0, #1
 8001322:	f002 fd1d 	bl	8003d60 <HAL_Delay>
}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000

08001334 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	460a      	mov	r2, r1
 800133e:	71fb      	strb	r3, [r7, #7]
 8001340:	4613      	mov	r3, r2
 8001342:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 8001344:	79bb      	ldrb	r3, [r7, #6]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d002      	beq.n	8001350 <CLCD_Gotoxy+0x1c>
 800134a:	2b01      	cmp	r3, #1
 800134c:	d007      	beq.n	800135e <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 800134e:	e00d      	b.n	800136c <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	3b80      	subs	r3, #128	; 0x80
 8001354:	b2db      	uxtb	r3, r3
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fe58 	bl	800100c <CLCD_Write_Instruction>
 800135c:	e006      	b.n	800136c <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	3b40      	subs	r3, #64	; 0x40
 8001362:	b2db      	uxtb	r3, r3
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff fe51 	bl	800100c <CLCD_Write_Instruction>
 800136a:	bf00      	nop
}
 800136c:	bf00      	nop
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	603a      	str	r2, [r7, #0]
 800137e:	71fb      	strb	r3, [r7, #7]
 8001380:	460b      	mov	r3, r1
 8001382:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 8001388:	79ba      	ldrb	r2, [r7, #6]
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	4611      	mov	r1, r2
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff ffd0 	bl	8001334 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	4413      	add	r3, r2
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff feff 	bl	80011a0 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	3301      	adds	r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	683a      	ldr	r2, [r7, #0]
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	4413      	add	r3, r2
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1ef      	bne.n	8001394 <CLCD_Puts+0x20>
}
 80013b4:	bf00      	nop
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <CLCD_Init>:

void CLCD_Init(void)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80013c2:	2064      	movs	r0, #100	; 0x64
 80013c4:	f002 fccc 	bl	8003d60 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80013c8:	2028      	movs	r0, #40	; 0x28
 80013ca:	f7ff fe1f 	bl	800100c <CLCD_Write_Instruction>
	HAL_Delay(10);
 80013ce:	200a      	movs	r0, #10
 80013d0:	f002 fcc6 	bl	8003d60 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80013d4:	2028      	movs	r0, #40	; 0x28
 80013d6:	f7ff fe19 	bl	800100c <CLCD_Write_Instruction>
	HAL_Delay(10);
 80013da:	200a      	movs	r0, #10
 80013dc:	f002 fcc0 	bl	8003d60 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 80013e0:	200c      	movs	r0, #12
 80013e2:	f7ff fe13 	bl	800100c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 80013e6:	2006      	movs	r0, #6
 80013e8:	f7ff fe10 	bl	800100c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 80013ec:	2002      	movs	r0, #2
 80013ee:	f7ff fe0d 	bl	800100c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 80013f2:	2001      	movs	r0, #1
 80013f4:	f7ff fe0a 	bl	800100c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 80013f8:	2001      	movs	r0, #1
 80013fa:	f7ff fe07 	bl	800100c <CLCD_Write_Instruction>
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}

08001402 <CLCD_Clear>:

void CLCD_Clear(void)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 8001406:	2001      	movs	r0, #1
 8001408:	f7ff fe00 	bl	800100c <CLCD_Write_Instruction>
	HAL_Delay(10);
 800140c:	200a      	movs	r0, #10
 800140e:	f002 fca7 	bl	8003d60 <HAL_Delay>
}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
	...

08001418 <show_alarm>:
	system.wait_milisecond = 0;
	alarm.select = 0;
}

void show_alarm()
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af02      	add	r7, sp, #8
	// display on CLCD
	sprintf(clcd.str1, "ALARM #%d %s %s",
			alarm.select + 1,
 800141e:	4b3f      	ldr	r3, [pc, #252]	; (800151c <show_alarm+0x104>)
 8001420:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str1, "ALARM #%d %s %s",
 8001422:	1c5a      	adds	r2, r3, #1
			alarm.activate[alarm.select] ? "ON " : "OFF",
 8001424:	4b3d      	ldr	r3, [pc, #244]	; (800151c <show_alarm+0x104>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	493c      	ldr	r1, [pc, #240]	; (800151c <show_alarm+0x104>)
 800142a:	330a      	adds	r3, #10
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	440b      	add	r3, r1
 8001430:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str1, "ALARM #%d %s %s",
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <show_alarm+0x22>
 8001436:	493a      	ldr	r1, [pc, #232]	; (8001520 <show_alarm+0x108>)
 8001438:	e000      	b.n	800143c <show_alarm+0x24>
 800143a:	493a      	ldr	r1, [pc, #232]	; (8001524 <show_alarm+0x10c>)
			alarm.repeat[alarm.select] ? "RPT" : "ONC");
 800143c:	4b37      	ldr	r3, [pc, #220]	; (800151c <show_alarm+0x104>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4836      	ldr	r0, [pc, #216]	; (800151c <show_alarm+0x104>)
 8001442:	3310      	adds	r3, #16
 8001444:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
	sprintf(clcd.str1, "ALARM #%d %s %s",
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <show_alarm+0x38>
 800144c:	4b36      	ldr	r3, [pc, #216]	; (8001528 <show_alarm+0x110>)
 800144e:	e000      	b.n	8001452 <show_alarm+0x3a>
 8001450:	4b36      	ldr	r3, [pc, #216]	; (800152c <show_alarm+0x114>)
 8001452:	9300      	str	r3, [sp, #0]
 8001454:	460b      	mov	r3, r1
 8001456:	4936      	ldr	r1, [pc, #216]	; (8001530 <show_alarm+0x118>)
 8001458:	4836      	ldr	r0, [pc, #216]	; (8001534 <show_alarm+0x11c>)
 800145a:	f004 fcdf 	bl	8005e1c <siprintf>
	sprintf(clcd.str2, "        %s %02d:%02d",
			clock.mode_24h ? "  " : (alarm.hour[alarm.select] < 12 ? "AM" : "PM"),
 800145e:	4b36      	ldr	r3, [pc, #216]	; (8001538 <show_alarm+0x120>)
 8001460:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "        %s %02d:%02d",
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10b      	bne.n	800147e <show_alarm+0x66>
			clock.mode_24h ? "  " : (alarm.hour[alarm.select] < 12 ? "AM" : "PM"),
 8001466:	4b2d      	ldr	r3, [pc, #180]	; (800151c <show_alarm+0x104>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a2c      	ldr	r2, [pc, #176]	; (800151c <show_alarm+0x104>)
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	2b0b      	cmp	r3, #11
 8001474:	dc01      	bgt.n	800147a <show_alarm+0x62>
 8001476:	4831      	ldr	r0, [pc, #196]	; (800153c <show_alarm+0x124>)
 8001478:	e002      	b.n	8001480 <show_alarm+0x68>
 800147a:	4831      	ldr	r0, [pc, #196]	; (8001540 <show_alarm+0x128>)
 800147c:	e000      	b.n	8001480 <show_alarm+0x68>
	sprintf(clcd.str2, "        %s %02d:%02d",
 800147e:	4831      	ldr	r0, [pc, #196]	; (8001544 <show_alarm+0x12c>)
			clock.mode_24h ? alarm.hour[alarm.select] :
 8001480:	4b2d      	ldr	r3, [pc, #180]	; (8001538 <show_alarm+0x120>)
 8001482:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "        %s %02d:%02d",
 8001484:	2b00      	cmp	r3, #0
 8001486:	d006      	beq.n	8001496 <show_alarm+0x7e>
			clock.mode_24h ? alarm.hour[alarm.select] :
 8001488:	4b24      	ldr	r3, [pc, #144]	; (800151c <show_alarm+0x104>)
 800148a:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str2, "        %s %02d:%02d",
 800148c:	4a23      	ldr	r2, [pc, #140]	; (800151c <show_alarm+0x104>)
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	4413      	add	r3, r2
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	e01a      	b.n	80014cc <show_alarm+0xb4>
			alarm.hour[alarm.select] == 12 ?  12  : alarm.hour[alarm.select] % 12,
 8001496:	4b21      	ldr	r3, [pc, #132]	; (800151c <show_alarm+0x104>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a20      	ldr	r2, [pc, #128]	; (800151c <show_alarm+0x104>)
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4413      	add	r3, r2
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b0c      	cmp	r3, #12
 80014a4:	d011      	beq.n	80014ca <show_alarm+0xb2>
 80014a6:	4b1d      	ldr	r3, [pc, #116]	; (800151c <show_alarm+0x104>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a1c      	ldr	r2, [pc, #112]	; (800151c <show_alarm+0x104>)
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	4413      	add	r3, r2
 80014b0:	6859      	ldr	r1, [r3, #4]
 80014b2:	4b25      	ldr	r3, [pc, #148]	; (8001548 <show_alarm+0x130>)
 80014b4:	fb83 2301 	smull	r2, r3, r3, r1
 80014b8:	105a      	asrs	r2, r3, #1
 80014ba:	17cb      	asrs	r3, r1, #31
 80014bc:	1ad2      	subs	r2, r2, r3
 80014be:	4613      	mov	r3, r2
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	4413      	add	r3, r2
 80014c4:	009b      	lsls	r3, r3, #2
 80014c6:	1aca      	subs	r2, r1, r3
 80014c8:	e000      	b.n	80014cc <show_alarm+0xb4>
 80014ca:	220c      	movs	r2, #12
			alarm.minute[alarm.select]);
 80014cc:	4b13      	ldr	r3, [pc, #76]	; (800151c <show_alarm+0x104>)
 80014ce:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str2, "        %s %02d:%02d",
 80014d0:	4912      	ldr	r1, [pc, #72]	; (800151c <show_alarm+0x104>)
 80014d2:	3306      	adds	r3, #6
 80014d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	4613      	mov	r3, r2
 80014dc:	4602      	mov	r2, r0
 80014de:	491b      	ldr	r1, [pc, #108]	; (800154c <show_alarm+0x134>)
 80014e0:	481b      	ldr	r0, [pc, #108]	; (8001550 <show_alarm+0x138>)
 80014e2:	f004 fc9b 	bl	8005e1c <siprintf>

	CLCD_Puts(0, 0, clcd.str1);
 80014e6:	4a13      	ldr	r2, [pc, #76]	; (8001534 <show_alarm+0x11c>)
 80014e8:	2100      	movs	r1, #0
 80014ea:	2000      	movs	r0, #0
 80014ec:	f7ff ff42 	bl	8001374 <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 80014f0:	4a17      	ldr	r2, [pc, #92]	; (8001550 <show_alarm+0x138>)
 80014f2:	2101      	movs	r1, #1
 80014f4:	2000      	movs	r0, #0
 80014f6:	f7ff ff3d 	bl	8001374 <CLCD_Puts>

	// display on 7-seg
	show_7seg();
 80014fa:	f7ff fd03 	bl	8000f04 <show_7seg>

	// if idle time over 30 seconds, return to clock mode
	if(system.wait_milisecond > 30000) {
 80014fe:	4b15      	ldr	r3, [pc, #84]	; (8001554 <show_alarm+0x13c>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f247 5230 	movw	r2, #30000	; 0x7530
 8001506:	4293      	cmp	r3, r2
 8001508:	dd05      	ble.n	8001516 <show_alarm+0xfe>
		system.wait_milisecond = 0;
 800150a:	4b12      	ldr	r3, [pc, #72]	; (8001554 <show_alarm+0x13c>)
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
		system.mode = CLOCK;
 8001510:	4b10      	ldr	r3, [pc, #64]	; (8001554 <show_alarm+0x13c>)
 8001512:	2201      	movs	r2, #1
 8001514:	711a      	strb	r2, [r3, #4]
	}
}
 8001516:	bf00      	nop
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20000060 	.word	0x20000060
 8001520:	08006710 	.word	0x08006710
 8001524:	08006714 	.word	0x08006714
 8001528:	08006718 	.word	0x08006718
 800152c:	0800671c 	.word	0x0800671c
 8001530:	08006720 	.word	0x08006720
 8001534:	20000144 	.word	0x20000144
 8001538:	20000034 	.word	0x20000034
 800153c:	08006730 	.word	0x08006730
 8001540:	08006734 	.word	0x08006734
 8001544:	08006738 	.word	0x08006738
 8001548:	2aaaaaab 	.word	0x2aaaaaab
 800154c:	0800673c 	.word	0x0800673c
 8001550:	20000154 	.word	0x20000154
 8001554:	20000000 	.word	0x20000000

08001558 <next_alarm>:

void next_alarm()
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
	if(alarm.select + 1 == 5) alarm.select = 0;
 800155c:	4b08      	ldr	r3, [pc, #32]	; (8001580 <next_alarm+0x28>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b04      	cmp	r3, #4
 8001562:	d103      	bne.n	800156c <next_alarm+0x14>
 8001564:	4b06      	ldr	r3, [pc, #24]	; (8001580 <next_alarm+0x28>)
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
	else alarm.select++;
}
 800156a:	e004      	b.n	8001576 <next_alarm+0x1e>
	else alarm.select++;
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <next_alarm+0x28>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	3301      	adds	r3, #1
 8001572:	4a03      	ldr	r2, [pc, #12]	; (8001580 <next_alarm+0x28>)
 8001574:	6013      	str	r3, [r2, #0]
}
 8001576:	bf00      	nop
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	20000060 	.word	0x20000060

08001584 <alarm_enable_disable>:

void alarm_enable_disable()
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
	alarm.activate[alarm.select] = !alarm.activate[alarm.select];
 8001588:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <alarm_enable_disable+0x38>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a0b      	ldr	r2, [pc, #44]	; (80015bc <alarm_enable_disable+0x38>)
 800158e:	330a      	adds	r3, #10
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	2b00      	cmp	r3, #0
 8001598:	bf0c      	ite	eq
 800159a:	2301      	moveq	r3, #1
 800159c:	2300      	movne	r3, #0
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	4b06      	ldr	r3, [pc, #24]	; (80015bc <alarm_enable_disable+0x38>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4611      	mov	r1, r2
 80015a6:	4a05      	ldr	r2, [pc, #20]	; (80015bc <alarm_enable_disable+0x38>)
 80015a8:	330a      	adds	r3, #10
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	4413      	add	r3, r2
 80015ae:	6059      	str	r1, [r3, #4]
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	20000060 	.word	0x20000060

080015c0 <check_alarm>:

void check_alarm()
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
	for(int i = 0; i < 5; i++)
 80015c6:	2300      	movs	r3, #0
 80015c8:	607b      	str	r3, [r7, #4]
 80015ca:	e02e      	b.n	800162a <check_alarm+0x6a>
		if(alarm.activate[i] &&
 80015cc:	4a1b      	ldr	r2, [pc, #108]	; (800163c <check_alarm+0x7c>)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	330a      	adds	r3, #10
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d023      	beq.n	8001624 <check_alarm+0x64>
		   alarm.hour[i] == clock.time.hour &&
 80015dc:	4a17      	ldr	r2, [pc, #92]	; (800163c <check_alarm+0x7c>)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	4413      	add	r3, r2
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	4b16      	ldr	r3, [pc, #88]	; (8001640 <check_alarm+0x80>)
 80015e8:	699b      	ldr	r3, [r3, #24]
		if(alarm.activate[i] &&
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d11a      	bne.n	8001624 <check_alarm+0x64>
		   alarm.minute[i] == clock.time.minute)
 80015ee:	4a13      	ldr	r2, [pc, #76]	; (800163c <check_alarm+0x7c>)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3306      	adds	r3, #6
 80015f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80015f8:	4b11      	ldr	r3, [pc, #68]	; (8001640 <check_alarm+0x80>)
 80015fa:	69db      	ldr	r3, [r3, #28]
		   alarm.hour[i] == clock.time.hour &&
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d111      	bne.n	8001624 <check_alarm+0x64>
		{
			change_system_mode(ALARM_TRIGGER);
 8001600:	2005      	movs	r0, #5
 8001602:	f002 f897 	bl	8003734 <change_system_mode>

			if(alarm.repeat[i] == OFF) alarm.activate[i] = OFF;
 8001606:	4a0d      	ldr	r2, [pc, #52]	; (800163c <check_alarm+0x7c>)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	3310      	adds	r3, #16
 800160c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d10e      	bne.n	8001632 <check_alarm+0x72>
 8001614:	4a09      	ldr	r2, [pc, #36]	; (800163c <check_alarm+0x7c>)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	330a      	adds	r3, #10
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	4413      	add	r3, r2
 800161e:	2200      	movs	r2, #0
 8001620:	605a      	str	r2, [r3, #4]
			break;
 8001622:	e006      	b.n	8001632 <check_alarm+0x72>
	for(int i = 0; i < 5; i++)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3301      	adds	r3, #1
 8001628:	607b      	str	r3, [r7, #4]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b04      	cmp	r3, #4
 800162e:	ddcd      	ble.n	80015cc <check_alarm+0xc>
		}
}
 8001630:	e000      	b.n	8001634 <check_alarm+0x74>
			break;
 8001632:	bf00      	nop
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20000060 	.word	0x20000060
 8001640:	20000034 	.word	0x20000034

08001644 <trigger_alarm>:

void trigger_alarm()
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
	// toggle buzzer and LED on every 30ms.
	if((system.wait_milisecond / 30) % 2)
 8001648:	4b57      	ldr	r3, [pc, #348]	; (80017a8 <trigger_alarm+0x164>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a57      	ldr	r2, [pc, #348]	; (80017ac <trigger_alarm+0x168>)
 800164e:	fb82 1203 	smull	r1, r2, r2, r3
 8001652:	441a      	add	r2, r3
 8001654:	1112      	asrs	r2, r2, #4
 8001656:	17db      	asrs	r3, r3, #31
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	2b00      	cmp	r3, #0
 8001660:	d025      	beq.n	80016ae <trigger_alarm+0x6a>
	{
		buzzer_start(HIGH);
 8001662:	f641 504c 	movw	r0, #7500	; 0x1d4c
 8001666:	f001 f841 	bl	80026ec <buzzer_start>
		ALL_LED_ON();
 800166a:	2200      	movs	r2, #0
 800166c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001670:	484f      	ldr	r0, [pc, #316]	; (80017b0 <trigger_alarm+0x16c>)
 8001672:	f002 fe5f 	bl	8004334 <HAL_GPIO_WritePin>
 8001676:	2200      	movs	r2, #0
 8001678:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800167c:	484c      	ldr	r0, [pc, #304]	; (80017b0 <trigger_alarm+0x16c>)
 800167e:	f002 fe59 	bl	8004334 <HAL_GPIO_WritePin>
 8001682:	2200      	movs	r2, #0
 8001684:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001688:	4849      	ldr	r0, [pc, #292]	; (80017b0 <trigger_alarm+0x16c>)
 800168a:	f002 fe53 	bl	8004334 <HAL_GPIO_WritePin>
 800168e:	2200      	movs	r2, #0
 8001690:	2140      	movs	r1, #64	; 0x40
 8001692:	4848      	ldr	r0, [pc, #288]	; (80017b4 <trigger_alarm+0x170>)
 8001694:	f002 fe4e 	bl	8004334 <HAL_GPIO_WritePin>
 8001698:	2200      	movs	r2, #0
 800169a:	2120      	movs	r1, #32
 800169c:	4846      	ldr	r0, [pc, #280]	; (80017b8 <trigger_alarm+0x174>)
 800169e:	f002 fe49 	bl	8004334 <HAL_GPIO_WritePin>
 80016a2:	2200      	movs	r2, #0
 80016a4:	2101      	movs	r1, #1
 80016a6:	4844      	ldr	r0, [pc, #272]	; (80017b8 <trigger_alarm+0x174>)
 80016a8:	f002 fe44 	bl	8004334 <HAL_GPIO_WritePin>
 80016ac:	e022      	b.n	80016f4 <trigger_alarm+0xb0>
	}
	else
	{
		buzzer_stop();
 80016ae:	f001 f83b 	bl	8002728 <buzzer_stop>
		ALL_LED_OFF();
 80016b2:	2201      	movs	r2, #1
 80016b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016b8:	483d      	ldr	r0, [pc, #244]	; (80017b0 <trigger_alarm+0x16c>)
 80016ba:	f002 fe3b 	bl	8004334 <HAL_GPIO_WritePin>
 80016be:	2201      	movs	r2, #1
 80016c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016c4:	483a      	ldr	r0, [pc, #232]	; (80017b0 <trigger_alarm+0x16c>)
 80016c6:	f002 fe35 	bl	8004334 <HAL_GPIO_WritePin>
 80016ca:	2201      	movs	r2, #1
 80016cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016d0:	4837      	ldr	r0, [pc, #220]	; (80017b0 <trigger_alarm+0x16c>)
 80016d2:	f002 fe2f 	bl	8004334 <HAL_GPIO_WritePin>
 80016d6:	2201      	movs	r2, #1
 80016d8:	2140      	movs	r1, #64	; 0x40
 80016da:	4836      	ldr	r0, [pc, #216]	; (80017b4 <trigger_alarm+0x170>)
 80016dc:	f002 fe2a 	bl	8004334 <HAL_GPIO_WritePin>
 80016e0:	2201      	movs	r2, #1
 80016e2:	2120      	movs	r1, #32
 80016e4:	4834      	ldr	r0, [pc, #208]	; (80017b8 <trigger_alarm+0x174>)
 80016e6:	f002 fe25 	bl	8004334 <HAL_GPIO_WritePin>
 80016ea:	2201      	movs	r2, #1
 80016ec:	2101      	movs	r1, #1
 80016ee:	4832      	ldr	r0, [pc, #200]	; (80017b8 <trigger_alarm+0x174>)
 80016f0:	f002 fe20 	bl	8004334 <HAL_GPIO_WritePin>
	}

	// toggle CLCD on every 500ms.
	if((clock.time.milisecond / 500) % 2)
 80016f4:	4b31      	ldr	r3, [pc, #196]	; (80017bc <trigger_alarm+0x178>)
 80016f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f8:	4a31      	ldr	r2, [pc, #196]	; (80017c0 <trigger_alarm+0x17c>)
 80016fa:	fb82 1203 	smull	r1, r2, r2, r3
 80016fe:	1152      	asrs	r2, r2, #5
 8001700:	17db      	asrs	r3, r3, #31
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	2b00      	cmp	r3, #0
 800170a:	d005      	beq.n	8001718 <trigger_alarm+0xd4>
	{
		CLCD_Puts(0, 0, "ALARM TRIGGERED!");
 800170c:	4a2d      	ldr	r2, [pc, #180]	; (80017c4 <trigger_alarm+0x180>)
 800170e:	2100      	movs	r1, #0
 8001710:	2000      	movs	r0, #0
 8001712:	f7ff fe2f 	bl	8001374 <CLCD_Puts>
 8001716:	e001      	b.n	800171c <trigger_alarm+0xd8>
	}
	else
	{
		CLCD_Clear();
 8001718:	f7ff fe73 	bl	8001402 <CLCD_Clear>
	}

	// display 7-seg.
	show_7seg();
 800171c:	f7ff fbf2 	bl	8000f04 <show_7seg>

	// exit when press any button.
	if(CHECK_SW1_PRESSING() ||
 8001720:	2108      	movs	r1, #8
 8001722:	4829      	ldr	r0, [pc, #164]	; (80017c8 <trigger_alarm+0x184>)
 8001724:	f002 fdee 	bl	8004304 <HAL_GPIO_ReadPin>
 8001728:	4603      	mov	r3, r0
 800172a:	2b01      	cmp	r3, #1
 800172c:	d016      	beq.n	800175c <trigger_alarm+0x118>
	   CHECK_SW2_PRESSING() ||
 800172e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001732:	4820      	ldr	r0, [pc, #128]	; (80017b4 <trigger_alarm+0x170>)
 8001734:	f002 fde6 	bl	8004304 <HAL_GPIO_ReadPin>
 8001738:	4603      	mov	r3, r0
	if(CHECK_SW1_PRESSING() ||
 800173a:	2b01      	cmp	r3, #1
 800173c:	d00e      	beq.n	800175c <trigger_alarm+0x118>
	   CHECK_SW3_PRESSING() ||
 800173e:	2110      	movs	r1, #16
 8001740:	481b      	ldr	r0, [pc, #108]	; (80017b0 <trigger_alarm+0x16c>)
 8001742:	f002 fddf 	bl	8004304 <HAL_GPIO_ReadPin>
 8001746:	4603      	mov	r3, r0
	   CHECK_SW2_PRESSING() ||
 8001748:	2b01      	cmp	r3, #1
 800174a:	d007      	beq.n	800175c <trigger_alarm+0x118>
	   CHECK_SW4_PRESSING())
 800174c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001750:	4817      	ldr	r0, [pc, #92]	; (80017b0 <trigger_alarm+0x16c>)
 8001752:	f002 fdd7 	bl	8004304 <HAL_GPIO_ReadPin>
 8001756:	4603      	mov	r3, r0
	   CHECK_SW3_PRESSING() ||
 8001758:	2b01      	cmp	r3, #1
 800175a:	d123      	bne.n	80017a4 <trigger_alarm+0x160>
	{
		alarm.closing = TRUE;
 800175c:	4b1b      	ldr	r3, [pc, #108]	; (80017cc <trigger_alarm+0x188>)
 800175e:	2201      	movs	r2, #1
 8001760:	655a      	str	r2, [r3, #84]	; 0x54
		ALL_LED_OFF();
 8001762:	2201      	movs	r2, #1
 8001764:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001768:	4811      	ldr	r0, [pc, #68]	; (80017b0 <trigger_alarm+0x16c>)
 800176a:	f002 fde3 	bl	8004334 <HAL_GPIO_WritePin>
 800176e:	2201      	movs	r2, #1
 8001770:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001774:	480e      	ldr	r0, [pc, #56]	; (80017b0 <trigger_alarm+0x16c>)
 8001776:	f002 fddd 	bl	8004334 <HAL_GPIO_WritePin>
 800177a:	2201      	movs	r2, #1
 800177c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001780:	480b      	ldr	r0, [pc, #44]	; (80017b0 <trigger_alarm+0x16c>)
 8001782:	f002 fdd7 	bl	8004334 <HAL_GPIO_WritePin>
 8001786:	2201      	movs	r2, #1
 8001788:	2140      	movs	r1, #64	; 0x40
 800178a:	480a      	ldr	r0, [pc, #40]	; (80017b4 <trigger_alarm+0x170>)
 800178c:	f002 fdd2 	bl	8004334 <HAL_GPIO_WritePin>
 8001790:	2201      	movs	r2, #1
 8001792:	2120      	movs	r1, #32
 8001794:	4808      	ldr	r0, [pc, #32]	; (80017b8 <trigger_alarm+0x174>)
 8001796:	f002 fdcd 	bl	8004334 <HAL_GPIO_WritePin>
 800179a:	2201      	movs	r2, #1
 800179c:	2101      	movs	r1, #1
 800179e:	4806      	ldr	r0, [pc, #24]	; (80017b8 <trigger_alarm+0x174>)
 80017a0:	f002 fdc8 	bl	8004334 <HAL_GPIO_WritePin>
	}
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	20000000 	.word	0x20000000
 80017ac:	88888889 	.word	0x88888889
 80017b0:	40020c00 	.word	0x40020c00
 80017b4:	40020800 	.word	0x40020800
 80017b8:	40020400 	.word	0x40020400
 80017bc:	20000034 	.word	0x20000034
 80017c0:	10624dd3 	.word	0x10624dd3
 80017c4:	08006754 	.word	0x08006754
 80017c8:	40021000 	.word	0x40021000
 80017cc:	20000060 	.word	0x20000060

080017d0 <init_alarm_config>:
extern Button button4;
extern Buzzer buzzer;
extern CLCD clcd;

void init_alarm_config()
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
	system.wait_milisecond = 0;
 80017d4:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <init_alarm_config+0x20>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
	alarm.select = 0;
 80017da:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <init_alarm_config+0x24>)
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
	alarm_config.choose = SELECT;
 80017e0:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <init_alarm_config+0x28>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	701a      	strb	r2, [r3, #0]
}
 80017e6:	bf00      	nop
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr
 80017f0:	20000000 	.word	0x20000000
 80017f4:	20000060 	.word	0x20000060
 80017f8:	20000240 	.word	0x20000240

080017fc <show_alarm_config>:

void show_alarm_config()
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af02      	add	r7, sp, #8
	// display on CLCD
	sprintf(clcd.str1, "ALARM #%d %s %s",
			alarm.select + 1,
 8001802:	4b38      	ldr	r3, [pc, #224]	; (80018e4 <show_alarm_config+0xe8>)
 8001804:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str1, "ALARM #%d %s %s",
 8001806:	1c5a      	adds	r2, r3, #1
			alarm.activate[alarm.select] ? "ON " : "OFF",
 8001808:	4b36      	ldr	r3, [pc, #216]	; (80018e4 <show_alarm_config+0xe8>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4935      	ldr	r1, [pc, #212]	; (80018e4 <show_alarm_config+0xe8>)
 800180e:	330a      	adds	r3, #10
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	440b      	add	r3, r1
 8001814:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str1, "ALARM #%d %s %s",
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <show_alarm_config+0x22>
 800181a:	4933      	ldr	r1, [pc, #204]	; (80018e8 <show_alarm_config+0xec>)
 800181c:	e000      	b.n	8001820 <show_alarm_config+0x24>
 800181e:	4933      	ldr	r1, [pc, #204]	; (80018ec <show_alarm_config+0xf0>)
			alarm.repeat[alarm.select] ? "RPT" : "ONC");
 8001820:	4b30      	ldr	r3, [pc, #192]	; (80018e4 <show_alarm_config+0xe8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	482f      	ldr	r0, [pc, #188]	; (80018e4 <show_alarm_config+0xe8>)
 8001826:	3310      	adds	r3, #16
 8001828:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
	sprintf(clcd.str1, "ALARM #%d %s %s",
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <show_alarm_config+0x38>
 8001830:	4b2f      	ldr	r3, [pc, #188]	; (80018f0 <show_alarm_config+0xf4>)
 8001832:	e000      	b.n	8001836 <show_alarm_config+0x3a>
 8001834:	4b2f      	ldr	r3, [pc, #188]	; (80018f4 <show_alarm_config+0xf8>)
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	460b      	mov	r3, r1
 800183a:	492f      	ldr	r1, [pc, #188]	; (80018f8 <show_alarm_config+0xfc>)
 800183c:	482f      	ldr	r0, [pc, #188]	; (80018fc <show_alarm_config+0x100>)
 800183e:	f004 faed 	bl	8005e1c <siprintf>
	sprintf(clcd.str2, "SET     %s %02d:%02d",
			alarm.hour[alarm.select] <  12 ? "AM" : "PM",
 8001842:	4b28      	ldr	r3, [pc, #160]	; (80018e4 <show_alarm_config+0xe8>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a27      	ldr	r2, [pc, #156]	; (80018e4 <show_alarm_config+0xe8>)
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	4413      	add	r3, r2
 800184c:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str2, "SET     %s %02d:%02d",
 800184e:	2b0b      	cmp	r3, #11
 8001850:	dc01      	bgt.n	8001856 <show_alarm_config+0x5a>
 8001852:	482b      	ldr	r0, [pc, #172]	; (8001900 <show_alarm_config+0x104>)
 8001854:	e000      	b.n	8001858 <show_alarm_config+0x5c>
 8001856:	482b      	ldr	r0, [pc, #172]	; (8001904 <show_alarm_config+0x108>)
			alarm.hour[alarm.select] == 12 ?  12  : alarm.hour[alarm.select] % 12,
 8001858:	4b22      	ldr	r3, [pc, #136]	; (80018e4 <show_alarm_config+0xe8>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a21      	ldr	r2, [pc, #132]	; (80018e4 <show_alarm_config+0xe8>)
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	4413      	add	r3, r2
 8001862:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str2, "SET     %s %02d:%02d",
 8001864:	2b0c      	cmp	r3, #12
 8001866:	d011      	beq.n	800188c <show_alarm_config+0x90>
			alarm.hour[alarm.select] == 12 ?  12  : alarm.hour[alarm.select] % 12,
 8001868:	4b1e      	ldr	r3, [pc, #120]	; (80018e4 <show_alarm_config+0xe8>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a1d      	ldr	r2, [pc, #116]	; (80018e4 <show_alarm_config+0xe8>)
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4413      	add	r3, r2
 8001872:	6859      	ldr	r1, [r3, #4]
	sprintf(clcd.str2, "SET     %s %02d:%02d",
 8001874:	4b24      	ldr	r3, [pc, #144]	; (8001908 <show_alarm_config+0x10c>)
 8001876:	fb83 2301 	smull	r2, r3, r3, r1
 800187a:	105a      	asrs	r2, r3, #1
 800187c:	17cb      	asrs	r3, r1, #31
 800187e:	1ad2      	subs	r2, r2, r3
 8001880:	4613      	mov	r3, r2
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	4413      	add	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	1aca      	subs	r2, r1, r3
 800188a:	e000      	b.n	800188e <show_alarm_config+0x92>
 800188c:	220c      	movs	r2, #12
			alarm.minute[alarm.select]);
 800188e:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <show_alarm_config+0xe8>)
 8001890:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str2, "SET     %s %02d:%02d",
 8001892:	4914      	ldr	r1, [pc, #80]	; (80018e4 <show_alarm_config+0xe8>)
 8001894:	3306      	adds	r3, #6
 8001896:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	4613      	mov	r3, r2
 800189e:	4602      	mov	r2, r0
 80018a0:	491a      	ldr	r1, [pc, #104]	; (800190c <show_alarm_config+0x110>)
 80018a2:	481b      	ldr	r0, [pc, #108]	; (8001910 <show_alarm_config+0x114>)
 80018a4:	f004 faba 	bl	8005e1c <siprintf>

	blink_choose_alarm_config_element();
 80018a8:	f000 f836 	bl	8001918 <blink_choose_alarm_config_element>
	CLCD_Puts(0, 0, clcd.str1);
 80018ac:	4a13      	ldr	r2, [pc, #76]	; (80018fc <show_alarm_config+0x100>)
 80018ae:	2100      	movs	r1, #0
 80018b0:	2000      	movs	r0, #0
 80018b2:	f7ff fd5f 	bl	8001374 <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 80018b6:	4a16      	ldr	r2, [pc, #88]	; (8001910 <show_alarm_config+0x114>)
 80018b8:	2101      	movs	r1, #1
 80018ba:	2000      	movs	r0, #0
 80018bc:	f7ff fd5a 	bl	8001374 <CLCD_Puts>

	// display on 7-seg
	show_7seg();
 80018c0:	f7ff fb20 	bl	8000f04 <show_7seg>

	// if idle time over 30 seconds, return to alarm mode
	if(system.wait_milisecond > 30000) {
 80018c4:	4b13      	ldr	r3, [pc, #76]	; (8001914 <show_alarm_config+0x118>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f247 5230 	movw	r2, #30000	; 0x7530
 80018cc:	4293      	cmp	r3, r2
 80018ce:	dd05      	ble.n	80018dc <show_alarm_config+0xe0>
		system.wait_milisecond = 0;
 80018d0:	4b10      	ldr	r3, [pc, #64]	; (8001914 <show_alarm_config+0x118>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
		system.mode = ALARM;
 80018d6:	4b0f      	ldr	r3, [pc, #60]	; (8001914 <show_alarm_config+0x118>)
 80018d8:	2203      	movs	r2, #3
 80018da:	711a      	strb	r2, [r3, #4]
	}
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000060 	.word	0x20000060
 80018e8:	08006768 	.word	0x08006768
 80018ec:	0800676c 	.word	0x0800676c
 80018f0:	08006770 	.word	0x08006770
 80018f4:	08006774 	.word	0x08006774
 80018f8:	08006778 	.word	0x08006778
 80018fc:	20000144 	.word	0x20000144
 8001900:	08006788 	.word	0x08006788
 8001904:	0800678c 	.word	0x0800678c
 8001908:	2aaaaaab 	.word	0x2aaaaaab
 800190c:	08006790 	.word	0x08006790
 8001910:	20000154 	.word	0x20000154
 8001914:	20000000 	.word	0x20000000

08001918 <blink_choose_alarm_config_element>:

void blink_choose_alarm_config_element()
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
	if(system.wait_milisecond > 250 && !clock.point)
 800191c:	4b22      	ldr	r3, [pc, #136]	; (80019a8 <blink_choose_alarm_config_element+0x90>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2bfa      	cmp	r3, #250	; 0xfa
 8001922:	dd3b      	ble.n	800199c <blink_choose_alarm_config_element+0x84>
 8001924:	4b21      	ldr	r3, [pc, #132]	; (80019ac <blink_choose_alarm_config_element+0x94>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d137      	bne.n	800199c <blink_choose_alarm_config_element+0x84>
	{
		switch(alarm_config.choose)
 800192c:	4b20      	ldr	r3, [pc, #128]	; (80019b0 <blink_choose_alarm_config_element+0x98>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2b04      	cmp	r3, #4
 8001932:	d834      	bhi.n	800199e <blink_choose_alarm_config_element+0x86>
 8001934:	a201      	add	r2, pc, #4	; (adr r2, 800193c <blink_choose_alarm_config_element+0x24>)
 8001936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800193a:	bf00      	nop
 800193c:	08001951 	.word	0x08001951
 8001940:	08001959 	.word	0x08001959
 8001944:	08001967 	.word	0x08001967
 8001948:	08001975 	.word	0x08001975
 800194c:	08001989 	.word	0x08001989
		{
		case SELECT:
			clcd.str1[7] = ' ';
 8001950:	4b18      	ldr	r3, [pc, #96]	; (80019b4 <blink_choose_alarm_config_element+0x9c>)
 8001952:	2220      	movs	r2, #32
 8001954:	71da      	strb	r2, [r3, #7]
			break;
 8001956:	e022      	b.n	800199e <blink_choose_alarm_config_element+0x86>
		case ALARM_MINUTE:
			clcd.str2[14] = ' ';
 8001958:	4b16      	ldr	r3, [pc, #88]	; (80019b4 <blink_choose_alarm_config_element+0x9c>)
 800195a:	2220      	movs	r2, #32
 800195c:	779a      	strb	r2, [r3, #30]
			clcd.str2[15] = ' ';
 800195e:	4b15      	ldr	r3, [pc, #84]	; (80019b4 <blink_choose_alarm_config_element+0x9c>)
 8001960:	2220      	movs	r2, #32
 8001962:	77da      	strb	r2, [r3, #31]
			break;
 8001964:	e01b      	b.n	800199e <blink_choose_alarm_config_element+0x86>
		case ALARM_HOUR:
			clcd.str2[11] = ' ';
 8001966:	4b13      	ldr	r3, [pc, #76]	; (80019b4 <blink_choose_alarm_config_element+0x9c>)
 8001968:	2220      	movs	r2, #32
 800196a:	76da      	strb	r2, [r3, #27]
			clcd.str2[12] = ' ';
 800196c:	4b11      	ldr	r3, [pc, #68]	; (80019b4 <blink_choose_alarm_config_element+0x9c>)
 800196e:	2220      	movs	r2, #32
 8001970:	771a      	strb	r2, [r3, #28]
			break;
 8001972:	e014      	b.n	800199e <blink_choose_alarm_config_element+0x86>
		case REPEAT:
			clcd.str1[13] = ' ';
 8001974:	4b0f      	ldr	r3, [pc, #60]	; (80019b4 <blink_choose_alarm_config_element+0x9c>)
 8001976:	2220      	movs	r2, #32
 8001978:	735a      	strb	r2, [r3, #13]
			clcd.str1[14] = ' ';
 800197a:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <blink_choose_alarm_config_element+0x9c>)
 800197c:	2220      	movs	r2, #32
 800197e:	739a      	strb	r2, [r3, #14]
			clcd.str1[15] = ' ';
 8001980:	4b0c      	ldr	r3, [pc, #48]	; (80019b4 <blink_choose_alarm_config_element+0x9c>)
 8001982:	2220      	movs	r2, #32
 8001984:	73da      	strb	r2, [r3, #15]
			break;
 8001986:	e00a      	b.n	800199e <blink_choose_alarm_config_element+0x86>
		case ACTIVATE:
			clcd.str1[9] = ' ';
 8001988:	4b0a      	ldr	r3, [pc, #40]	; (80019b4 <blink_choose_alarm_config_element+0x9c>)
 800198a:	2220      	movs	r2, #32
 800198c:	725a      	strb	r2, [r3, #9]
			clcd.str1[10] = ' ';
 800198e:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <blink_choose_alarm_config_element+0x9c>)
 8001990:	2220      	movs	r2, #32
 8001992:	729a      	strb	r2, [r3, #10]
			clcd.str1[11] = ' ';
 8001994:	4b07      	ldr	r3, [pc, #28]	; (80019b4 <blink_choose_alarm_config_element+0x9c>)
 8001996:	2220      	movs	r2, #32
 8001998:	72da      	strb	r2, [r3, #11]
			break;
 800199a:	e000      	b.n	800199e <blink_choose_alarm_config_element+0x86>
		}
	}
 800199c:	bf00      	nop
}
 800199e:	bf00      	nop
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	20000000 	.word	0x20000000
 80019ac:	20000034 	.word	0x20000034
 80019b0:	20000240 	.word	0x20000240
 80019b4:	20000144 	.word	0x20000144

080019b8 <alarm_config_next_item>:

void alarm_config_next_item()
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
	switch(alarm_config.choose)
 80019bc:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <alarm_config_next_item+0x5c>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	2b04      	cmp	r3, #4
 80019c2:	d821      	bhi.n	8001a08 <alarm_config_next_item+0x50>
 80019c4:	a201      	add	r2, pc, #4	; (adr r2, 80019cc <alarm_config_next_item+0x14>)
 80019c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ca:	bf00      	nop
 80019cc:	080019e1 	.word	0x080019e1
 80019d0:	080019e9 	.word	0x080019e9
 80019d4:	080019f1 	.word	0x080019f1
 80019d8:	080019f9 	.word	0x080019f9
 80019dc:	08001a01 	.word	0x08001a01
	{
	case SELECT:       alarm_config.choose = ALARM_MINUTE; break;
 80019e0:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <alarm_config_next_item+0x5c>)
 80019e2:	2201      	movs	r2, #1
 80019e4:	701a      	strb	r2, [r3, #0]
 80019e6:	e00f      	b.n	8001a08 <alarm_config_next_item+0x50>
	case ALARM_MINUTE: alarm_config.choose = ALARM_HOUR;   break;
 80019e8:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <alarm_config_next_item+0x5c>)
 80019ea:	2202      	movs	r2, #2
 80019ec:	701a      	strb	r2, [r3, #0]
 80019ee:	e00b      	b.n	8001a08 <alarm_config_next_item+0x50>
	case ALARM_HOUR:   alarm_config.choose = REPEAT;       break;
 80019f0:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <alarm_config_next_item+0x5c>)
 80019f2:	2203      	movs	r2, #3
 80019f4:	701a      	strb	r2, [r3, #0]
 80019f6:	e007      	b.n	8001a08 <alarm_config_next_item+0x50>
	case REPEAT:       alarm_config.choose = ACTIVATE;     break;
 80019f8:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <alarm_config_next_item+0x5c>)
 80019fa:	2204      	movs	r2, #4
 80019fc:	701a      	strb	r2, [r3, #0]
 80019fe:	e003      	b.n	8001a08 <alarm_config_next_item+0x50>
	case ACTIVATE:     alarm_config.choose = SELECT;       break;
 8001a00:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <alarm_config_next_item+0x5c>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]
 8001a06:	bf00      	nop
	}
}
 8001a08:	bf00      	nop
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	20000240 	.word	0x20000240

08001a18 <alarm_config_increase_once>:

void alarm_config_increase_once()
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
	switch(alarm_config.choose)
 8001a1c:	4b43      	ldr	r3, [pc, #268]	; (8001b2c <alarm_config_increase_once+0x114>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d87d      	bhi.n	8001b20 <alarm_config_increase_once+0x108>
 8001a24:	a201      	add	r2, pc, #4	; (adr r2, 8001a2c <alarm_config_increase_once+0x14>)
 8001a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a2a:	bf00      	nop
 8001a2c:	08001a41 	.word	0x08001a41
 8001a30:	08001a5b 	.word	0x08001a5b
 8001a34:	08001a91 	.word	0x08001a91
 8001a38:	08001ac7 	.word	0x08001ac7
 8001a3c:	08001aed 	.word	0x08001aed
	{
	case SELECT:
		alarm.select++;
 8001a40:	4b3b      	ldr	r3, [pc, #236]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	3301      	adds	r3, #1
 8001a46:	4a3a      	ldr	r2, [pc, #232]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a48:	6013      	str	r3, [r2, #0]
		if(alarm.select >= 5) alarm.select = 0;
 8001a4a:	4b39      	ldr	r3, [pc, #228]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	2b04      	cmp	r3, #4
 8001a50:	dd61      	ble.n	8001b16 <alarm_config_increase_once+0xfe>
 8001a52:	4b37      	ldr	r3, [pc, #220]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
		break;
 8001a58:	e05d      	b.n	8001b16 <alarm_config_increase_once+0xfe>

	case ALARM_MINUTE:
		alarm.minute[alarm.select]++;
 8001a5a:	4b35      	ldr	r3, [pc, #212]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4934      	ldr	r1, [pc, #208]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a60:	1d9a      	adds	r2, r3, #6
 8001a62:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001a66:	3201      	adds	r2, #1
 8001a68:	4931      	ldr	r1, [pc, #196]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a6a:	3306      	adds	r3, #6
 8001a6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(alarm.minute[alarm.select] >= 60) alarm.minute[alarm.select] = 0;
 8001a70:	4b2f      	ldr	r3, [pc, #188]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a2e      	ldr	r2, [pc, #184]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a76:	3306      	adds	r3, #6
 8001a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a7c:	2b3b      	cmp	r3, #59	; 0x3b
 8001a7e:	dd4c      	ble.n	8001b1a <alarm_config_increase_once+0x102>
 8001a80:	4b2b      	ldr	r3, [pc, #172]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a2a      	ldr	r2, [pc, #168]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a86:	3306      	adds	r3, #6
 8001a88:	2100      	movs	r1, #0
 8001a8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8001a8e:	e044      	b.n	8001b1a <alarm_config_increase_once+0x102>

	case ALARM_HOUR:
		alarm.hour[alarm.select]++;
 8001a90:	4b27      	ldr	r3, [pc, #156]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	4926      	ldr	r1, [pc, #152]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001a96:	0093      	lsls	r3, r2, #2
 8001a98:	440b      	add	r3, r1
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	1c59      	adds	r1, r3, #1
 8001a9e:	4824      	ldr	r0, [pc, #144]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001aa0:	0093      	lsls	r3, r2, #2
 8001aa2:	4403      	add	r3, r0
 8001aa4:	6059      	str	r1, [r3, #4]
		if(alarm.hour[alarm.select] >= 24) alarm.hour[alarm.select] = 0;
 8001aa6:	4b22      	ldr	r3, [pc, #136]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a21      	ldr	r2, [pc, #132]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	4413      	add	r3, r2
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	2b17      	cmp	r3, #23
 8001ab4:	dd33      	ble.n	8001b1e <alarm_config_increase_once+0x106>
 8001ab6:	4b1e      	ldr	r3, [pc, #120]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a1d      	ldr	r2, [pc, #116]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	4413      	add	r3, r2
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	605a      	str	r2, [r3, #4]
		break;
 8001ac4:	e02b      	b.n	8001b1e <alarm_config_increase_once+0x106>

	case REPEAT:
		alarm.repeat[alarm.select] = !alarm.repeat[alarm.select];
 8001ac6:	4b1a      	ldr	r3, [pc, #104]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a19      	ldr	r2, [pc, #100]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001acc:	3310      	adds	r3, #16
 8001ace:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	bf0c      	ite	eq
 8001ad6:	2301      	moveq	r3, #1
 8001ad8:	2300      	movne	r3, #0
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4611      	mov	r1, r2
 8001ae2:	4a13      	ldr	r2, [pc, #76]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001ae4:	3310      	adds	r3, #16
 8001ae6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8001aea:	e019      	b.n	8001b20 <alarm_config_increase_once+0x108>

	case ACTIVATE:
		alarm.activate[alarm.select] = !alarm.activate[alarm.select];
 8001aec:	4b10      	ldr	r3, [pc, #64]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a0f      	ldr	r2, [pc, #60]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001af2:	330a      	adds	r3, #10
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	4413      	add	r3, r2
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	bf0c      	ite	eq
 8001afe:	2301      	moveq	r3, #1
 8001b00:	2300      	movne	r3, #0
 8001b02:	b2da      	uxtb	r2, r3
 8001b04:	4b0a      	ldr	r3, [pc, #40]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4611      	mov	r1, r2
 8001b0a:	4a09      	ldr	r2, [pc, #36]	; (8001b30 <alarm_config_increase_once+0x118>)
 8001b0c:	330a      	adds	r3, #10
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	4413      	add	r3, r2
 8001b12:	6059      	str	r1, [r3, #4]
		break;
 8001b14:	e004      	b.n	8001b20 <alarm_config_increase_once+0x108>
		break;
 8001b16:	bf00      	nop
 8001b18:	e002      	b.n	8001b20 <alarm_config_increase_once+0x108>
		break;
 8001b1a:	bf00      	nop
 8001b1c:	e000      	b.n	8001b20 <alarm_config_increase_once+0x108>
		break;
 8001b1e:	bf00      	nop
	}
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	20000240 	.word	0x20000240
 8001b30:	20000060 	.word	0x20000060

08001b34 <alarm_config_decrease_once>:

void alarm_config_decrease_once()
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
	switch(alarm_config.choose)
 8001b38:	4b43      	ldr	r3, [pc, #268]	; (8001c48 <alarm_config_decrease_once+0x114>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2b04      	cmp	r3, #4
 8001b3e:	d87d      	bhi.n	8001c3c <alarm_config_decrease_once+0x108>
 8001b40:	a201      	add	r2, pc, #4	; (adr r2, 8001b48 <alarm_config_decrease_once+0x14>)
 8001b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b46:	bf00      	nop
 8001b48:	08001b5d 	.word	0x08001b5d
 8001b4c:	08001b77 	.word	0x08001b77
 8001b50:	08001bad 	.word	0x08001bad
 8001b54:	08001be3 	.word	0x08001be3
 8001b58:	08001c09 	.word	0x08001c09
	{
	case SELECT:
		alarm.select--;
 8001b5c:	4b3b      	ldr	r3, [pc, #236]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	3b01      	subs	r3, #1
 8001b62:	4a3a      	ldr	r2, [pc, #232]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001b64:	6013      	str	r3, [r2, #0]
		if(alarm.select < 0) alarm.select = 4;
 8001b66:	4b39      	ldr	r3, [pc, #228]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	da61      	bge.n	8001c32 <alarm_config_decrease_once+0xfe>
 8001b6e:	4b37      	ldr	r3, [pc, #220]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001b70:	2204      	movs	r2, #4
 8001b72:	601a      	str	r2, [r3, #0]
		break;
 8001b74:	e05d      	b.n	8001c32 <alarm_config_decrease_once+0xfe>

	case ALARM_MINUTE:
		alarm.minute[alarm.select]--;
 8001b76:	4b35      	ldr	r3, [pc, #212]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4934      	ldr	r1, [pc, #208]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001b7c:	1d9a      	adds	r2, r3, #6
 8001b7e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001b82:	3a01      	subs	r2, #1
 8001b84:	4931      	ldr	r1, [pc, #196]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001b86:	3306      	adds	r3, #6
 8001b88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(alarm.minute[alarm.select] < 0) alarm.minute[alarm.select] = 59;
 8001b8c:	4b2f      	ldr	r3, [pc, #188]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a2e      	ldr	r2, [pc, #184]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001b92:	3306      	adds	r3, #6
 8001b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	da4c      	bge.n	8001c36 <alarm_config_decrease_once+0x102>
 8001b9c:	4b2b      	ldr	r3, [pc, #172]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a2a      	ldr	r2, [pc, #168]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001ba2:	3306      	adds	r3, #6
 8001ba4:	213b      	movs	r1, #59	; 0x3b
 8001ba6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8001baa:	e044      	b.n	8001c36 <alarm_config_decrease_once+0x102>

	case ALARM_HOUR:
		alarm.hour[alarm.select]--;
 8001bac:	4b27      	ldr	r3, [pc, #156]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4926      	ldr	r1, [pc, #152]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001bb2:	0093      	lsls	r3, r2, #2
 8001bb4:	440b      	add	r3, r1
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	1e59      	subs	r1, r3, #1
 8001bba:	4824      	ldr	r0, [pc, #144]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001bbc:	0093      	lsls	r3, r2, #2
 8001bbe:	4403      	add	r3, r0
 8001bc0:	6059      	str	r1, [r3, #4]
		if(alarm.hour[alarm.select] < 0) alarm.hour[alarm.select] = 23;
 8001bc2:	4b22      	ldr	r3, [pc, #136]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a21      	ldr	r2, [pc, #132]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	4413      	add	r3, r2
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	da33      	bge.n	8001c3a <alarm_config_decrease_once+0x106>
 8001bd2:	4b1e      	ldr	r3, [pc, #120]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a1d      	ldr	r2, [pc, #116]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	4413      	add	r3, r2
 8001bdc:	2217      	movs	r2, #23
 8001bde:	605a      	str	r2, [r3, #4]
		break;
 8001be0:	e02b      	b.n	8001c3a <alarm_config_decrease_once+0x106>

	case REPEAT:
		alarm.repeat[alarm.select] = !alarm.repeat[alarm.select];
 8001be2:	4b1a      	ldr	r3, [pc, #104]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a19      	ldr	r2, [pc, #100]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001be8:	3310      	adds	r3, #16
 8001bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	bf0c      	ite	eq
 8001bf2:	2301      	moveq	r3, #1
 8001bf4:	2300      	movne	r3, #0
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	4b14      	ldr	r3, [pc, #80]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4611      	mov	r1, r2
 8001bfe:	4a13      	ldr	r2, [pc, #76]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001c00:	3310      	adds	r3, #16
 8001c02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8001c06:	e019      	b.n	8001c3c <alarm_config_decrease_once+0x108>

	case ACTIVATE:
		alarm.activate[alarm.select] = !alarm.activate[alarm.select];
 8001c08:	4b10      	ldr	r3, [pc, #64]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a0f      	ldr	r2, [pc, #60]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001c0e:	330a      	adds	r3, #10
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	4413      	add	r3, r2
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	bf0c      	ite	eq
 8001c1a:	2301      	moveq	r3, #1
 8001c1c:	2300      	movne	r3, #0
 8001c1e:	b2da      	uxtb	r2, r3
 8001c20:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4611      	mov	r1, r2
 8001c26:	4a09      	ldr	r2, [pc, #36]	; (8001c4c <alarm_config_decrease_once+0x118>)
 8001c28:	330a      	adds	r3, #10
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	4413      	add	r3, r2
 8001c2e:	6059      	str	r1, [r3, #4]
		break;
 8001c30:	e004      	b.n	8001c3c <alarm_config_decrease_once+0x108>
		break;
 8001c32:	bf00      	nop
 8001c34:	e002      	b.n	8001c3c <alarm_config_decrease_once+0x108>
		break;
 8001c36:	bf00      	nop
 8001c38:	e000      	b.n	8001c3c <alarm_config_decrease_once+0x108>
		break;
 8001c3a:	bf00      	nop
	}
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	20000240 	.word	0x20000240
 8001c4c:	20000060 	.word	0x20000060

08001c50 <alarm_config_increase_continuous_150ms>:

void alarm_config_increase_continuous_150ms()
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
	if(button3.repeating_milisecond >= 150)
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <alarm_config_increase_continuous_150ms+0x1c>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	2b95      	cmp	r3, #149	; 0x95
 8001c5a:	dd04      	ble.n	8001c66 <alarm_config_increase_continuous_150ms+0x16>
	{
		button3.repeating_milisecond = 0;
 8001c5c:	4b03      	ldr	r3, [pc, #12]	; (8001c6c <alarm_config_increase_continuous_150ms+0x1c>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]
		alarm_config_increase_once();
 8001c62:	f7ff fed9 	bl	8001a18 <alarm_config_increase_once>
	}
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000220 	.word	0x20000220

08001c70 <alarm_config_increase_continuous_20ms>:

void alarm_config_increase_continuous_20ms()
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
	if(button3.repeating_milisecond >= 20)
 8001c74:	4b05      	ldr	r3, [pc, #20]	; (8001c8c <alarm_config_increase_continuous_20ms+0x1c>)
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	2b13      	cmp	r3, #19
 8001c7a:	dd04      	ble.n	8001c86 <alarm_config_increase_continuous_20ms+0x16>
	{
		button3.repeating_milisecond = 0;
 8001c7c:	4b03      	ldr	r3, [pc, #12]	; (8001c8c <alarm_config_increase_continuous_20ms+0x1c>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	609a      	str	r2, [r3, #8]
		alarm_config_increase_once();
 8001c82:	f7ff fec9 	bl	8001a18 <alarm_config_increase_once>
	}
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20000220 	.word	0x20000220

08001c90 <alarm_config_decrease_continuous_150ms>:

void alarm_config_decrease_continuous_150ms()
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
	if(button4.repeating_milisecond >= 150)
 8001c94:	4b05      	ldr	r3, [pc, #20]	; (8001cac <alarm_config_decrease_continuous_150ms+0x1c>)
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	2b95      	cmp	r3, #149	; 0x95
 8001c9a:	dd04      	ble.n	8001ca6 <alarm_config_decrease_continuous_150ms+0x16>
	{
		button4.repeating_milisecond = 0;
 8001c9c:	4b03      	ldr	r3, [pc, #12]	; (8001cac <alarm_config_decrease_continuous_150ms+0x1c>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
		alarm_config_decrease_once();
 8001ca2:	f7ff ff47 	bl	8001b34 <alarm_config_decrease_once>
	}
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	20000230 	.word	0x20000230

08001cb0 <alarm_config_decrease_continuous_20ms>:

void alarm_config_decrease_continuous_20ms()
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
	if(button4.repeating_milisecond >= 20)
 8001cb4:	4b05      	ldr	r3, [pc, #20]	; (8001ccc <alarm_config_decrease_continuous_20ms+0x1c>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	2b13      	cmp	r3, #19
 8001cba:	dd04      	ble.n	8001cc6 <alarm_config_decrease_continuous_20ms+0x16>
	{
		button4.repeating_milisecond = 0;
 8001cbc:	4b03      	ldr	r3, [pc, #12]	; (8001ccc <alarm_config_decrease_continuous_20ms+0x1c>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	609a      	str	r2, [r3, #8]
		alarm_config_decrease_once();
 8001cc2:	f7ff ff37 	bl	8001b34 <alarm_config_decrease_once>
	}
}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000230 	.word	0x20000230

08001cd0 <button1_start>:
extern Alarm alarm;
extern void change_system_mode(System_Mode);

// Start
void button1_start()
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
	beep_buzzer(30, LOW);
 8001cd4:	f643 2198 	movw	r1, #15000	; 0x3a98
 8001cd8:	201e      	movs	r0, #30
 8001cda:	f000 fcd5 	bl	8002688 <beep_buzzer>

	button1.hold_milisecond = 0;
 8001cde:	4b0a      	ldr	r3, [pc, #40]	; (8001d08 <button1_start+0x38>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	605a      	str	r2, [r3, #4]
	button1.state = MEASURE_HOLD;
 8001ce4:	4b08      	ldr	r3, [pc, #32]	; (8001d08 <button1_start+0x38>)
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	731a      	strb	r2, [r3, #12]
	button1_measure_hold();
 8001cea:	f000 f813 	bl	8001d14 <button1_measure_hold>

	switch(system.mode)
 8001cee:	4b07      	ldr	r3, [pc, #28]	; (8001d0c <button1_start+0x3c>)
 8001cf0:	791b      	ldrb	r3, [r3, #4]
 8001cf2:	2b05      	cmp	r3, #5
 8001cf4:	d105      	bne.n	8001d02 <button1_start+0x32>
	{
	case ALARM_TRIGGER:
		change_system_mode(previous_system_mode);
 8001cf6:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <button1_start+0x40>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f001 fd1a 	bl	8003734 <change_system_mode>
		break;
 8001d00:	bf00      	nop
	}
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	20000200 	.word	0x20000200
 8001d0c:	20000000 	.word	0x20000000
 8001d10:	20000008 	.word	0x20000008

08001d14 <button1_measure_hold>:

void button1_measure_hold()
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
	// measure
	if(button1.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 8001d18:	4b2a      	ldr	r3, [pc, #168]	; (8001dc4 <button1_measure_hold+0xb0>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001d20:	dc03      	bgt.n	8001d2a <button1_measure_hold+0x16>
	{
		                                               button1.state = SHORT_HOLD;
 8001d22:	4b28      	ldr	r3, [pc, #160]	; (8001dc4 <button1_measure_hold+0xb0>)
 8001d24:	2202      	movs	r2, #2
 8001d26:	731a      	strb	r2, [r3, #12]
 8001d28:	e024      	b.n	8001d74 <button1_measure_hold+0x60>
	}
	else if(button1.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 8001d2a:	4b26      	ldr	r3, [pc, #152]	; (8001dc4 <button1_measure_hold+0xb0>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001d32:	4293      	cmp	r3, r2
 8001d34:	dc0f      	bgt.n	8001d56 <button1_measure_hold+0x42>
	{
		if(button1.state == SHORT_HOLD)                button1.state = SHORT_MID_THRESHOLD;
 8001d36:	4b23      	ldr	r3, [pc, #140]	; (8001dc4 <button1_measure_hold+0xb0>)
 8001d38:	7b1b      	ldrb	r3, [r3, #12]
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d103      	bne.n	8001d46 <button1_measure_hold+0x32>
 8001d3e:	4b21      	ldr	r3, [pc, #132]	; (8001dc4 <button1_measure_hold+0xb0>)
 8001d40:	2203      	movs	r2, #3
 8001d42:	731a      	strb	r2, [r3, #12]
 8001d44:	e016      	b.n	8001d74 <button1_measure_hold+0x60>
		else if(button1.state == SHORT_MID_THRESHOLD)  button1.state = MID_HOLD;
 8001d46:	4b1f      	ldr	r3, [pc, #124]	; (8001dc4 <button1_measure_hold+0xb0>)
 8001d48:	7b1b      	ldrb	r3, [r3, #12]
 8001d4a:	2b03      	cmp	r3, #3
 8001d4c:	d112      	bne.n	8001d74 <button1_measure_hold+0x60>
 8001d4e:	4b1d      	ldr	r3, [pc, #116]	; (8001dc4 <button1_measure_hold+0xb0>)
 8001d50:	2204      	movs	r2, #4
 8001d52:	731a      	strb	r2, [r3, #12]
 8001d54:	e00e      	b.n	8001d74 <button1_measure_hold+0x60>
	}
	else
	{
		if(button1.state == MID_HOLD)                  button1.state = MID_LONG_THRESHOLD;
 8001d56:	4b1b      	ldr	r3, [pc, #108]	; (8001dc4 <button1_measure_hold+0xb0>)
 8001d58:	7b1b      	ldrb	r3, [r3, #12]
 8001d5a:	2b04      	cmp	r3, #4
 8001d5c:	d103      	bne.n	8001d66 <button1_measure_hold+0x52>
 8001d5e:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <button1_measure_hold+0xb0>)
 8001d60:	2205      	movs	r2, #5
 8001d62:	731a      	strb	r2, [r3, #12]
 8001d64:	e006      	b.n	8001d74 <button1_measure_hold+0x60>
		else if(button1.state == MID_LONG_THRESHOLD)   button1.state = LONG_HOLD;
 8001d66:	4b17      	ldr	r3, [pc, #92]	; (8001dc4 <button1_measure_hold+0xb0>)
 8001d68:	7b1b      	ldrb	r3, [r3, #12]
 8001d6a:	2b05      	cmp	r3, #5
 8001d6c:	d102      	bne.n	8001d74 <button1_measure_hold+0x60>
 8001d6e:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <button1_measure_hold+0xb0>)
 8001d70:	2206      	movs	r2, #6
 8001d72:	731a      	strb	r2, [r3, #12]
	}

	// acting
	system.wait_milisecond = 0;
 8001d74:	4b14      	ldr	r3, [pc, #80]	; (8001dc8 <button1_measure_hold+0xb4>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]

	switch(button1.state)
 8001d7a:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <button1_measure_hold+0xb0>)
 8001d7c:	7b1b      	ldrb	r3, [r3, #12]
 8001d7e:	3b02      	subs	r3, #2
 8001d80:	2b04      	cmp	r3, #4
 8001d82:	d81c      	bhi.n	8001dbe <button1_measure_hold+0xaa>
 8001d84:	a201      	add	r2, pc, #4	; (adr r2, 8001d8c <button1_measure_hold+0x78>)
 8001d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d8a:	bf00      	nop
 8001d8c:	08001da1 	.word	0x08001da1
 8001d90:	08001da7 	.word	0x08001da7
 8001d94:	08001dad 	.word	0x08001dad
 8001d98:	08001db3 	.word	0x08001db3
 8001d9c:	08001db9 	.word	0x08001db9
	{
	case SHORT_HOLD:          button1_short_hold();          break;
 8001da0:	f000 f814 	bl	8001dcc <button1_short_hold>
 8001da4:	e00b      	b.n	8001dbe <button1_measure_hold+0xaa>
	case SHORT_MID_THRESHOLD: button1_short_mid_threshold(); break;
 8001da6:	f000 f819 	bl	8001ddc <button1_short_mid_threshold>
 8001daa:	e008      	b.n	8001dbe <button1_measure_hold+0xaa>
	case MID_HOLD:            button1_mid_hold();            break;
 8001dac:	f000 f846 	bl	8001e3c <button1_mid_hold>
 8001db0:	e005      	b.n	8001dbe <button1_measure_hold+0xaa>
	case MID_LONG_THRESHOLD:  button1_mid_long_threshold();  break;
 8001db2:	f000 f84a 	bl	8001e4a <button1_mid_long_threshold>
 8001db6:	e002      	b.n	8001dbe <button1_measure_hold+0xaa>
	case LONG_HOLD:           button1_long_hold();           break;
 8001db8:	f000 f850 	bl	8001e5c <button1_long_hold>
 8001dbc:	bf00      	nop
	}
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000200 	.word	0x20000200
 8001dc8:	20000000 	.word	0x20000000

08001dcc <button1_short_hold>:

void button1_short_hold()
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0

}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
	...

08001ddc <button1_short_mid_threshold>:

void button1_short_mid_threshold()
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 8001de0:	f242 7110 	movw	r1, #10000	; 0x2710
 8001de4:	201e      	movs	r0, #30
 8001de6:	f000 fc4f 	bl	8002688 <beep_buzzer>

	switch(system.mode)
 8001dea:	4b13      	ldr	r3, [pc, #76]	; (8001e38 <button1_short_mid_threshold+0x5c>)
 8001dec:	791b      	ldrb	r3, [r3, #4]
 8001dee:	3b01      	subs	r3, #1
 8001df0:	2b03      	cmp	r3, #3
 8001df2:	d81f      	bhi.n	8001e34 <button1_short_mid_threshold+0x58>
 8001df4:	a201      	add	r2, pc, #4	; (adr r2, 8001dfc <button1_short_mid_threshold+0x20>)
 8001df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dfa:	bf00      	nop
 8001dfc:	08001e0d 	.word	0x08001e0d
 8001e00:	08001e19 	.word	0x08001e19
 8001e04:	08001e21 	.word	0x08001e21
 8001e08:	08001e2d 	.word	0x08001e2d
	{
	case CLOCK:
		change_system_mode(CLOCK_CONFIG);
 8001e0c:	2002      	movs	r0, #2
 8001e0e:	f001 fc91 	bl	8003734 <change_system_mode>
		init_clock_config();
 8001e12:	f000 fe61 	bl	8002ad8 <init_clock_config>
		break;
 8001e16:	e00d      	b.n	8001e34 <button1_short_mid_threshold+0x58>

	case CLOCK_CONFIG:
		change_system_mode(CLOCK);
 8001e18:	2001      	movs	r0, #1
 8001e1a:	f001 fc8b 	bl	8003734 <change_system_mode>
		break;
 8001e1e:	e009      	b.n	8001e34 <button1_short_mid_threshold+0x58>

	case ALARM:
		change_system_mode(ALARM_CONFIG);
 8001e20:	2004      	movs	r0, #4
 8001e22:	f001 fc87 	bl	8003734 <change_system_mode>
		init_alarm_config();
 8001e26:	f7ff fcd3 	bl	80017d0 <init_alarm_config>
		break;
 8001e2a:	e003      	b.n	8001e34 <button1_short_mid_threshold+0x58>

	case ALARM_CONFIG:
		change_system_mode(ALARM);
 8001e2c:	2003      	movs	r0, #3
 8001e2e:	f001 fc81 	bl	8003734 <change_system_mode>
		break;
 8001e32:	bf00      	nop
	}
}
 8001e34:	bf00      	nop
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	20000000 	.word	0x20000000

08001e3c <button1_mid_hold>:

void button1_mid_hold()
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0

}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr

08001e4a <button1_mid_long_threshold>:

void button1_mid_long_threshold()
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 8001e4e:	f641 514c 	movw	r1, #7500	; 0x1d4c
 8001e52:	201e      	movs	r0, #30
 8001e54:	f000 fc18 	bl	8002688 <beep_buzzer>
}
 8001e58:	bf00      	nop
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <button1_long_hold>:

void button1_long_hold()
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0

}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
	...

08001e6c <button1_finish>:

// Finish
void button1_finish()
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
	if(alarm.closing) alarm.closing = FALSE;
 8001e70:	4b05      	ldr	r3, [pc, #20]	; (8001e88 <button1_finish+0x1c>)
 8001e72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d003      	beq.n	8001e80 <button1_finish+0x14>
 8001e78:	4b03      	ldr	r3, [pc, #12]	; (8001e88 <button1_finish+0x1c>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	655a      	str	r2, [r3, #84]	; 0x54
	else button1_measure_release();
}
 8001e7e:	e001      	b.n	8001e84 <button1_finish+0x18>
	else button1_measure_release();
 8001e80:	f000 f804 	bl	8001e8c <button1_measure_release>
}
 8001e84:	bf00      	nop
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000060 	.word	0x20000060

08001e8c <button1_measure_release>:

void button1_measure_release()
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
	// measure
	if(button1.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button1.state = SHORT_RELEASE;
 8001e90:	4b15      	ldr	r3, [pc, #84]	; (8001ee8 <button1_measure_release+0x5c>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001e98:	dc03      	bgt.n	8001ea2 <button1_measure_release+0x16>
 8001e9a:	4b13      	ldr	r3, [pc, #76]	; (8001ee8 <button1_measure_release+0x5c>)
 8001e9c:	2208      	movs	r2, #8
 8001e9e:	731a      	strb	r2, [r3, #12]
 8001ea0:	e00c      	b.n	8001ebc <button1_measure_release+0x30>
	else if(button1.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button1.state = MID_RELEASE;
 8001ea2:	4b11      	ldr	r3, [pc, #68]	; (8001ee8 <button1_measure_release+0x5c>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	dc03      	bgt.n	8001eb6 <button1_measure_release+0x2a>
 8001eae:	4b0e      	ldr	r3, [pc, #56]	; (8001ee8 <button1_measure_release+0x5c>)
 8001eb0:	2209      	movs	r2, #9
 8001eb2:	731a      	strb	r2, [r3, #12]
 8001eb4:	e002      	b.n	8001ebc <button1_measure_release+0x30>
	else                                                         button1.state = LONG_RELEASE;
 8001eb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ee8 <button1_measure_release+0x5c>)
 8001eb8:	220a      	movs	r2, #10
 8001eba:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button1.state)
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	; (8001ee8 <button1_measure_release+0x5c>)
 8001ebe:	7b1b      	ldrb	r3, [r3, #12]
 8001ec0:	2b0a      	cmp	r3, #10
 8001ec2:	d00c      	beq.n	8001ede <button1_measure_release+0x52>
 8001ec4:	2b0a      	cmp	r3, #10
 8001ec6:	dc0d      	bgt.n	8001ee4 <button1_measure_release+0x58>
 8001ec8:	2b08      	cmp	r3, #8
 8001eca:	d002      	beq.n	8001ed2 <button1_measure_release+0x46>
 8001ecc:	2b09      	cmp	r3, #9
 8001ece:	d003      	beq.n	8001ed8 <button1_measure_release+0x4c>
	{
	case SHORT_RELEASE: button1_short_release(); break;
	case MID_RELEASE:   button1_mid_release();   break;
	case LONG_RELEASE:  button1_long_release();  break;
	}
}
 8001ed0:	e008      	b.n	8001ee4 <button1_measure_release+0x58>
	case SHORT_RELEASE: button1_short_release(); break;
 8001ed2:	f000 f80b 	bl	8001eec <button1_short_release>
 8001ed6:	e005      	b.n	8001ee4 <button1_measure_release+0x58>
	case MID_RELEASE:   button1_mid_release();   break;
 8001ed8:	f000 f81e 	bl	8001f18 <button1_mid_release>
 8001edc:	e002      	b.n	8001ee4 <button1_measure_release+0x58>
	case LONG_RELEASE:  button1_long_release();  break;
 8001ede:	f000 f822 	bl	8001f26 <button1_long_release>
 8001ee2:	bf00      	nop
}
 8001ee4:	bf00      	nop
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	20000200 	.word	0x20000200

08001eec <button1_short_release>:

void button1_short_release()
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
	switch(system.mode)
 8001ef0:	4b08      	ldr	r3, [pc, #32]	; (8001f14 <button1_short_release+0x28>)
 8001ef2:	791b      	ldrb	r3, [r3, #4]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d002      	beq.n	8001efe <button1_short_release+0x12>
 8001ef8:	2b03      	cmp	r3, #3
 8001efa:	d004      	beq.n	8001f06 <button1_short_release+0x1a>
		break;
	case ALARM:
		change_system_mode(CLOCK);
		break;
	}
}
 8001efc:	e007      	b.n	8001f0e <button1_short_release+0x22>
		change_system_mode(ALARM);
 8001efe:	2003      	movs	r0, #3
 8001f00:	f001 fc18 	bl	8003734 <change_system_mode>
		break;
 8001f04:	e003      	b.n	8001f0e <button1_short_release+0x22>
		change_system_mode(CLOCK);
 8001f06:	2001      	movs	r0, #1
 8001f08:	f001 fc14 	bl	8003734 <change_system_mode>
		break;
 8001f0c:	bf00      	nop
}
 8001f0e:	bf00      	nop
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20000000 	.word	0x20000000

08001f18 <button1_mid_release>:

void button1_mid_release()
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0

}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <button1_long_release>:

void button1_long_release()
{
 8001f26:	b480      	push	{r7}
 8001f28:	af00      	add	r7, sp, #0

}
 8001f2a:	bf00      	nop
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <button2_start>:
extern Alarm alarm;
extern void change_system_mode(System_Mode);

// Start
void button2_start()
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
	beep_buzzer(30, LOW);
 8001f38:	f643 2198 	movw	r1, #15000	; 0x3a98
 8001f3c:	201e      	movs	r0, #30
 8001f3e:	f000 fba3 	bl	8002688 <beep_buzzer>

	button2.hold_milisecond = 0;
 8001f42:	4b10      	ldr	r3, [pc, #64]	; (8001f84 <button2_start+0x50>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	605a      	str	r2, [r3, #4]
	button2.state = MEASURE_HOLD;
 8001f48:	4b0e      	ldr	r3, [pc, #56]	; (8001f84 <button2_start+0x50>)
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	731a      	strb	r2, [r3, #12]
	button2_measure_hold();
 8001f4e:	f000 f81f 	bl	8001f90 <button2_measure_hold>

	switch(system.mode)
 8001f52:	4b0d      	ldr	r3, [pc, #52]	; (8001f88 <button2_start+0x54>)
 8001f54:	791b      	ldrb	r3, [r3, #4]
 8001f56:	2b05      	cmp	r3, #5
 8001f58:	d00c      	beq.n	8001f74 <button2_start+0x40>
 8001f5a:	2b05      	cmp	r3, #5
 8001f5c:	dc10      	bgt.n	8001f80 <button2_start+0x4c>
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d002      	beq.n	8001f68 <button2_start+0x34>
 8001f62:	2b04      	cmp	r3, #4
 8001f64:	d003      	beq.n	8001f6e <button2_start+0x3a>
		break;
	case ALARM_TRIGGER:
		change_system_mode(previous_system_mode);
		break;
	}
}
 8001f66:	e00b      	b.n	8001f80 <button2_start+0x4c>
		clock_config_next_item();
 8001f68:	f000 fe68 	bl	8002c3c <clock_config_next_item>
		break;
 8001f6c:	e008      	b.n	8001f80 <button2_start+0x4c>
		alarm_config_next_item();
 8001f6e:	f7ff fd23 	bl	80019b8 <alarm_config_next_item>
		break;
 8001f72:	e005      	b.n	8001f80 <button2_start+0x4c>
		change_system_mode(previous_system_mode);
 8001f74:	4b05      	ldr	r3, [pc, #20]	; (8001f8c <button2_start+0x58>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f001 fbdb 	bl	8003734 <change_system_mode>
		break;
 8001f7e:	bf00      	nop
}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	20000210 	.word	0x20000210
 8001f88:	20000000 	.word	0x20000000
 8001f8c:	20000008 	.word	0x20000008

08001f90 <button2_measure_hold>:

void button2_measure_hold()
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
	// measure
	if(button2.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 8001f94:	4b2a      	ldr	r3, [pc, #168]	; (8002040 <button2_measure_hold+0xb0>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001f9c:	dc03      	bgt.n	8001fa6 <button2_measure_hold+0x16>
	{
		                                               button2.state = SHORT_HOLD;
 8001f9e:	4b28      	ldr	r3, [pc, #160]	; (8002040 <button2_measure_hold+0xb0>)
 8001fa0:	2202      	movs	r2, #2
 8001fa2:	731a      	strb	r2, [r3, #12]
 8001fa4:	e024      	b.n	8001ff0 <button2_measure_hold+0x60>
	}
	else if(button2.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 8001fa6:	4b26      	ldr	r3, [pc, #152]	; (8002040 <button2_measure_hold+0xb0>)
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	dc0f      	bgt.n	8001fd2 <button2_measure_hold+0x42>
	{
		if(button2.state == SHORT_HOLD)                button2.state = SHORT_MID_THRESHOLD;
 8001fb2:	4b23      	ldr	r3, [pc, #140]	; (8002040 <button2_measure_hold+0xb0>)
 8001fb4:	7b1b      	ldrb	r3, [r3, #12]
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d103      	bne.n	8001fc2 <button2_measure_hold+0x32>
 8001fba:	4b21      	ldr	r3, [pc, #132]	; (8002040 <button2_measure_hold+0xb0>)
 8001fbc:	2203      	movs	r2, #3
 8001fbe:	731a      	strb	r2, [r3, #12]
 8001fc0:	e016      	b.n	8001ff0 <button2_measure_hold+0x60>
		else if(button2.state == SHORT_MID_THRESHOLD)  button2.state = MID_HOLD;
 8001fc2:	4b1f      	ldr	r3, [pc, #124]	; (8002040 <button2_measure_hold+0xb0>)
 8001fc4:	7b1b      	ldrb	r3, [r3, #12]
 8001fc6:	2b03      	cmp	r3, #3
 8001fc8:	d112      	bne.n	8001ff0 <button2_measure_hold+0x60>
 8001fca:	4b1d      	ldr	r3, [pc, #116]	; (8002040 <button2_measure_hold+0xb0>)
 8001fcc:	2204      	movs	r2, #4
 8001fce:	731a      	strb	r2, [r3, #12]
 8001fd0:	e00e      	b.n	8001ff0 <button2_measure_hold+0x60>
	}
	else
	{
		if(button2.state == MID_HOLD)                  button2.state = MID_LONG_THRESHOLD;
 8001fd2:	4b1b      	ldr	r3, [pc, #108]	; (8002040 <button2_measure_hold+0xb0>)
 8001fd4:	7b1b      	ldrb	r3, [r3, #12]
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	d103      	bne.n	8001fe2 <button2_measure_hold+0x52>
 8001fda:	4b19      	ldr	r3, [pc, #100]	; (8002040 <button2_measure_hold+0xb0>)
 8001fdc:	2205      	movs	r2, #5
 8001fde:	731a      	strb	r2, [r3, #12]
 8001fe0:	e006      	b.n	8001ff0 <button2_measure_hold+0x60>
		else if(button2.state == MID_LONG_THRESHOLD)   button2.state = LONG_HOLD;
 8001fe2:	4b17      	ldr	r3, [pc, #92]	; (8002040 <button2_measure_hold+0xb0>)
 8001fe4:	7b1b      	ldrb	r3, [r3, #12]
 8001fe6:	2b05      	cmp	r3, #5
 8001fe8:	d102      	bne.n	8001ff0 <button2_measure_hold+0x60>
 8001fea:	4b15      	ldr	r3, [pc, #84]	; (8002040 <button2_measure_hold+0xb0>)
 8001fec:	2206      	movs	r2, #6
 8001fee:	731a      	strb	r2, [r3, #12]
	}

	// acting
	system.wait_milisecond = 0;
 8001ff0:	4b14      	ldr	r3, [pc, #80]	; (8002044 <button2_measure_hold+0xb4>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]

	switch(button2.state)
 8001ff6:	4b12      	ldr	r3, [pc, #72]	; (8002040 <button2_measure_hold+0xb0>)
 8001ff8:	7b1b      	ldrb	r3, [r3, #12]
 8001ffa:	3b02      	subs	r3, #2
 8001ffc:	2b04      	cmp	r3, #4
 8001ffe:	d81c      	bhi.n	800203a <button2_measure_hold+0xaa>
 8002000:	a201      	add	r2, pc, #4	; (adr r2, 8002008 <button2_measure_hold+0x78>)
 8002002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002006:	bf00      	nop
 8002008:	0800201d 	.word	0x0800201d
 800200c:	08002023 	.word	0x08002023
 8002010:	08002029 	.word	0x08002029
 8002014:	0800202f 	.word	0x0800202f
 8002018:	08002035 	.word	0x08002035
	{
	case SHORT_HOLD:          button2_short_hold();          break;
 800201c:	f000 f814 	bl	8002048 <button2_short_hold>
 8002020:	e00b      	b.n	800203a <button2_measure_hold+0xaa>
	case SHORT_MID_THRESHOLD: button2_short_mid_threshold(); break;
 8002022:	f000 f818 	bl	8002056 <button2_short_mid_threshold>
 8002026:	e008      	b.n	800203a <button2_measure_hold+0xaa>
	case MID_HOLD:            button2_mid_hold();            break;
 8002028:	f000 f81e 	bl	8002068 <button2_mid_hold>
 800202c:	e005      	b.n	800203a <button2_measure_hold+0xaa>
	case MID_LONG_THRESHOLD:  button2_mid_long_threshold();  break;
 800202e:	f000 f822 	bl	8002076 <button2_mid_long_threshold>
 8002032:	e002      	b.n	800203a <button2_measure_hold+0xaa>
	case LONG_HOLD:           button2_long_hold();           break;
 8002034:	f000 f828 	bl	8002088 <button2_long_hold>
 8002038:	bf00      	nop
	}
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	20000210 	.word	0x20000210
 8002044:	20000000 	.word	0x20000000

08002048 <button2_short_hold>:

void button2_short_hold()
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0

}
 800204c:	bf00      	nop
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <button2_short_mid_threshold>:

void button2_short_mid_threshold()
{
 8002056:	b580      	push	{r7, lr}
 8002058:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 800205a:	f242 7110 	movw	r1, #10000	; 0x2710
 800205e:	201e      	movs	r0, #30
 8002060:	f000 fb12 	bl	8002688 <beep_buzzer>
}
 8002064:	bf00      	nop
 8002066:	bd80      	pop	{r7, pc}

08002068 <button2_mid_hold>:

void button2_mid_hold()
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0

}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr

08002076 <button2_mid_long_threshold>:

void button2_mid_long_threshold()
{
 8002076:	b580      	push	{r7, lr}
 8002078:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 800207a:	f641 514c 	movw	r1, #7500	; 0x1d4c
 800207e:	201e      	movs	r0, #30
 8002080:	f000 fb02 	bl	8002688 <beep_buzzer>
}
 8002084:	bf00      	nop
 8002086:	bd80      	pop	{r7, pc}

08002088 <button2_long_hold>:

void button2_long_hold()
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0

}
 800208c:	bf00      	nop
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <button2_finish>:

// Finish
void button2_finish()
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
	if(alarm.closing) alarm.closing = FALSE;
 800209c:	4b05      	ldr	r3, [pc, #20]	; (80020b4 <button2_finish+0x1c>)
 800209e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d003      	beq.n	80020ac <button2_finish+0x14>
 80020a4:	4b03      	ldr	r3, [pc, #12]	; (80020b4 <button2_finish+0x1c>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	655a      	str	r2, [r3, #84]	; 0x54
	else button2_measure_release();
}
 80020aa:	e001      	b.n	80020b0 <button2_finish+0x18>
	else button2_measure_release();
 80020ac:	f000 f804 	bl	80020b8 <button2_measure_release>
}
 80020b0:	bf00      	nop
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000060 	.word	0x20000060

080020b8 <button2_measure_release>:

void button2_measure_release()
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
	// measure
	if(button2.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button2.state = SHORT_RELEASE;
 80020bc:	4b15      	ldr	r3, [pc, #84]	; (8002114 <button2_measure_release+0x5c>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80020c4:	dc03      	bgt.n	80020ce <button2_measure_release+0x16>
 80020c6:	4b13      	ldr	r3, [pc, #76]	; (8002114 <button2_measure_release+0x5c>)
 80020c8:	2208      	movs	r2, #8
 80020ca:	731a      	strb	r2, [r3, #12]
 80020cc:	e00c      	b.n	80020e8 <button2_measure_release+0x30>
	else if(button2.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button2.state = MID_RELEASE;
 80020ce:	4b11      	ldr	r3, [pc, #68]	; (8002114 <button2_measure_release+0x5c>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80020d6:	4293      	cmp	r3, r2
 80020d8:	dc03      	bgt.n	80020e2 <button2_measure_release+0x2a>
 80020da:	4b0e      	ldr	r3, [pc, #56]	; (8002114 <button2_measure_release+0x5c>)
 80020dc:	2209      	movs	r2, #9
 80020de:	731a      	strb	r2, [r3, #12]
 80020e0:	e002      	b.n	80020e8 <button2_measure_release+0x30>
	else                                                         button2.state = LONG_RELEASE;
 80020e2:	4b0c      	ldr	r3, [pc, #48]	; (8002114 <button2_measure_release+0x5c>)
 80020e4:	220a      	movs	r2, #10
 80020e6:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button2.state)
 80020e8:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <button2_measure_release+0x5c>)
 80020ea:	7b1b      	ldrb	r3, [r3, #12]
 80020ec:	2b0a      	cmp	r3, #10
 80020ee:	d00c      	beq.n	800210a <button2_measure_release+0x52>
 80020f0:	2b0a      	cmp	r3, #10
 80020f2:	dc0d      	bgt.n	8002110 <button2_measure_release+0x58>
 80020f4:	2b08      	cmp	r3, #8
 80020f6:	d002      	beq.n	80020fe <button2_measure_release+0x46>
 80020f8:	2b09      	cmp	r3, #9
 80020fa:	d003      	beq.n	8002104 <button2_measure_release+0x4c>
	{
	case SHORT_RELEASE: button2_short_release(); break;
	case MID_RELEASE:   button2_mid_release();   break;
	case LONG_RELEASE:  button2_long_release();  break;
	}
}
 80020fc:	e008      	b.n	8002110 <button2_measure_release+0x58>
	case SHORT_RELEASE: button2_short_release(); break;
 80020fe:	f000 f80b 	bl	8002118 <button2_short_release>
 8002102:	e005      	b.n	8002110 <button2_measure_release+0x58>
	case MID_RELEASE:   button2_mid_release();   break;
 8002104:	f000 f826 	bl	8002154 <button2_mid_release>
 8002108:	e002      	b.n	8002110 <button2_measure_release+0x58>
	case LONG_RELEASE:  button2_long_release();  break;
 800210a:	f000 f82a 	bl	8002162 <button2_long_release>
 800210e:	bf00      	nop
}
 8002110:	bf00      	nop
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20000210 	.word	0x20000210

08002118 <button2_short_release>:

void button2_short_release()
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
	switch(system.mode)
 800211c:	4b0b      	ldr	r3, [pc, #44]	; (800214c <button2_short_release+0x34>)
 800211e:	791b      	ldrb	r3, [r3, #4]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d002      	beq.n	800212a <button2_short_release+0x12>
 8002124:	2b03      	cmp	r3, #3
 8002126:	d00b      	beq.n	8002140 <button2_short_release+0x28>
		break;
	case ALARM:
		next_alarm();
		break;
	}
}
 8002128:	e00d      	b.n	8002146 <button2_short_release+0x2e>
		buzzer.config = !buzzer.config;
 800212a:	4b09      	ldr	r3, [pc, #36]	; (8002150 <button2_short_release+0x38>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	2b00      	cmp	r3, #0
 8002130:	bf0c      	ite	eq
 8002132:	2301      	moveq	r3, #1
 8002134:	2300      	movne	r3, #0
 8002136:	b2db      	uxtb	r3, r3
 8002138:	461a      	mov	r2, r3
 800213a:	4b05      	ldr	r3, [pc, #20]	; (8002150 <button2_short_release+0x38>)
 800213c:	609a      	str	r2, [r3, #8]
		break;
 800213e:	e002      	b.n	8002146 <button2_short_release+0x2e>
		next_alarm();
 8002140:	f7ff fa0a 	bl	8001558 <next_alarm>
		break;
 8002144:	bf00      	nop
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000000 	.word	0x20000000
 8002150:	20000024 	.word	0x20000024

08002154 <button2_mid_release>:

void button2_mid_release()
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0

}
 8002158:	bf00      	nop
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <button2_long_release>:

void button2_long_release()
{
 8002162:	b480      	push	{r7}
 8002164:	af00      	add	r7, sp, #0

}
 8002166:	bf00      	nop
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr

08002170 <button3_start>:
extern Alarm alarm;
extern void change_system_mode(System_Mode);

// Start
void button3_start()
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
	beep_buzzer(30, LOW);
 8002174:	f643 2198 	movw	r1, #15000	; 0x3a98
 8002178:	201e      	movs	r0, #30
 800217a:	f000 fa85 	bl	8002688 <beep_buzzer>

	button3.hold_milisecond = 0;
 800217e:	4b10      	ldr	r3, [pc, #64]	; (80021c0 <button3_start+0x50>)
 8002180:	2200      	movs	r2, #0
 8002182:	605a      	str	r2, [r3, #4]
	button3.state = MEASURE_HOLD;
 8002184:	4b0e      	ldr	r3, [pc, #56]	; (80021c0 <button3_start+0x50>)
 8002186:	2201      	movs	r2, #1
 8002188:	731a      	strb	r2, [r3, #12]
	button3_measure_hold();
 800218a:	f000 f81f 	bl	80021cc <button3_measure_hold>

	switch(system.mode)
 800218e:	4b0d      	ldr	r3, [pc, #52]	; (80021c4 <button3_start+0x54>)
 8002190:	791b      	ldrb	r3, [r3, #4]
 8002192:	2b05      	cmp	r3, #5
 8002194:	d00c      	beq.n	80021b0 <button3_start+0x40>
 8002196:	2b05      	cmp	r3, #5
 8002198:	dc10      	bgt.n	80021bc <button3_start+0x4c>
 800219a:	2b02      	cmp	r3, #2
 800219c:	d002      	beq.n	80021a4 <button3_start+0x34>
 800219e:	2b04      	cmp	r3, #4
 80021a0:	d003      	beq.n	80021aa <button3_start+0x3a>
		break;
	case ALARM_TRIGGER:
		change_system_mode(previous_system_mode);
		break;
	}
}
 80021a2:	e00b      	b.n	80021bc <button3_start+0x4c>
		clock_config_increase_once();
 80021a4:	f000 fd80 	bl	8002ca8 <clock_config_increase_once>
		break;
 80021a8:	e008      	b.n	80021bc <button3_start+0x4c>
		alarm_config_increase_once();
 80021aa:	f7ff fc35 	bl	8001a18 <alarm_config_increase_once>
		break;
 80021ae:	e005      	b.n	80021bc <button3_start+0x4c>
		change_system_mode(previous_system_mode);
 80021b0:	4b05      	ldr	r3, [pc, #20]	; (80021c8 <button3_start+0x58>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	4618      	mov	r0, r3
 80021b6:	f001 fabd 	bl	8003734 <change_system_mode>
		break;
 80021ba:	bf00      	nop
}
 80021bc:	bf00      	nop
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	20000220 	.word	0x20000220
 80021c4:	20000000 	.word	0x20000000
 80021c8:	20000008 	.word	0x20000008

080021cc <button3_measure_hold>:

void button3_measure_hold()
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
	// measure
	if(button3.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 80021d0:	4b2a      	ldr	r3, [pc, #168]	; (800227c <button3_measure_hold+0xb0>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80021d8:	dc03      	bgt.n	80021e2 <button3_measure_hold+0x16>
	{
		                                               button3.state = SHORT_HOLD;
 80021da:	4b28      	ldr	r3, [pc, #160]	; (800227c <button3_measure_hold+0xb0>)
 80021dc:	2202      	movs	r2, #2
 80021de:	731a      	strb	r2, [r3, #12]
 80021e0:	e024      	b.n	800222c <button3_measure_hold+0x60>
	}
	else if(button3.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 80021e2:	4b26      	ldr	r3, [pc, #152]	; (800227c <button3_measure_hold+0xb0>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80021ea:	4293      	cmp	r3, r2
 80021ec:	dc0f      	bgt.n	800220e <button3_measure_hold+0x42>
	{
		if(button3.state == SHORT_HOLD)                button3.state = SHORT_MID_THRESHOLD;
 80021ee:	4b23      	ldr	r3, [pc, #140]	; (800227c <button3_measure_hold+0xb0>)
 80021f0:	7b1b      	ldrb	r3, [r3, #12]
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d103      	bne.n	80021fe <button3_measure_hold+0x32>
 80021f6:	4b21      	ldr	r3, [pc, #132]	; (800227c <button3_measure_hold+0xb0>)
 80021f8:	2203      	movs	r2, #3
 80021fa:	731a      	strb	r2, [r3, #12]
 80021fc:	e016      	b.n	800222c <button3_measure_hold+0x60>
		else if(button3.state == SHORT_MID_THRESHOLD)  button3.state = MID_HOLD;
 80021fe:	4b1f      	ldr	r3, [pc, #124]	; (800227c <button3_measure_hold+0xb0>)
 8002200:	7b1b      	ldrb	r3, [r3, #12]
 8002202:	2b03      	cmp	r3, #3
 8002204:	d112      	bne.n	800222c <button3_measure_hold+0x60>
 8002206:	4b1d      	ldr	r3, [pc, #116]	; (800227c <button3_measure_hold+0xb0>)
 8002208:	2204      	movs	r2, #4
 800220a:	731a      	strb	r2, [r3, #12]
 800220c:	e00e      	b.n	800222c <button3_measure_hold+0x60>
	}
	else
	{
		if(button3.state == MID_HOLD)                  button3.state = MID_LONG_THRESHOLD;
 800220e:	4b1b      	ldr	r3, [pc, #108]	; (800227c <button3_measure_hold+0xb0>)
 8002210:	7b1b      	ldrb	r3, [r3, #12]
 8002212:	2b04      	cmp	r3, #4
 8002214:	d103      	bne.n	800221e <button3_measure_hold+0x52>
 8002216:	4b19      	ldr	r3, [pc, #100]	; (800227c <button3_measure_hold+0xb0>)
 8002218:	2205      	movs	r2, #5
 800221a:	731a      	strb	r2, [r3, #12]
 800221c:	e006      	b.n	800222c <button3_measure_hold+0x60>
		else if(button3.state == MID_LONG_THRESHOLD)   button3.state = LONG_HOLD;
 800221e:	4b17      	ldr	r3, [pc, #92]	; (800227c <button3_measure_hold+0xb0>)
 8002220:	7b1b      	ldrb	r3, [r3, #12]
 8002222:	2b05      	cmp	r3, #5
 8002224:	d102      	bne.n	800222c <button3_measure_hold+0x60>
 8002226:	4b15      	ldr	r3, [pc, #84]	; (800227c <button3_measure_hold+0xb0>)
 8002228:	2206      	movs	r2, #6
 800222a:	731a      	strb	r2, [r3, #12]
	}

	// acting
	system.wait_milisecond = 0;
 800222c:	4b14      	ldr	r3, [pc, #80]	; (8002280 <button3_measure_hold+0xb4>)
 800222e:	2200      	movs	r2, #0
 8002230:	601a      	str	r2, [r3, #0]

	switch(button3.state)
 8002232:	4b12      	ldr	r3, [pc, #72]	; (800227c <button3_measure_hold+0xb0>)
 8002234:	7b1b      	ldrb	r3, [r3, #12]
 8002236:	3b02      	subs	r3, #2
 8002238:	2b04      	cmp	r3, #4
 800223a:	d81c      	bhi.n	8002276 <button3_measure_hold+0xaa>
 800223c:	a201      	add	r2, pc, #4	; (adr r2, 8002244 <button3_measure_hold+0x78>)
 800223e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002242:	bf00      	nop
 8002244:	08002259 	.word	0x08002259
 8002248:	0800225f 	.word	0x0800225f
 800224c:	08002265 	.word	0x08002265
 8002250:	0800226b 	.word	0x0800226b
 8002254:	08002271 	.word	0x08002271
	{
	case SHORT_HOLD:          button3_short_hold();          break;
 8002258:	f000 f814 	bl	8002284 <button3_short_hold>
 800225c:	e00b      	b.n	8002276 <button3_measure_hold+0xaa>
	case SHORT_MID_THRESHOLD: button3_short_mid_threshold(); break;
 800225e:	f000 f818 	bl	8002292 <button3_short_mid_threshold>
 8002262:	e008      	b.n	8002276 <button3_measure_hold+0xaa>
	case MID_HOLD:            button3_mid_hold();            break;
 8002264:	f000 f81e 	bl	80022a4 <button3_mid_hold>
 8002268:	e005      	b.n	8002276 <button3_measure_hold+0xaa>
	case MID_LONG_THRESHOLD:  button3_mid_long_threshold();  break;
 800226a:	f000 f835 	bl	80022d8 <button3_mid_long_threshold>
 800226e:	e002      	b.n	8002276 <button3_measure_hold+0xaa>
	case LONG_HOLD:           button3_long_hold();           break;
 8002270:	f000 f83c 	bl	80022ec <button3_long_hold>
 8002274:	bf00      	nop
	}
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20000220 	.word	0x20000220
 8002280:	20000000 	.word	0x20000000

08002284 <button3_short_hold>:

void button3_short_hold()
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0

}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr

08002292 <button3_short_mid_threshold>:

void button3_short_mid_threshold()
{
 8002292:	b580      	push	{r7, lr}
 8002294:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 8002296:	f242 7110 	movw	r1, #10000	; 0x2710
 800229a:	201e      	movs	r0, #30
 800229c:	f000 f9f4 	bl	8002688 <beep_buzzer>
}
 80022a0:	bf00      	nop
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <button3_mid_hold>:

void button3_mid_hold()
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
	button3.repeating_milisecond++;
 80022a8:	4b09      	ldr	r3, [pc, #36]	; (80022d0 <button3_mid_hold+0x2c>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	3301      	adds	r3, #1
 80022ae:	4a08      	ldr	r2, [pc, #32]	; (80022d0 <button3_mid_hold+0x2c>)
 80022b0:	6093      	str	r3, [r2, #8]

	switch(system.mode)
 80022b2:	4b08      	ldr	r3, [pc, #32]	; (80022d4 <button3_mid_hold+0x30>)
 80022b4:	791b      	ldrb	r3, [r3, #4]
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d002      	beq.n	80022c0 <button3_mid_hold+0x1c>
 80022ba:	2b04      	cmp	r3, #4
 80022bc:	d003      	beq.n	80022c6 <button3_mid_hold+0x22>
	{
	case CLOCK_CONFIG: clock_config_increase_continuous_150ms(); break;
	case ALARM_CONFIG: alarm_config_increase_continuous_150ms(); break;
	}
}
 80022be:	e005      	b.n	80022cc <button3_mid_hold+0x28>
	case CLOCK_CONFIG: clock_config_increase_continuous_150ms(); break;
 80022c0:	f000 fdd4 	bl	8002e6c <clock_config_increase_continuous_150ms>
 80022c4:	e002      	b.n	80022cc <button3_mid_hold+0x28>
	case ALARM_CONFIG: alarm_config_increase_continuous_150ms(); break;
 80022c6:	f7ff fcc3 	bl	8001c50 <alarm_config_increase_continuous_150ms>
 80022ca:	bf00      	nop
}
 80022cc:	bf00      	nop
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	20000220 	.word	0x20000220
 80022d4:	20000000 	.word	0x20000000

080022d8 <button3_mid_long_threshold>:

void button3_mid_long_threshold()
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 80022dc:	f641 514c 	movw	r1, #7500	; 0x1d4c
 80022e0:	201e      	movs	r0, #30
 80022e2:	f000 f9d1 	bl	8002688 <beep_buzzer>
}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
	...

080022ec <button3_long_hold>:

void button3_long_hold()
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
	button3.repeating_milisecond++;
 80022f0:	4b09      	ldr	r3, [pc, #36]	; (8002318 <button3_long_hold+0x2c>)
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	3301      	adds	r3, #1
 80022f6:	4a08      	ldr	r2, [pc, #32]	; (8002318 <button3_long_hold+0x2c>)
 80022f8:	6093      	str	r3, [r2, #8]

	switch(system.mode)
 80022fa:	4b08      	ldr	r3, [pc, #32]	; (800231c <button3_long_hold+0x30>)
 80022fc:	791b      	ldrb	r3, [r3, #4]
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d002      	beq.n	8002308 <button3_long_hold+0x1c>
 8002302:	2b04      	cmp	r3, #4
 8002304:	d003      	beq.n	800230e <button3_long_hold+0x22>
	{
	case CLOCK_CONFIG: clock_config_increase_continuous_20ms(); break;
	case ALARM_CONFIG: alarm_config_increase_continuous_20ms(); break;
	}
}
 8002306:	e005      	b.n	8002314 <button3_long_hold+0x28>
	case CLOCK_CONFIG: clock_config_increase_continuous_20ms(); break;
 8002308:	f000 fdc0 	bl	8002e8c <clock_config_increase_continuous_20ms>
 800230c:	e002      	b.n	8002314 <button3_long_hold+0x28>
	case ALARM_CONFIG: alarm_config_increase_continuous_20ms(); break;
 800230e:	f7ff fcaf 	bl	8001c70 <alarm_config_increase_continuous_20ms>
 8002312:	bf00      	nop
}
 8002314:	bf00      	nop
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20000220 	.word	0x20000220
 800231c:	20000000 	.word	0x20000000

08002320 <button3_finish>:

// Finish
void button3_finish()
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
	if(alarm.closing) alarm.closing = FALSE;
 8002324:	4b05      	ldr	r3, [pc, #20]	; (800233c <button3_finish+0x1c>)
 8002326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002328:	2b00      	cmp	r3, #0
 800232a:	d003      	beq.n	8002334 <button3_finish+0x14>
 800232c:	4b03      	ldr	r3, [pc, #12]	; (800233c <button3_finish+0x1c>)
 800232e:	2200      	movs	r2, #0
 8002330:	655a      	str	r2, [r3, #84]	; 0x54
	else button3_measure_release();
}
 8002332:	e001      	b.n	8002338 <button3_finish+0x18>
	else button3_measure_release();
 8002334:	f000 f804 	bl	8002340 <button3_measure_release>
}
 8002338:	bf00      	nop
 800233a:	bd80      	pop	{r7, pc}
 800233c:	20000060 	.word	0x20000060

08002340 <button3_measure_release>:

void button3_measure_release()
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
	// measure
	if(button3.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button3.state = SHORT_RELEASE;
 8002344:	4b15      	ldr	r3, [pc, #84]	; (800239c <button3_measure_release+0x5c>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800234c:	dc03      	bgt.n	8002356 <button3_measure_release+0x16>
 800234e:	4b13      	ldr	r3, [pc, #76]	; (800239c <button3_measure_release+0x5c>)
 8002350:	2208      	movs	r2, #8
 8002352:	731a      	strb	r2, [r3, #12]
 8002354:	e00c      	b.n	8002370 <button3_measure_release+0x30>
	else if(button3.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button3.state = MID_RELEASE;
 8002356:	4b11      	ldr	r3, [pc, #68]	; (800239c <button3_measure_release+0x5c>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800235e:	4293      	cmp	r3, r2
 8002360:	dc03      	bgt.n	800236a <button3_measure_release+0x2a>
 8002362:	4b0e      	ldr	r3, [pc, #56]	; (800239c <button3_measure_release+0x5c>)
 8002364:	2209      	movs	r2, #9
 8002366:	731a      	strb	r2, [r3, #12]
 8002368:	e002      	b.n	8002370 <button3_measure_release+0x30>
	else                                                         button3.state = LONG_RELEASE;
 800236a:	4b0c      	ldr	r3, [pc, #48]	; (800239c <button3_measure_release+0x5c>)
 800236c:	220a      	movs	r2, #10
 800236e:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button3.state)
 8002370:	4b0a      	ldr	r3, [pc, #40]	; (800239c <button3_measure_release+0x5c>)
 8002372:	7b1b      	ldrb	r3, [r3, #12]
 8002374:	2b0a      	cmp	r3, #10
 8002376:	d00c      	beq.n	8002392 <button3_measure_release+0x52>
 8002378:	2b0a      	cmp	r3, #10
 800237a:	dc0d      	bgt.n	8002398 <button3_measure_release+0x58>
 800237c:	2b08      	cmp	r3, #8
 800237e:	d002      	beq.n	8002386 <button3_measure_release+0x46>
 8002380:	2b09      	cmp	r3, #9
 8002382:	d003      	beq.n	800238c <button3_measure_release+0x4c>
	{
	case SHORT_RELEASE: button3_short_release(); break;
	case MID_RELEASE:   button3_mid_release();   break;
	case LONG_RELEASE:  button3_long_release();  break;
	}
}
 8002384:	e008      	b.n	8002398 <button3_measure_release+0x58>
	case SHORT_RELEASE: button3_short_release(); break;
 8002386:	f000 f80b 	bl	80023a0 <button3_short_release>
 800238a:	e005      	b.n	8002398 <button3_measure_release+0x58>
	case MID_RELEASE:   button3_mid_release();   break;
 800238c:	f000 f826 	bl	80023dc <button3_mid_release>
 8002390:	e002      	b.n	8002398 <button3_measure_release+0x58>
	case LONG_RELEASE:  button3_long_release();  break;
 8002392:	f000 f82a 	bl	80023ea <button3_long_release>
 8002396:	bf00      	nop
}
 8002398:	bf00      	nop
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000220 	.word	0x20000220

080023a0 <button3_short_release>:

void button3_short_release()
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
	switch(system.mode)
 80023a4:	4b0b      	ldr	r3, [pc, #44]	; (80023d4 <button3_short_release+0x34>)
 80023a6:	791b      	ldrb	r3, [r3, #4]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d002      	beq.n	80023b2 <button3_short_release+0x12>
 80023ac:	2b03      	cmp	r3, #3
 80023ae:	d00b      	beq.n	80023c8 <button3_short_release+0x28>
		break;
	case ALARM:
		alarm_enable_disable();
		break;
	}
}
 80023b0:	e00d      	b.n	80023ce <button3_short_release+0x2e>
		clock.mode_24h = !clock.mode_24h;
 80023b2:	4b09      	ldr	r3, [pc, #36]	; (80023d8 <button3_short_release+0x38>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	bf0c      	ite	eq
 80023ba:	2301      	moveq	r3, #1
 80023bc:	2300      	movne	r3, #0
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	461a      	mov	r2, r3
 80023c2:	4b05      	ldr	r3, [pc, #20]	; (80023d8 <button3_short_release+0x38>)
 80023c4:	609a      	str	r2, [r3, #8]
		break;
 80023c6:	e002      	b.n	80023ce <button3_short_release+0x2e>
		alarm_enable_disable();
 80023c8:	f7ff f8dc 	bl	8001584 <alarm_enable_disable>
		break;
 80023cc:	bf00      	nop
}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20000000 	.word	0x20000000
 80023d8:	20000034 	.word	0x20000034

080023dc <button3_mid_release>:

void button3_mid_release()
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0

}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <button3_long_release>:

void button3_long_release()
{
 80023ea:	b480      	push	{r7}
 80023ec:	af00      	add	r7, sp, #0

}
 80023ee:	bf00      	nop
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <button4_start>:
extern Alarm alarm;
extern void change_system_mode(System_Mode);

// Start
void button4_start()
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
	beep_buzzer(30, LOW);
 80023fc:	f643 2198 	movw	r1, #15000	; 0x3a98
 8002400:	201e      	movs	r0, #30
 8002402:	f000 f941 	bl	8002688 <beep_buzzer>

	button4.hold_milisecond = 0;
 8002406:	4b10      	ldr	r3, [pc, #64]	; (8002448 <button4_start+0x50>)
 8002408:	2200      	movs	r2, #0
 800240a:	605a      	str	r2, [r3, #4]
	button4.state = MEASURE_HOLD;
 800240c:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <button4_start+0x50>)
 800240e:	2201      	movs	r2, #1
 8002410:	731a      	strb	r2, [r3, #12]
	button4_measure_hold();
 8002412:	f000 f81f 	bl	8002454 <button4_measure_hold>

	switch(system.mode)
 8002416:	4b0d      	ldr	r3, [pc, #52]	; (800244c <button4_start+0x54>)
 8002418:	791b      	ldrb	r3, [r3, #4]
 800241a:	2b05      	cmp	r3, #5
 800241c:	d00c      	beq.n	8002438 <button4_start+0x40>
 800241e:	2b05      	cmp	r3, #5
 8002420:	dc10      	bgt.n	8002444 <button4_start+0x4c>
 8002422:	2b02      	cmp	r3, #2
 8002424:	d002      	beq.n	800242c <button4_start+0x34>
 8002426:	2b04      	cmp	r3, #4
 8002428:	d003      	beq.n	8002432 <button4_start+0x3a>
		break;
	case ALARM_TRIGGER:
		change_system_mode(previous_system_mode);
		break;
	}
}
 800242a:	e00b      	b.n	8002444 <button4_start+0x4c>
		clock_config_decrease_once();
 800242c:	f000 fcae 	bl	8002d8c <clock_config_decrease_once>
		break;
 8002430:	e008      	b.n	8002444 <button4_start+0x4c>
		alarm_config_decrease_once();
 8002432:	f7ff fb7f 	bl	8001b34 <alarm_config_decrease_once>
		break;
 8002436:	e005      	b.n	8002444 <button4_start+0x4c>
		change_system_mode(previous_system_mode);
 8002438:	4b05      	ldr	r3, [pc, #20]	; (8002450 <button4_start+0x58>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	4618      	mov	r0, r3
 800243e:	f001 f979 	bl	8003734 <change_system_mode>
		break;
 8002442:	bf00      	nop
}
 8002444:	bf00      	nop
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20000230 	.word	0x20000230
 800244c:	20000000 	.word	0x20000000
 8002450:	20000008 	.word	0x20000008

08002454 <button4_measure_hold>:

void button4_measure_hold()
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
	// measure
	if(button4.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 8002458:	4b2a      	ldr	r3, [pc, #168]	; (8002504 <button4_measure_hold+0xb0>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002460:	dc03      	bgt.n	800246a <button4_measure_hold+0x16>
	{
		                                               button4.state = SHORT_HOLD;
 8002462:	4b28      	ldr	r3, [pc, #160]	; (8002504 <button4_measure_hold+0xb0>)
 8002464:	2202      	movs	r2, #2
 8002466:	731a      	strb	r2, [r3, #12]
 8002468:	e024      	b.n	80024b4 <button4_measure_hold+0x60>
	}
	else if(button4.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 800246a:	4b26      	ldr	r3, [pc, #152]	; (8002504 <button4_measure_hold+0xb0>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002472:	4293      	cmp	r3, r2
 8002474:	dc0f      	bgt.n	8002496 <button4_measure_hold+0x42>
	{
		if(button4.state == SHORT_HOLD)                button4.state = SHORT_MID_THRESHOLD;
 8002476:	4b23      	ldr	r3, [pc, #140]	; (8002504 <button4_measure_hold+0xb0>)
 8002478:	7b1b      	ldrb	r3, [r3, #12]
 800247a:	2b02      	cmp	r3, #2
 800247c:	d103      	bne.n	8002486 <button4_measure_hold+0x32>
 800247e:	4b21      	ldr	r3, [pc, #132]	; (8002504 <button4_measure_hold+0xb0>)
 8002480:	2203      	movs	r2, #3
 8002482:	731a      	strb	r2, [r3, #12]
 8002484:	e016      	b.n	80024b4 <button4_measure_hold+0x60>
		else if(button4.state == SHORT_MID_THRESHOLD)  button4.state = MID_HOLD;
 8002486:	4b1f      	ldr	r3, [pc, #124]	; (8002504 <button4_measure_hold+0xb0>)
 8002488:	7b1b      	ldrb	r3, [r3, #12]
 800248a:	2b03      	cmp	r3, #3
 800248c:	d112      	bne.n	80024b4 <button4_measure_hold+0x60>
 800248e:	4b1d      	ldr	r3, [pc, #116]	; (8002504 <button4_measure_hold+0xb0>)
 8002490:	2204      	movs	r2, #4
 8002492:	731a      	strb	r2, [r3, #12]
 8002494:	e00e      	b.n	80024b4 <button4_measure_hold+0x60>
	}
	else
	{
		if(button4.state == MID_HOLD)                  button4.state = MID_LONG_THRESHOLD;
 8002496:	4b1b      	ldr	r3, [pc, #108]	; (8002504 <button4_measure_hold+0xb0>)
 8002498:	7b1b      	ldrb	r3, [r3, #12]
 800249a:	2b04      	cmp	r3, #4
 800249c:	d103      	bne.n	80024a6 <button4_measure_hold+0x52>
 800249e:	4b19      	ldr	r3, [pc, #100]	; (8002504 <button4_measure_hold+0xb0>)
 80024a0:	2205      	movs	r2, #5
 80024a2:	731a      	strb	r2, [r3, #12]
 80024a4:	e006      	b.n	80024b4 <button4_measure_hold+0x60>
		else if(button4.state == MID_LONG_THRESHOLD)   button4.state = LONG_HOLD;
 80024a6:	4b17      	ldr	r3, [pc, #92]	; (8002504 <button4_measure_hold+0xb0>)
 80024a8:	7b1b      	ldrb	r3, [r3, #12]
 80024aa:	2b05      	cmp	r3, #5
 80024ac:	d102      	bne.n	80024b4 <button4_measure_hold+0x60>
 80024ae:	4b15      	ldr	r3, [pc, #84]	; (8002504 <button4_measure_hold+0xb0>)
 80024b0:	2206      	movs	r2, #6
 80024b2:	731a      	strb	r2, [r3, #12]
	}

	// acting
	system.wait_milisecond = 0;
 80024b4:	4b14      	ldr	r3, [pc, #80]	; (8002508 <button4_measure_hold+0xb4>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	601a      	str	r2, [r3, #0]

	switch(button4.state)
 80024ba:	4b12      	ldr	r3, [pc, #72]	; (8002504 <button4_measure_hold+0xb0>)
 80024bc:	7b1b      	ldrb	r3, [r3, #12]
 80024be:	3b02      	subs	r3, #2
 80024c0:	2b04      	cmp	r3, #4
 80024c2:	d81c      	bhi.n	80024fe <button4_measure_hold+0xaa>
 80024c4:	a201      	add	r2, pc, #4	; (adr r2, 80024cc <button4_measure_hold+0x78>)
 80024c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ca:	bf00      	nop
 80024cc:	080024e1 	.word	0x080024e1
 80024d0:	080024e7 	.word	0x080024e7
 80024d4:	080024ed 	.word	0x080024ed
 80024d8:	080024f3 	.word	0x080024f3
 80024dc:	080024f9 	.word	0x080024f9
	{
	case SHORT_HOLD:          button4_short_hold();          break;
 80024e0:	f000 f814 	bl	800250c <button4_short_hold>
 80024e4:	e00b      	b.n	80024fe <button4_measure_hold+0xaa>
	case SHORT_MID_THRESHOLD: button4_short_mid_threshold(); break;
 80024e6:	f000 f818 	bl	800251a <button4_short_mid_threshold>
 80024ea:	e008      	b.n	80024fe <button4_measure_hold+0xaa>
	case MID_HOLD:            button4_mid_hold();            break;
 80024ec:	f000 f81e 	bl	800252c <button4_mid_hold>
 80024f0:	e005      	b.n	80024fe <button4_measure_hold+0xaa>
	case MID_LONG_THRESHOLD:  button4_mid_long_threshold();  break;
 80024f2:	f000 f835 	bl	8002560 <button4_mid_long_threshold>
 80024f6:	e002      	b.n	80024fe <button4_measure_hold+0xaa>
	case LONG_HOLD:           button4_long_hold();           break;
 80024f8:	f000 f83c 	bl	8002574 <button4_long_hold>
 80024fc:	bf00      	nop
	}
}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	20000230 	.word	0x20000230
 8002508:	20000000 	.word	0x20000000

0800250c <button4_short_hold>:

void button4_short_hold()
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0

}
 8002510:	bf00      	nop
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <button4_short_mid_threshold>:

void button4_short_mid_threshold()
{
 800251a:	b580      	push	{r7, lr}
 800251c:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 800251e:	f242 7110 	movw	r1, #10000	; 0x2710
 8002522:	201e      	movs	r0, #30
 8002524:	f000 f8b0 	bl	8002688 <beep_buzzer>
}
 8002528:	bf00      	nop
 800252a:	bd80      	pop	{r7, pc}

0800252c <button4_mid_hold>:

void button4_mid_hold()
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
	button4.repeating_milisecond++;
 8002530:	4b09      	ldr	r3, [pc, #36]	; (8002558 <button4_mid_hold+0x2c>)
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	3301      	adds	r3, #1
 8002536:	4a08      	ldr	r2, [pc, #32]	; (8002558 <button4_mid_hold+0x2c>)
 8002538:	6093      	str	r3, [r2, #8]

	switch(system.mode)
 800253a:	4b08      	ldr	r3, [pc, #32]	; (800255c <button4_mid_hold+0x30>)
 800253c:	791b      	ldrb	r3, [r3, #4]
 800253e:	2b02      	cmp	r3, #2
 8002540:	d002      	beq.n	8002548 <button4_mid_hold+0x1c>
 8002542:	2b04      	cmp	r3, #4
 8002544:	d003      	beq.n	800254e <button4_mid_hold+0x22>
	{
	case CLOCK_CONFIG: clock_config_decrease_continuous_150ms(); break;
	case ALARM_CONFIG: alarm_config_decrease_continuous_150ms(); break;
	}
}
 8002546:	e005      	b.n	8002554 <button4_mid_hold+0x28>
	case CLOCK_CONFIG: clock_config_decrease_continuous_150ms(); break;
 8002548:	f000 fcb0 	bl	8002eac <clock_config_decrease_continuous_150ms>
 800254c:	e002      	b.n	8002554 <button4_mid_hold+0x28>
	case ALARM_CONFIG: alarm_config_decrease_continuous_150ms(); break;
 800254e:	f7ff fb9f 	bl	8001c90 <alarm_config_decrease_continuous_150ms>
 8002552:	bf00      	nop
}
 8002554:	bf00      	nop
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20000230 	.word	0x20000230
 800255c:	20000000 	.word	0x20000000

08002560 <button4_mid_long_threshold>:

void button4_mid_long_threshold()
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 8002564:	f641 514c 	movw	r1, #7500	; 0x1d4c
 8002568:	201e      	movs	r0, #30
 800256a:	f000 f88d 	bl	8002688 <beep_buzzer>
}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
	...

08002574 <button4_long_hold>:

void button4_long_hold()
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
	button4.repeating_milisecond++;
 8002578:	4b09      	ldr	r3, [pc, #36]	; (80025a0 <button4_long_hold+0x2c>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	3301      	adds	r3, #1
 800257e:	4a08      	ldr	r2, [pc, #32]	; (80025a0 <button4_long_hold+0x2c>)
 8002580:	6093      	str	r3, [r2, #8]

	switch(system.mode)
 8002582:	4b08      	ldr	r3, [pc, #32]	; (80025a4 <button4_long_hold+0x30>)
 8002584:	791b      	ldrb	r3, [r3, #4]
 8002586:	2b02      	cmp	r3, #2
 8002588:	d002      	beq.n	8002590 <button4_long_hold+0x1c>
 800258a:	2b04      	cmp	r3, #4
 800258c:	d003      	beq.n	8002596 <button4_long_hold+0x22>
	{
	case CLOCK_CONFIG: clock_config_decrease_continuous_20ms(); break;
	case ALARM_CONFIG: alarm_config_decrease_continuous_20ms(); break;
	}
}
 800258e:	e005      	b.n	800259c <button4_long_hold+0x28>
	case CLOCK_CONFIG: clock_config_decrease_continuous_20ms(); break;
 8002590:	f000 fc9c 	bl	8002ecc <clock_config_decrease_continuous_20ms>
 8002594:	e002      	b.n	800259c <button4_long_hold+0x28>
	case ALARM_CONFIG: alarm_config_decrease_continuous_20ms(); break;
 8002596:	f7ff fb8b 	bl	8001cb0 <alarm_config_decrease_continuous_20ms>
 800259a:	bf00      	nop
}
 800259c:	bf00      	nop
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	20000230 	.word	0x20000230
 80025a4:	20000000 	.word	0x20000000

080025a8 <button4_finish>:

// Finish
void button4_finish()
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
	if(alarm.closing) alarm.closing = FALSE;
 80025ac:	4b05      	ldr	r3, [pc, #20]	; (80025c4 <button4_finish+0x1c>)
 80025ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d003      	beq.n	80025bc <button4_finish+0x14>
 80025b4:	4b03      	ldr	r3, [pc, #12]	; (80025c4 <button4_finish+0x1c>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	655a      	str	r2, [r3, #84]	; 0x54
	else button4_measure_release();
}
 80025ba:	e001      	b.n	80025c0 <button4_finish+0x18>
	else button4_measure_release();
 80025bc:	f000 f804 	bl	80025c8 <button4_measure_release>
}
 80025c0:	bf00      	nop
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	20000060 	.word	0x20000060

080025c8 <button4_measure_release>:

void button4_measure_release()
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
	// measure
	if(button4.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button4.state = SHORT_RELEASE;
 80025cc:	4b15      	ldr	r3, [pc, #84]	; (8002624 <button4_measure_release+0x5c>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80025d4:	dc03      	bgt.n	80025de <button4_measure_release+0x16>
 80025d6:	4b13      	ldr	r3, [pc, #76]	; (8002624 <button4_measure_release+0x5c>)
 80025d8:	2208      	movs	r2, #8
 80025da:	731a      	strb	r2, [r3, #12]
 80025dc:	e00c      	b.n	80025f8 <button4_measure_release+0x30>
	else if(button4.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button4.state = MID_RELEASE;
 80025de:	4b11      	ldr	r3, [pc, #68]	; (8002624 <button4_measure_release+0x5c>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80025e6:	4293      	cmp	r3, r2
 80025e8:	dc03      	bgt.n	80025f2 <button4_measure_release+0x2a>
 80025ea:	4b0e      	ldr	r3, [pc, #56]	; (8002624 <button4_measure_release+0x5c>)
 80025ec:	2209      	movs	r2, #9
 80025ee:	731a      	strb	r2, [r3, #12]
 80025f0:	e002      	b.n	80025f8 <button4_measure_release+0x30>
	else                                                         button4.state = LONG_RELEASE;
 80025f2:	4b0c      	ldr	r3, [pc, #48]	; (8002624 <button4_measure_release+0x5c>)
 80025f4:	220a      	movs	r2, #10
 80025f6:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button4.state)
 80025f8:	4b0a      	ldr	r3, [pc, #40]	; (8002624 <button4_measure_release+0x5c>)
 80025fa:	7b1b      	ldrb	r3, [r3, #12]
 80025fc:	2b0a      	cmp	r3, #10
 80025fe:	d00c      	beq.n	800261a <button4_measure_release+0x52>
 8002600:	2b0a      	cmp	r3, #10
 8002602:	dc0d      	bgt.n	8002620 <button4_measure_release+0x58>
 8002604:	2b08      	cmp	r3, #8
 8002606:	d002      	beq.n	800260e <button4_measure_release+0x46>
 8002608:	2b09      	cmp	r3, #9
 800260a:	d003      	beq.n	8002614 <button4_measure_release+0x4c>
	{
	case SHORT_RELEASE: button4_short_release(); break;
	case MID_RELEASE:   button4_mid_release();   break;
	case LONG_RELEASE:  button4_long_release();  break;
	}
}
 800260c:	e008      	b.n	8002620 <button4_measure_release+0x58>
	case SHORT_RELEASE: button4_short_release(); break;
 800260e:	f000 f80b 	bl	8002628 <button4_short_release>
 8002612:	e005      	b.n	8002620 <button4_measure_release+0x58>
	case MID_RELEASE:   button4_mid_release();   break;
 8002614:	f000 f82a 	bl	800266c <button4_mid_release>
 8002618:	e002      	b.n	8002620 <button4_measure_release+0x58>
	case LONG_RELEASE:  button4_long_release();  break;
 800261a:	f000 f82e 	bl	800267a <button4_long_release>
 800261e:	bf00      	nop
}
 8002620:	bf00      	nop
 8002622:	bd80      	pop	{r7, pc}
 8002624:	20000230 	.word	0x20000230

08002628 <button4_short_release>:

void button4_short_release()
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
	switch(system.mode)
 800262c:	4b0d      	ldr	r3, [pc, #52]	; (8002664 <button4_short_release+0x3c>)
 800262e:	791b      	ldrb	r3, [r3, #4]
 8002630:	2b03      	cmp	r3, #3
 8002632:	d112      	bne.n	800265a <button4_short_release+0x32>
	{
	case ALARM:
		alarm.repeat[alarm.select] = !alarm.repeat[alarm.select];
 8002634:	4b0c      	ldr	r3, [pc, #48]	; (8002668 <button4_short_release+0x40>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a0b      	ldr	r2, [pc, #44]	; (8002668 <button4_short_release+0x40>)
 800263a:	3310      	adds	r3, #16
 800263c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002640:	2b00      	cmp	r3, #0
 8002642:	bf0c      	ite	eq
 8002644:	2301      	moveq	r3, #1
 8002646:	2300      	movne	r3, #0
 8002648:	b2da      	uxtb	r2, r3
 800264a:	4b07      	ldr	r3, [pc, #28]	; (8002668 <button4_short_release+0x40>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4611      	mov	r1, r2
 8002650:	4a05      	ldr	r2, [pc, #20]	; (8002668 <button4_short_release+0x40>)
 8002652:	3310      	adds	r3, #16
 8002654:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		break;
 8002658:	bf00      	nop
	}
}
 800265a:	bf00      	nop
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	20000000 	.word	0x20000000
 8002668:	20000060 	.word	0x20000060

0800266c <button4_mid_release>:

void button4_mid_release()
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0

}
 8002670:	bf00      	nop
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <button4_long_release>:

void button4_long_release()
{
 800267a:	b480      	push	{r7}
 800267c:	af00      	add	r7, sp, #0

}
 800267e:	bf00      	nop
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <beep_buzzer>:
#include "buzzer.h"

extern Buzzer buzzer;

void beep_buzzer(int beep_milisecond, Tone tone)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	460b      	mov	r3, r1
 8002692:	807b      	strh	r3, [r7, #2]
	// ready
	buzzer.beep_milisecond = beep_milisecond;
 8002694:	4a08      	ldr	r2, [pc, #32]	; (80026b8 <beep_buzzer+0x30>)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6053      	str	r3, [r2, #4]
	buzzer.state = BEEP;
 800269a:	4b07      	ldr	r3, [pc, #28]	; (80026b8 <beep_buzzer+0x30>)
 800269c:	2201      	movs	r2, #1
 800269e:	731a      	strb	r2, [r3, #12]
	buzzer.tone = tone;
 80026a0:	4a05      	ldr	r2, [pc, #20]	; (80026b8 <beep_buzzer+0x30>)
 80026a2:	887b      	ldrh	r3, [r7, #2]
 80026a4:	81d3      	strh	r3, [r2, #14]

	// running
	buzzer_start(tone);
 80026a6:	887b      	ldrh	r3, [r7, #2]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f000 f81f 	bl	80026ec <buzzer_start>
}
 80026ae:	bf00      	nop
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20000024 	.word	0x20000024

080026bc <beep_buzzer_check>:

void beep_buzzer_check()
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
	// stop
	if(buzzer.running_milisecond > buzzer.beep_milisecond)
 80026c0:	4b09      	ldr	r3, [pc, #36]	; (80026e8 <beep_buzzer_check+0x2c>)
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <beep_buzzer_check+0x2c>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	dd0a      	ble.n	80026e2 <beep_buzzer_check+0x26>
	{
		buzzer.running_milisecond = 0;
 80026cc:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <beep_buzzer_check+0x2c>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
		buzzer.beep_milisecond = 0;
 80026d2:	4b05      	ldr	r3, [pc, #20]	; (80026e8 <beep_buzzer_check+0x2c>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	605a      	str	r2, [r3, #4]
		buzzer.state = STOP;
 80026d8:	4b03      	ldr	r3, [pc, #12]	; (80026e8 <beep_buzzer_check+0x2c>)
 80026da:	2200      	movs	r2, #0
 80026dc:	731a      	strb	r2, [r3, #12]

		buzzer_stop();
 80026de:	f000 f823 	bl	8002728 <buzzer_stop>
	}
}
 80026e2:	bf00      	nop
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	20000024 	.word	0x20000024

080026ec <buzzer_start>:

void buzzer_start(Tone tone)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	80fb      	strh	r3, [r7, #6]
	buzzer.tone = tone;
 80026f6:	4a0a      	ldr	r2, [pc, #40]	; (8002720 <buzzer_start+0x34>)
 80026f8:	88fb      	ldrh	r3, [r7, #6]
 80026fa:	81d3      	strh	r3, [r2, #14]

	if(buzzer.config == ON)
 80026fc:	4b08      	ldr	r3, [pc, #32]	; (8002720 <buzzer_start+0x34>)
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	2b01      	cmp	r3, #1
 8002702:	d108      	bne.n	8002716 <buzzer_start+0x2a>
	{
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002704:	2100      	movs	r1, #0
 8002706:	4807      	ldr	r0, [pc, #28]	; (8002724 <buzzer_start+0x38>)
 8002708:	f002 fbc4 	bl	8004e94 <HAL_TIM_PWM_Start>
		TIM2->PSC = buzzer.tone;
 800270c:	4b04      	ldr	r3, [pc, #16]	; (8002720 <buzzer_start+0x34>)
 800270e:	89da      	ldrh	r2, [r3, #14]
 8002710:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002714:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000024 	.word	0x20000024
 8002724:	20000248 	.word	0x20000248

08002728 <buzzer_stop>:

void buzzer_stop()
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800272c:	2100      	movs	r1, #0
 800272e:	4802      	ldr	r0, [pc, #8]	; (8002738 <buzzer_stop+0x10>)
 8002730:	f002 fc78 	bl	8005024 <HAL_TIM_PWM_Stop>
}
 8002734:	bf00      	nop
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000248 	.word	0x20000248

0800273c <init_clock>:
extern Clock clock;
extern Buzzer buzzer;
extern CLCD clcd;

void init_clock()
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
	clock_convert_time_format();
 8002740:	f000 f888 	bl	8002854 <clock_convert_time_format>
	check_leap_year();
 8002744:	f000 f932 	bl	80029ac <check_leap_year>
}
 8002748:	bf00      	nop
 800274a:	bd80      	pop	{r7, pc}

0800274c <show_clock>:

void show_clock()
{
 800274c:	b590      	push	{r4, r7, lr}
 800274e:	b085      	sub	sp, #20
 8002750:	af04      	add	r7, sp, #16
	// display on CLCD
	sprintf(clcd.str1, "%s  %4d.%02d.%02d",
			clock.leap_year ? "LEAP" : "    ",
 8002752:	4b32      	ldr	r3, [pc, #200]	; (800281c <show_clock+0xd0>)
 8002754:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str1, "%s  %4d.%02d.%02d",
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <show_clock+0x12>
 800275a:	4931      	ldr	r1, [pc, #196]	; (8002820 <show_clock+0xd4>)
 800275c:	e000      	b.n	8002760 <show_clock+0x14>
 800275e:	4931      	ldr	r1, [pc, #196]	; (8002824 <show_clock+0xd8>)
 8002760:	4b2e      	ldr	r3, [pc, #184]	; (800281c <show_clock+0xd0>)
 8002762:	68d8      	ldr	r0, [r3, #12]
 8002764:	4b2d      	ldr	r3, [pc, #180]	; (800281c <show_clock+0xd0>)
 8002766:	691b      	ldr	r3, [r3, #16]
 8002768:	4a2c      	ldr	r2, [pc, #176]	; (800281c <show_clock+0xd0>)
 800276a:	6952      	ldr	r2, [r2, #20]
 800276c:	9201      	str	r2, [sp, #4]
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	4603      	mov	r3, r0
 8002772:	460a      	mov	r2, r1
 8002774:	492c      	ldr	r1, [pc, #176]	; (8002828 <show_clock+0xdc>)
 8002776:	482d      	ldr	r0, [pc, #180]	; (800282c <show_clock+0xe0>)
 8002778:	f003 fb50 	bl	8005e1c <siprintf>
			clock.time.year,
			clock.time.month,
			clock.time.day);
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
			buzzer.config ? "ON " : "OFF",
 800277c:	4b2c      	ldr	r3, [pc, #176]	; (8002830 <show_clock+0xe4>)
 800277e:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <show_clock+0x3c>
 8002784:	4c2b      	ldr	r4, [pc, #172]	; (8002834 <show_clock+0xe8>)
 8002786:	e000      	b.n	800278a <show_clock+0x3e>
 8002788:	4c2b      	ldr	r4, [pc, #172]	; (8002838 <show_clock+0xec>)
			clock.mode_24h ? "  " : (clock.time.hour < 12 ? "AM" : "PM"),
 800278a:	4b24      	ldr	r3, [pc, #144]	; (800281c <show_clock+0xd0>)
 800278c:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 800278e:	2b00      	cmp	r3, #0
 8002790:	d107      	bne.n	80027a2 <show_clock+0x56>
			clock.mode_24h ? "  " : (clock.time.hour < 12 ? "AM" : "PM"),
 8002792:	4b22      	ldr	r3, [pc, #136]	; (800281c <show_clock+0xd0>)
 8002794:	699b      	ldr	r3, [r3, #24]
 8002796:	2b0b      	cmp	r3, #11
 8002798:	dc01      	bgt.n	800279e <show_clock+0x52>
 800279a:	4828      	ldr	r0, [pc, #160]	; (800283c <show_clock+0xf0>)
 800279c:	e002      	b.n	80027a4 <show_clock+0x58>
 800279e:	4828      	ldr	r0, [pc, #160]	; (8002840 <show_clock+0xf4>)
 80027a0:	e000      	b.n	80027a4 <show_clock+0x58>
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 80027a2:	4828      	ldr	r0, [pc, #160]	; (8002844 <show_clock+0xf8>)
			clock.mode_24h ? clock.time.hour :
 80027a4:	4b1d      	ldr	r3, [pc, #116]	; (800281c <show_clock+0xd0>)
 80027a6:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d002      	beq.n	80027b2 <show_clock+0x66>
 80027ac:	4b1b      	ldr	r3, [pc, #108]	; (800281c <show_clock+0xd0>)
 80027ae:	699a      	ldr	r2, [r3, #24]
 80027b0:	e012      	b.n	80027d8 <show_clock+0x8c>
			clock.time.hour == 12 ? 12 : clock.time.hour % 12,
 80027b2:	4b1a      	ldr	r3, [pc, #104]	; (800281c <show_clock+0xd0>)
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	2b0c      	cmp	r3, #12
 80027b8:	d00d      	beq.n	80027d6 <show_clock+0x8a>
 80027ba:	4b18      	ldr	r3, [pc, #96]	; (800281c <show_clock+0xd0>)
 80027bc:	6999      	ldr	r1, [r3, #24]
 80027be:	4b22      	ldr	r3, [pc, #136]	; (8002848 <show_clock+0xfc>)
 80027c0:	fb83 2301 	smull	r2, r3, r3, r1
 80027c4:	105a      	asrs	r2, r3, #1
 80027c6:	17cb      	asrs	r3, r1, #31
 80027c8:	1ad2      	subs	r2, r2, r3
 80027ca:	4613      	mov	r3, r2
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	4413      	add	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	1aca      	subs	r2, r1, r3
 80027d4:	e000      	b.n	80027d8 <show_clock+0x8c>
 80027d6:	220c      	movs	r2, #12
			clock.point ? ':' : ' ',
 80027d8:	4b10      	ldr	r3, [pc, #64]	; (800281c <show_clock+0xd0>)
 80027da:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <show_clock+0x98>
 80027e0:	233a      	movs	r3, #58	; 0x3a
 80027e2:	e000      	b.n	80027e6 <show_clock+0x9a>
 80027e4:	2320      	movs	r3, #32
 80027e6:	490d      	ldr	r1, [pc, #52]	; (800281c <show_clock+0xd0>)
 80027e8:	69c9      	ldr	r1, [r1, #28]
 80027ea:	9102      	str	r1, [sp, #8]
 80027ec:	9301      	str	r3, [sp, #4]
 80027ee:	9200      	str	r2, [sp, #0]
 80027f0:	4603      	mov	r3, r0
 80027f2:	4622      	mov	r2, r4
 80027f4:	4915      	ldr	r1, [pc, #84]	; (800284c <show_clock+0x100>)
 80027f6:	4816      	ldr	r0, [pc, #88]	; (8002850 <show_clock+0x104>)
 80027f8:	f003 fb10 	bl	8005e1c <siprintf>
			clock.time.minute);

	CLCD_Puts(0, 0, clcd.str1);
 80027fc:	4a0b      	ldr	r2, [pc, #44]	; (800282c <show_clock+0xe0>)
 80027fe:	2100      	movs	r1, #0
 8002800:	2000      	movs	r0, #0
 8002802:	f7fe fdb7 	bl	8001374 <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 8002806:	4a12      	ldr	r2, [pc, #72]	; (8002850 <show_clock+0x104>)
 8002808:	2101      	movs	r1, #1
 800280a:	2000      	movs	r0, #0
 800280c:	f7fe fdb2 	bl	8001374 <CLCD_Puts>

	// display on 7-seg
	show_7seg();
 8002810:	f7fe fb78 	bl	8000f04 <show_7seg>
}
 8002814:	bf00      	nop
 8002816:	3704      	adds	r7, #4
 8002818:	46bd      	mov	sp, r7
 800281a:	bd90      	pop	{r4, r7, pc}
 800281c:	20000034 	.word	0x20000034
 8002820:	080067a8 	.word	0x080067a8
 8002824:	080067b0 	.word	0x080067b0
 8002828:	080067b8 	.word	0x080067b8
 800282c:	20000144 	.word	0x20000144
 8002830:	20000024 	.word	0x20000024
 8002834:	080067cc 	.word	0x080067cc
 8002838:	080067d0 	.word	0x080067d0
 800283c:	080067d4 	.word	0x080067d4
 8002840:	080067d8 	.word	0x080067d8
 8002844:	080067dc 	.word	0x080067dc
 8002848:	2aaaaaab 	.word	0x2aaaaaab
 800284c:	080067e0 	.word	0x080067e0
 8002850:	20000154 	.word	0x20000154

08002854 <clock_convert_time_format>:

void clock_convert_time_format()
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
	if(clock.time.milisecond == 1000)
 8002858:	4b2b      	ldr	r3, [pc, #172]	; (8002908 <clock_convert_time_format+0xb4>)
 800285a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800285c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002860:	d107      	bne.n	8002872 <clock_convert_time_format+0x1e>
	{
		clock.time.milisecond = 0;
 8002862:	4b29      	ldr	r3, [pc, #164]	; (8002908 <clock_convert_time_format+0xb4>)
 8002864:	2200      	movs	r2, #0
 8002866:	625a      	str	r2, [r3, #36]	; 0x24
		clock.time.second++;
 8002868:	4b27      	ldr	r3, [pc, #156]	; (8002908 <clock_convert_time_format+0xb4>)
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	3301      	adds	r3, #1
 800286e:	4a26      	ldr	r2, [pc, #152]	; (8002908 <clock_convert_time_format+0xb4>)
 8002870:	6213      	str	r3, [r2, #32]
	}
	if(clock.time.second == 60)
 8002872:	4b25      	ldr	r3, [pc, #148]	; (8002908 <clock_convert_time_format+0xb4>)
 8002874:	6a1b      	ldr	r3, [r3, #32]
 8002876:	2b3c      	cmp	r3, #60	; 0x3c
 8002878:	d107      	bne.n	800288a <clock_convert_time_format+0x36>
	{
		clock.time.second = 0;
 800287a:	4b23      	ldr	r3, [pc, #140]	; (8002908 <clock_convert_time_format+0xb4>)
 800287c:	2200      	movs	r2, #0
 800287e:	621a      	str	r2, [r3, #32]
		clock.time.minute++;
 8002880:	4b21      	ldr	r3, [pc, #132]	; (8002908 <clock_convert_time_format+0xb4>)
 8002882:	69db      	ldr	r3, [r3, #28]
 8002884:	3301      	adds	r3, #1
 8002886:	4a20      	ldr	r2, [pc, #128]	; (8002908 <clock_convert_time_format+0xb4>)
 8002888:	61d3      	str	r3, [r2, #28]
	}
	if(clock.time.minute == 60)
 800288a:	4b1f      	ldr	r3, [pc, #124]	; (8002908 <clock_convert_time_format+0xb4>)
 800288c:	69db      	ldr	r3, [r3, #28]
 800288e:	2b3c      	cmp	r3, #60	; 0x3c
 8002890:	d10c      	bne.n	80028ac <clock_convert_time_format+0x58>
	{
		clock.time.minute = 0;
 8002892:	4b1d      	ldr	r3, [pc, #116]	; (8002908 <clock_convert_time_format+0xb4>)
 8002894:	2200      	movs	r2, #0
 8002896:	61da      	str	r2, [r3, #28]
		clock.time.hour++;
 8002898:	4b1b      	ldr	r3, [pc, #108]	; (8002908 <clock_convert_time_format+0xb4>)
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	3301      	adds	r3, #1
 800289e:	4a1a      	ldr	r2, [pc, #104]	; (8002908 <clock_convert_time_format+0xb4>)
 80028a0:	6193      	str	r3, [r2, #24]

		beep_buzzer(30, MID);
 80028a2:	f242 7110 	movw	r1, #10000	; 0x2710
 80028a6:	201e      	movs	r0, #30
 80028a8:	f7ff feee 	bl	8002688 <beep_buzzer>
	}
	if(clock.time.hour == 24)
 80028ac:	4b16      	ldr	r3, [pc, #88]	; (8002908 <clock_convert_time_format+0xb4>)
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	2b18      	cmp	r3, #24
 80028b2:	d10c      	bne.n	80028ce <clock_convert_time_format+0x7a>
	{
		clock.time.hour = 0;
 80028b4:	4b14      	ldr	r3, [pc, #80]	; (8002908 <clock_convert_time_format+0xb4>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	619a      	str	r2, [r3, #24]
		clock.time.day++;
 80028ba:	4b13      	ldr	r3, [pc, #76]	; (8002908 <clock_convert_time_format+0xb4>)
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	3301      	adds	r3, #1
 80028c0:	4a11      	ldr	r2, [pc, #68]	; (8002908 <clock_convert_time_format+0xb4>)
 80028c2:	6153      	str	r3, [r2, #20]

		beep_buzzer(30, HIGH);
 80028c4:	f641 514c 	movw	r1, #7500	; 0x1d4c
 80028c8:	201e      	movs	r0, #30
 80028ca:	f7ff fedd 	bl	8002688 <beep_buzzer>
	}
	if(check_day_reach_end())
 80028ce:	f000 f81d 	bl	800290c <check_day_reach_end>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d007      	beq.n	80028e8 <clock_convert_time_format+0x94>
	{
		clock.time.day = 1;
 80028d8:	4b0b      	ldr	r3, [pc, #44]	; (8002908 <clock_convert_time_format+0xb4>)
 80028da:	2201      	movs	r2, #1
 80028dc:	615a      	str	r2, [r3, #20]
		clock.time.month++;
 80028de:	4b0a      	ldr	r3, [pc, #40]	; (8002908 <clock_convert_time_format+0xb4>)
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	3301      	adds	r3, #1
 80028e4:	4a08      	ldr	r2, [pc, #32]	; (8002908 <clock_convert_time_format+0xb4>)
 80028e6:	6113      	str	r3, [r2, #16]
	}
	if(clock.time.month == 13)
 80028e8:	4b07      	ldr	r3, [pc, #28]	; (8002908 <clock_convert_time_format+0xb4>)
 80028ea:	691b      	ldr	r3, [r3, #16]
 80028ec:	2b0d      	cmp	r3, #13
 80028ee:	d109      	bne.n	8002904 <clock_convert_time_format+0xb0>
	{
		clock.time.month = 1;
 80028f0:	4b05      	ldr	r3, [pc, #20]	; (8002908 <clock_convert_time_format+0xb4>)
 80028f2:	2201      	movs	r2, #1
 80028f4:	611a      	str	r2, [r3, #16]
		clock.time.year++;
 80028f6:	4b04      	ldr	r3, [pc, #16]	; (8002908 <clock_convert_time_format+0xb4>)
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	3301      	adds	r3, #1
 80028fc:	4a02      	ldr	r2, [pc, #8]	; (8002908 <clock_convert_time_format+0xb4>)
 80028fe:	60d3      	str	r3, [r2, #12]

		check_leap_year();
 8002900:	f000 f854 	bl	80029ac <check_leap_year>
	}
}
 8002904:	bf00      	nop
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000034 	.word	0x20000034

0800290c <check_day_reach_end>:

int check_day_reach_end()
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
	switch(clock.time.month)
 8002910:	4b25      	ldr	r3, [pc, #148]	; (80029a8 <check_day_reach_end+0x9c>)
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	3b01      	subs	r3, #1
 8002916:	2b0b      	cmp	r3, #11
 8002918:	d840      	bhi.n	800299c <check_day_reach_end+0x90>
 800291a:	a201      	add	r2, pc, #4	; (adr r2, 8002920 <check_day_reach_end+0x14>)
 800291c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002920:	08002951 	.word	0x08002951
 8002924:	08002971 	.word	0x08002971
 8002928:	08002951 	.word	0x08002951
 800292c:	08002961 	.word	0x08002961
 8002930:	08002951 	.word	0x08002951
 8002934:	08002961 	.word	0x08002961
 8002938:	08002951 	.word	0x08002951
 800293c:	08002951 	.word	0x08002951
 8002940:	08002961 	.word	0x08002961
 8002944:	08002951 	.word	0x08002951
 8002948:	08002961 	.word	0x08002961
 800294c:	08002951 	.word	0x08002951
	{
	case 1: case 3: case 5: case 7: case 8: case 10: case 12:
		if(clock.time.day > 31) return TRUE;
 8002950:	4b15      	ldr	r3, [pc, #84]	; (80029a8 <check_day_reach_end+0x9c>)
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	2b1f      	cmp	r3, #31
 8002956:	dd01      	ble.n	800295c <check_day_reach_end+0x50>
 8002958:	2301      	movs	r3, #1
 800295a:	e020      	b.n	800299e <check_day_reach_end+0x92>
		else return FALSE;
 800295c:	2300      	movs	r3, #0
 800295e:	e01e      	b.n	800299e <check_day_reach_end+0x92>

	case 4: case 6: case 9: case 11:
		if(clock.time.day > 30) return TRUE;
 8002960:	4b11      	ldr	r3, [pc, #68]	; (80029a8 <check_day_reach_end+0x9c>)
 8002962:	695b      	ldr	r3, [r3, #20]
 8002964:	2b1e      	cmp	r3, #30
 8002966:	dd01      	ble.n	800296c <check_day_reach_end+0x60>
 8002968:	2301      	movs	r3, #1
 800296a:	e018      	b.n	800299e <check_day_reach_end+0x92>
		else return FALSE;
 800296c:	2300      	movs	r3, #0
 800296e:	e016      	b.n	800299e <check_day_reach_end+0x92>

	case 2:
		if(clock.time.day > 28 && !clock.leap_year) return TRUE;
 8002970:	4b0d      	ldr	r3, [pc, #52]	; (80029a8 <check_day_reach_end+0x9c>)
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	2b1c      	cmp	r3, #28
 8002976:	dd05      	ble.n	8002984 <check_day_reach_end+0x78>
 8002978:	4b0b      	ldr	r3, [pc, #44]	; (80029a8 <check_day_reach_end+0x9c>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d101      	bne.n	8002984 <check_day_reach_end+0x78>
 8002980:	2301      	movs	r3, #1
 8002982:	e00c      	b.n	800299e <check_day_reach_end+0x92>
		else if(clock.time.day > 29 && clock.leap_year) return TRUE;
 8002984:	4b08      	ldr	r3, [pc, #32]	; (80029a8 <check_day_reach_end+0x9c>)
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	2b1d      	cmp	r3, #29
 800298a:	dd05      	ble.n	8002998 <check_day_reach_end+0x8c>
 800298c:	4b06      	ldr	r3, [pc, #24]	; (80029a8 <check_day_reach_end+0x9c>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d001      	beq.n	8002998 <check_day_reach_end+0x8c>
 8002994:	2301      	movs	r3, #1
 8002996:	e002      	b.n	800299e <check_day_reach_end+0x92>
		else return FALSE;
 8002998:	2300      	movs	r3, #0
 800299a:	e000      	b.n	800299e <check_day_reach_end+0x92>

	default:
		return FALSE;
 800299c:	2300      	movs	r3, #0
	}
}
 800299e:	4618      	mov	r0, r3
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr
 80029a8:	20000034 	.word	0x20000034

080029ac <check_leap_year>:

void check_leap_year() {
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
	     if(!(clock.time.year % 4) && !(clock.time.year % 100) && !(clock.time.year % 400)) clock.leap_year = TRUE;
 80029b0:	4b28      	ldr	r3, [pc, #160]	; (8002a54 <check_leap_year+0xa8>)
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	f003 0303 	and.w	r3, r3, #3
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d120      	bne.n	80029fe <check_leap_year+0x52>
 80029bc:	4b25      	ldr	r3, [pc, #148]	; (8002a54 <check_leap_year+0xa8>)
 80029be:	68da      	ldr	r2, [r3, #12]
 80029c0:	4b25      	ldr	r3, [pc, #148]	; (8002a58 <check_leap_year+0xac>)
 80029c2:	fb83 1302 	smull	r1, r3, r3, r2
 80029c6:	1159      	asrs	r1, r3, #5
 80029c8:	17d3      	asrs	r3, r2, #31
 80029ca:	1acb      	subs	r3, r1, r3
 80029cc:	2164      	movs	r1, #100	; 0x64
 80029ce:	fb01 f303 	mul.w	r3, r1, r3
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d112      	bne.n	80029fe <check_leap_year+0x52>
 80029d8:	4b1e      	ldr	r3, [pc, #120]	; (8002a54 <check_leap_year+0xa8>)
 80029da:	68da      	ldr	r2, [r3, #12]
 80029dc:	4b1e      	ldr	r3, [pc, #120]	; (8002a58 <check_leap_year+0xac>)
 80029de:	fb83 1302 	smull	r1, r3, r3, r2
 80029e2:	11d9      	asrs	r1, r3, #7
 80029e4:	17d3      	asrs	r3, r2, #31
 80029e6:	1acb      	subs	r3, r1, r3
 80029e8:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80029ec:	fb01 f303 	mul.w	r3, r1, r3
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d103      	bne.n	80029fe <check_leap_year+0x52>
 80029f6:	4b17      	ldr	r3, [pc, #92]	; (8002a54 <check_leap_year+0xa8>)
 80029f8:	2201      	movs	r2, #1
 80029fa:	605a      	str	r2, [r3, #4]
 80029fc:	e025      	b.n	8002a4a <check_leap_year+0x9e>
	else if(!(clock.time.year % 4) && !(clock.time.year % 100))                             clock.leap_year = FALSE;
 80029fe:	4b15      	ldr	r3, [pc, #84]	; (8002a54 <check_leap_year+0xa8>)
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	f003 0303 	and.w	r3, r3, #3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d111      	bne.n	8002a2e <check_leap_year+0x82>
 8002a0a:	4b12      	ldr	r3, [pc, #72]	; (8002a54 <check_leap_year+0xa8>)
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	4b12      	ldr	r3, [pc, #72]	; (8002a58 <check_leap_year+0xac>)
 8002a10:	fb83 1302 	smull	r1, r3, r3, r2
 8002a14:	1159      	asrs	r1, r3, #5
 8002a16:	17d3      	asrs	r3, r2, #31
 8002a18:	1acb      	subs	r3, r1, r3
 8002a1a:	2164      	movs	r1, #100	; 0x64
 8002a1c:	fb01 f303 	mul.w	r3, r1, r3
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d103      	bne.n	8002a2e <check_leap_year+0x82>
 8002a26:	4b0b      	ldr	r3, [pc, #44]	; (8002a54 <check_leap_year+0xa8>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	605a      	str	r2, [r3, #4]
 8002a2c:	e00d      	b.n	8002a4a <check_leap_year+0x9e>
	else if(!(clock.time.year % 4))                                                         clock.leap_year = TRUE;
 8002a2e:	4b09      	ldr	r3, [pc, #36]	; (8002a54 <check_leap_year+0xa8>)
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	f003 0303 	and.w	r3, r3, #3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d103      	bne.n	8002a42 <check_leap_year+0x96>
 8002a3a:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <check_leap_year+0xa8>)
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	605a      	str	r2, [r3, #4]
	else                                                                                    clock.leap_year = FALSE;
}
 8002a40:	e003      	b.n	8002a4a <check_leap_year+0x9e>
	else                                                                                    clock.leap_year = FALSE;
 8002a42:	4b04      	ldr	r3, [pc, #16]	; (8002a54 <check_leap_year+0xa8>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	605a      	str	r2, [r3, #4]
}
 8002a48:	e7ff      	b.n	8002a4a <check_leap_year+0x9e>
 8002a4a:	bf00      	nop
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	20000034 	.word	0x20000034
 8002a58:	51eb851f 	.word	0x51eb851f

08002a5c <set_max_day>:

void set_max_day() {
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
	switch(clock.time.month)
 8002a60:	4b1c      	ldr	r3, [pc, #112]	; (8002ad4 <set_max_day+0x78>)
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	3b01      	subs	r3, #1
 8002a66:	2b0b      	cmp	r3, #11
 8002a68:	d82e      	bhi.n	8002ac8 <set_max_day+0x6c>
 8002a6a:	a201      	add	r2, pc, #4	; (adr r2, 8002a70 <set_max_day+0x14>)
 8002a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a70:	08002aa1 	.word	0x08002aa1
 8002a74:	08002ab1 	.word	0x08002ab1
 8002a78:	08002aa1 	.word	0x08002aa1
 8002a7c:	08002aa9 	.word	0x08002aa9
 8002a80:	08002aa1 	.word	0x08002aa1
 8002a84:	08002aa9 	.word	0x08002aa9
 8002a88:	08002aa1 	.word	0x08002aa1
 8002a8c:	08002aa1 	.word	0x08002aa1
 8002a90:	08002aa9 	.word	0x08002aa9
 8002a94:	08002aa1 	.word	0x08002aa1
 8002a98:	08002aa9 	.word	0x08002aa9
 8002a9c:	08002aa1 	.word	0x08002aa1
	{
	case 1: case 3: case 5: case 7: case 8: case 10: case 12:
		clock.time.day = 31;
 8002aa0:	4b0c      	ldr	r3, [pc, #48]	; (8002ad4 <set_max_day+0x78>)
 8002aa2:	221f      	movs	r2, #31
 8002aa4:	615a      	str	r2, [r3, #20]
		break;
 8002aa6:	e00f      	b.n	8002ac8 <set_max_day+0x6c>

	case 4: case 6: case 9: case 11:
		clock.time.day = 30;
 8002aa8:	4b0a      	ldr	r3, [pc, #40]	; (8002ad4 <set_max_day+0x78>)
 8002aaa:	221e      	movs	r2, #30
 8002aac:	615a      	str	r2, [r3, #20]
		break;
 8002aae:	e00b      	b.n	8002ac8 <set_max_day+0x6c>

	case 2:
		if(clock.leap_year) clock.time.day = 29;
 8002ab0:	4b08      	ldr	r3, [pc, #32]	; (8002ad4 <set_max_day+0x78>)
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d003      	beq.n	8002ac0 <set_max_day+0x64>
 8002ab8:	4b06      	ldr	r3, [pc, #24]	; (8002ad4 <set_max_day+0x78>)
 8002aba:	221d      	movs	r2, #29
 8002abc:	615a      	str	r2, [r3, #20]
		else                clock.time.day = 28;
		break;
 8002abe:	e002      	b.n	8002ac6 <set_max_day+0x6a>
		else                clock.time.day = 28;
 8002ac0:	4b04      	ldr	r3, [pc, #16]	; (8002ad4 <set_max_day+0x78>)
 8002ac2:	221c      	movs	r2, #28
 8002ac4:	615a      	str	r2, [r3, #20]
		break;
 8002ac6:	bf00      	nop
	}
}
 8002ac8:	bf00      	nop
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	20000034 	.word	0x20000034

08002ad8 <init_clock_config>:
extern Button button4;
extern Buzzer buzzer;
extern CLCD clcd;

void init_clock_config()
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0
	system.wait_milisecond = 0;
 8002adc:	4b05      	ldr	r3, [pc, #20]	; (8002af4 <init_clock_config+0x1c>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	601a      	str	r2, [r3, #0]
	clock_config.choose = SECOND;
 8002ae2:	4b05      	ldr	r3, [pc, #20]	; (8002af8 <init_clock_config+0x20>)
 8002ae4:	2205      	movs	r2, #5
 8002ae6:	701a      	strb	r2, [r3, #0]
}
 8002ae8:	bf00      	nop
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	20000000 	.word	0x20000000
 8002af8:	2000005c 	.word	0x2000005c

08002afc <show_clock_config>:

void show_clock_config()
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af02      	add	r7, sp, #8
	// display on CLCD
	sprintf(clcd.str1, "CLOCK %4d.%2d.%2d",
 8002b02:	4b1a      	ldr	r3, [pc, #104]	; (8002b6c <show_clock_config+0x70>)
 8002b04:	68da      	ldr	r2, [r3, #12]
 8002b06:	4b19      	ldr	r3, [pc, #100]	; (8002b6c <show_clock_config+0x70>)
 8002b08:	6919      	ldr	r1, [r3, #16]
 8002b0a:	4b18      	ldr	r3, [pc, #96]	; (8002b6c <show_clock_config+0x70>)
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	9300      	str	r3, [sp, #0]
 8002b10:	460b      	mov	r3, r1
 8002b12:	4917      	ldr	r1, [pc, #92]	; (8002b70 <show_clock_config+0x74>)
 8002b14:	4817      	ldr	r0, [pc, #92]	; (8002b74 <show_clock_config+0x78>)
 8002b16:	f003 f981 	bl	8005e1c <siprintf>
			clock.time.year,
			clock.time.month,
			clock.time.day);
	sprintf(clcd.str2, "SET     %2d:%2d:%2d",
 8002b1a:	4b14      	ldr	r3, [pc, #80]	; (8002b6c <show_clock_config+0x70>)
 8002b1c:	699a      	ldr	r2, [r3, #24]
 8002b1e:	4b13      	ldr	r3, [pc, #76]	; (8002b6c <show_clock_config+0x70>)
 8002b20:	69d9      	ldr	r1, [r3, #28]
 8002b22:	4b12      	ldr	r3, [pc, #72]	; (8002b6c <show_clock_config+0x70>)
 8002b24:	6a1b      	ldr	r3, [r3, #32]
 8002b26:	9300      	str	r3, [sp, #0]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	4913      	ldr	r1, [pc, #76]	; (8002b78 <show_clock_config+0x7c>)
 8002b2c:	4813      	ldr	r0, [pc, #76]	; (8002b7c <show_clock_config+0x80>)
 8002b2e:	f003 f975 	bl	8005e1c <siprintf>
			clock.time.hour,
			clock.time.minute,
			clock.time.second);

	blink_choose_clock_config_element();
 8002b32:	f000 f827 	bl	8002b84 <blink_choose_clock_config_element>
	CLCD_Puts(0, 0, clcd.str1);
 8002b36:	4a0f      	ldr	r2, [pc, #60]	; (8002b74 <show_clock_config+0x78>)
 8002b38:	2100      	movs	r1, #0
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	f7fe fc1a 	bl	8001374 <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 8002b40:	4a0e      	ldr	r2, [pc, #56]	; (8002b7c <show_clock_config+0x80>)
 8002b42:	2101      	movs	r1, #1
 8002b44:	2000      	movs	r0, #0
 8002b46:	f7fe fc15 	bl	8001374 <CLCD_Puts>

	// display on 7-seg
	show_7seg();
 8002b4a:	f7fe f9db 	bl	8000f04 <show_7seg>

	// if idle time over 30 seconds, return to clock mode
	if(system.wait_milisecond > 30000) {
 8002b4e:	4b0c      	ldr	r3, [pc, #48]	; (8002b80 <show_clock_config+0x84>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f247 5230 	movw	r2, #30000	; 0x7530
 8002b56:	4293      	cmp	r3, r2
 8002b58:	dd05      	ble.n	8002b66 <show_clock_config+0x6a>
		system.wait_milisecond = 0;
 8002b5a:	4b09      	ldr	r3, [pc, #36]	; (8002b80 <show_clock_config+0x84>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	601a      	str	r2, [r3, #0]
		system.mode = CLOCK;
 8002b60:	4b07      	ldr	r3, [pc, #28]	; (8002b80 <show_clock_config+0x84>)
 8002b62:	2201      	movs	r2, #1
 8002b64:	711a      	strb	r2, [r3, #4]
	}
}
 8002b66:	bf00      	nop
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	20000034 	.word	0x20000034
 8002b70:	080067f8 	.word	0x080067f8
 8002b74:	20000144 	.word	0x20000144
 8002b78:	0800680c 	.word	0x0800680c
 8002b7c:	20000154 	.word	0x20000154
 8002b80:	20000000 	.word	0x20000000

08002b84 <blink_choose_clock_config_element>:

void blink_choose_clock_config_element()
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
	if(system.wait_milisecond > 250 && !clock.point)
 8002b88:	4b28      	ldr	r3, [pc, #160]	; (8002c2c <blink_choose_clock_config_element+0xa8>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2bfa      	cmp	r3, #250	; 0xfa
 8002b8e:	dd47      	ble.n	8002c20 <blink_choose_clock_config_element+0x9c>
 8002b90:	4b27      	ldr	r3, [pc, #156]	; (8002c30 <blink_choose_clock_config_element+0xac>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d143      	bne.n	8002c20 <blink_choose_clock_config_element+0x9c>
	{
		switch(clock_config.choose)
 8002b98:	4b26      	ldr	r3, [pc, #152]	; (8002c34 <blink_choose_clock_config_element+0xb0>)
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	2b05      	cmp	r3, #5
 8002b9e:	d840      	bhi.n	8002c22 <blink_choose_clock_config_element+0x9e>
 8002ba0:	a201      	add	r2, pc, #4	; (adr r2, 8002ba8 <blink_choose_clock_config_element+0x24>)
 8002ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ba6:	bf00      	nop
 8002ba8:	08002bc1 	.word	0x08002bc1
 8002bac:	08002bdb 	.word	0x08002bdb
 8002bb0:	08002be9 	.word	0x08002be9
 8002bb4:	08002bf7 	.word	0x08002bf7
 8002bb8:	08002c05 	.word	0x08002c05
 8002bbc:	08002c13 	.word	0x08002c13
		{
		case YEAR:
			clcd.str1[6] = ' ';
 8002bc0:	4b1d      	ldr	r3, [pc, #116]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002bc2:	2220      	movs	r2, #32
 8002bc4:	719a      	strb	r2, [r3, #6]
			clcd.str1[7] = ' ';
 8002bc6:	4b1c      	ldr	r3, [pc, #112]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002bc8:	2220      	movs	r2, #32
 8002bca:	71da      	strb	r2, [r3, #7]
			clcd.str1[8] = ' ';
 8002bcc:	4b1a      	ldr	r3, [pc, #104]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002bce:	2220      	movs	r2, #32
 8002bd0:	721a      	strb	r2, [r3, #8]
			clcd.str1[9] = ' ';
 8002bd2:	4b19      	ldr	r3, [pc, #100]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002bd4:	2220      	movs	r2, #32
 8002bd6:	725a      	strb	r2, [r3, #9]
			break;
 8002bd8:	e023      	b.n	8002c22 <blink_choose_clock_config_element+0x9e>
		case MONTH:
			clcd.str1[11] = ' ';
 8002bda:	4b17      	ldr	r3, [pc, #92]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002bdc:	2220      	movs	r2, #32
 8002bde:	72da      	strb	r2, [r3, #11]
			clcd.str1[12] = ' ';
 8002be0:	4b15      	ldr	r3, [pc, #84]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002be2:	2220      	movs	r2, #32
 8002be4:	731a      	strb	r2, [r3, #12]
			break;
 8002be6:	e01c      	b.n	8002c22 <blink_choose_clock_config_element+0x9e>
		case DAY:
			clcd.str1[14] = ' ';
 8002be8:	4b13      	ldr	r3, [pc, #76]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002bea:	2220      	movs	r2, #32
 8002bec:	739a      	strb	r2, [r3, #14]
			clcd.str1[15] = ' ';
 8002bee:	4b12      	ldr	r3, [pc, #72]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002bf0:	2220      	movs	r2, #32
 8002bf2:	73da      	strb	r2, [r3, #15]
			break;
 8002bf4:	e015      	b.n	8002c22 <blink_choose_clock_config_element+0x9e>
		case HOUR:
			clcd.str2[8] = ' ';
 8002bf6:	4b10      	ldr	r3, [pc, #64]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	761a      	strb	r2, [r3, #24]
			clcd.str2[9] = ' ';
 8002bfc:	4b0e      	ldr	r3, [pc, #56]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002bfe:	2220      	movs	r2, #32
 8002c00:	765a      	strb	r2, [r3, #25]
			break;
 8002c02:	e00e      	b.n	8002c22 <blink_choose_clock_config_element+0x9e>
		case MINUTE:
			clcd.str2[11] = ' ';
 8002c04:	4b0c      	ldr	r3, [pc, #48]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002c06:	2220      	movs	r2, #32
 8002c08:	76da      	strb	r2, [r3, #27]
			clcd.str2[12] = ' ';
 8002c0a:	4b0b      	ldr	r3, [pc, #44]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002c0c:	2220      	movs	r2, #32
 8002c0e:	771a      	strb	r2, [r3, #28]
			break;
 8002c10:	e007      	b.n	8002c22 <blink_choose_clock_config_element+0x9e>
		case SECOND:
			clcd.str2[14] = ' ';
 8002c12:	4b09      	ldr	r3, [pc, #36]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002c14:	2220      	movs	r2, #32
 8002c16:	779a      	strb	r2, [r3, #30]
			clcd.str2[15] = ' ';
 8002c18:	4b07      	ldr	r3, [pc, #28]	; (8002c38 <blink_choose_clock_config_element+0xb4>)
 8002c1a:	2220      	movs	r2, #32
 8002c1c:	77da      	strb	r2, [r3, #31]
			break;
 8002c1e:	e000      	b.n	8002c22 <blink_choose_clock_config_element+0x9e>
		}
	}
 8002c20:	bf00      	nop
}
 8002c22:	bf00      	nop
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr
 8002c2c:	20000000 	.word	0x20000000
 8002c30:	20000034 	.word	0x20000034
 8002c34:	2000005c 	.word	0x2000005c
 8002c38:	20000144 	.word	0x20000144

08002c3c <clock_config_next_item>:

void clock_config_next_item()
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
	switch(clock_config.choose)
 8002c40:	4b18      	ldr	r3, [pc, #96]	; (8002ca4 <clock_config_next_item+0x68>)
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	2b05      	cmp	r3, #5
 8002c46:	d827      	bhi.n	8002c98 <clock_config_next_item+0x5c>
 8002c48:	a201      	add	r2, pc, #4	; (adr r2, 8002c50 <clock_config_next_item+0x14>)
 8002c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c4e:	bf00      	nop
 8002c50:	08002c91 	.word	0x08002c91
 8002c54:	08002c89 	.word	0x08002c89
 8002c58:	08002c81 	.word	0x08002c81
 8002c5c:	08002c79 	.word	0x08002c79
 8002c60:	08002c71 	.word	0x08002c71
 8002c64:	08002c69 	.word	0x08002c69
	{
	case SECOND: clock_config.choose = MINUTE; break;
 8002c68:	4b0e      	ldr	r3, [pc, #56]	; (8002ca4 <clock_config_next_item+0x68>)
 8002c6a:	2204      	movs	r2, #4
 8002c6c:	701a      	strb	r2, [r3, #0]
 8002c6e:	e013      	b.n	8002c98 <clock_config_next_item+0x5c>
	case MINUTE: clock_config.choose = HOUR;   break;
 8002c70:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <clock_config_next_item+0x68>)
 8002c72:	2203      	movs	r2, #3
 8002c74:	701a      	strb	r2, [r3, #0]
 8002c76:	e00f      	b.n	8002c98 <clock_config_next_item+0x5c>
	case HOUR:   clock_config.choose = DAY;    break;
 8002c78:	4b0a      	ldr	r3, [pc, #40]	; (8002ca4 <clock_config_next_item+0x68>)
 8002c7a:	2202      	movs	r2, #2
 8002c7c:	701a      	strb	r2, [r3, #0]
 8002c7e:	e00b      	b.n	8002c98 <clock_config_next_item+0x5c>
	case DAY:    clock_config.choose = MONTH;  break;
 8002c80:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <clock_config_next_item+0x68>)
 8002c82:	2201      	movs	r2, #1
 8002c84:	701a      	strb	r2, [r3, #0]
 8002c86:	e007      	b.n	8002c98 <clock_config_next_item+0x5c>
	case MONTH:  clock_config.choose = YEAR;   break;
 8002c88:	4b06      	ldr	r3, [pc, #24]	; (8002ca4 <clock_config_next_item+0x68>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	701a      	strb	r2, [r3, #0]
 8002c8e:	e003      	b.n	8002c98 <clock_config_next_item+0x5c>
	case YEAR:   clock_config.choose = SECOND; break;
 8002c90:	4b04      	ldr	r3, [pc, #16]	; (8002ca4 <clock_config_next_item+0x68>)
 8002c92:	2205      	movs	r2, #5
 8002c94:	701a      	strb	r2, [r3, #0]
 8002c96:	bf00      	nop
	}
}
 8002c98:	bf00      	nop
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	2000005c 	.word	0x2000005c

08002ca8 <clock_config_increase_once>:

void clock_config_increase_once()
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
	switch(clock_config.choose)
 8002cac:	4b35      	ldr	r3, [pc, #212]	; (8002d84 <clock_config_increase_once+0xdc>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b05      	cmp	r3, #5
 8002cb2:	d864      	bhi.n	8002d7e <clock_config_increase_once+0xd6>
 8002cb4:	a201      	add	r2, pc, #4	; (adr r2, 8002cbc <clock_config_increase_once+0x14>)
 8002cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cba:	bf00      	nop
 8002cbc:	08002d51 	.word	0x08002d51
 8002cc0:	08002d33 	.word	0x08002d33
 8002cc4:	08002d17 	.word	0x08002d17
 8002cc8:	08002cfd 	.word	0x08002cfd
 8002ccc:	08002ce3 	.word	0x08002ce3
 8002cd0:	08002cd5 	.word	0x08002cd5
	{
	case SECOND:
		clock.time.milisecond = 0;
 8002cd4:	4b2c      	ldr	r3, [pc, #176]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	625a      	str	r2, [r3, #36]	; 0x24
		clock.time.second = 0;
 8002cda:	4b2b      	ldr	r3, [pc, #172]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	621a      	str	r2, [r3, #32]
		break;
 8002ce0:	e04d      	b.n	8002d7e <clock_config_increase_once+0xd6>

	case MINUTE:
		clock.time.minute++;
 8002ce2:	4b29      	ldr	r3, [pc, #164]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	4a27      	ldr	r2, [pc, #156]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002cea:	61d3      	str	r3, [r2, #28]
		if(clock.time.minute >= 60) clock.time.minute = 0;
 8002cec:	4b26      	ldr	r3, [pc, #152]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002cee:	69db      	ldr	r3, [r3, #28]
 8002cf0:	2b3b      	cmp	r3, #59	; 0x3b
 8002cf2:	dd3f      	ble.n	8002d74 <clock_config_increase_once+0xcc>
 8002cf4:	4b24      	ldr	r3, [pc, #144]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	61da      	str	r2, [r3, #28]
		break;
 8002cfa:	e03b      	b.n	8002d74 <clock_config_increase_once+0xcc>

	case HOUR:
		clock.time.hour++;
 8002cfc:	4b22      	ldr	r3, [pc, #136]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	3301      	adds	r3, #1
 8002d02:	4a21      	ldr	r2, [pc, #132]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d04:	6193      	str	r3, [r2, #24]
		if(clock.time.hour >= 24) clock.time.hour = 0;
 8002d06:	4b20      	ldr	r3, [pc, #128]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	2b17      	cmp	r3, #23
 8002d0c:	dd34      	ble.n	8002d78 <clock_config_increase_once+0xd0>
 8002d0e:	4b1e      	ldr	r3, [pc, #120]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	619a      	str	r2, [r3, #24]
		break;
 8002d14:	e030      	b.n	8002d78 <clock_config_increase_once+0xd0>

	case DAY:
		clock.time.day++;
 8002d16:	4b1c      	ldr	r3, [pc, #112]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	4a1a      	ldr	r2, [pc, #104]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d1e:	6153      	str	r3, [r2, #20]
		if(check_day_reach_end()) clock.time.day = 1;
 8002d20:	f7ff fdf4 	bl	800290c <check_day_reach_end>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d028      	beq.n	8002d7c <clock_config_increase_once+0xd4>
 8002d2a:	4b17      	ldr	r3, [pc, #92]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	615a      	str	r2, [r3, #20]
		break;
 8002d30:	e024      	b.n	8002d7c <clock_config_increase_once+0xd4>

	case MONTH:
		clock.time.month++;
 8002d32:	4b15      	ldr	r3, [pc, #84]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	3301      	adds	r3, #1
 8002d38:	4a13      	ldr	r2, [pc, #76]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d3a:	6113      	str	r3, [r2, #16]
		if(clock.time.month >= 13) clock.time.month = 1;
 8002d3c:	4b12      	ldr	r3, [pc, #72]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	2b0c      	cmp	r3, #12
 8002d42:	dd02      	ble.n	8002d4a <clock_config_increase_once+0xa2>
 8002d44:	4b10      	ldr	r3, [pc, #64]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d46:	2201      	movs	r2, #1
 8002d48:	611a      	str	r2, [r3, #16]

		adjust_to_max_day();
 8002d4a:	f000 f8cf 	bl	8002eec <adjust_to_max_day>
		break;
 8002d4e:	e016      	b.n	8002d7e <clock_config_increase_once+0xd6>

	case YEAR:
		clock.time.year++;
 8002d50:	4b0d      	ldr	r3, [pc, #52]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	3301      	adds	r3, #1
 8002d56:	4a0c      	ldr	r2, [pc, #48]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d58:	60d3      	str	r3, [r2, #12]
		if(clock.time.year > 9999) clock.time.year = 9999;
 8002d5a:	4b0b      	ldr	r3, [pc, #44]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	f242 720f 	movw	r2, #9999	; 0x270f
 8002d62:	4293      	cmp	r3, r2
 8002d64:	dd03      	ble.n	8002d6e <clock_config_increase_once+0xc6>
 8002d66:	4b08      	ldr	r3, [pc, #32]	; (8002d88 <clock_config_increase_once+0xe0>)
 8002d68:	f242 720f 	movw	r2, #9999	; 0x270f
 8002d6c:	60da      	str	r2, [r3, #12]

		adjust_to_max_day();
 8002d6e:	f000 f8bd 	bl	8002eec <adjust_to_max_day>
		break;
 8002d72:	e004      	b.n	8002d7e <clock_config_increase_once+0xd6>
		break;
 8002d74:	bf00      	nop
 8002d76:	e002      	b.n	8002d7e <clock_config_increase_once+0xd6>
		break;
 8002d78:	bf00      	nop
 8002d7a:	e000      	b.n	8002d7e <clock_config_increase_once+0xd6>
		break;
 8002d7c:	bf00      	nop
	}
}
 8002d7e:	bf00      	nop
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	2000005c 	.word	0x2000005c
 8002d88:	20000034 	.word	0x20000034

08002d8c <clock_config_decrease_once>:

void clock_config_decrease_once()
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
	switch(clock_config.choose)
 8002d90:	4b34      	ldr	r3, [pc, #208]	; (8002e64 <clock_config_decrease_once+0xd8>)
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	2b05      	cmp	r3, #5
 8002d96:	d862      	bhi.n	8002e5e <clock_config_decrease_once+0xd2>
 8002d98:	a201      	add	r2, pc, #4	; (adr r2, 8002da0 <clock_config_decrease_once+0x14>)
 8002d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d9e:	bf00      	nop
 8002da0:	08002e31 	.word	0x08002e31
 8002da4:	08002e13 	.word	0x08002e13
 8002da8:	08002dfb 	.word	0x08002dfb
 8002dac:	08002de1 	.word	0x08002de1
 8002db0:	08002dc7 	.word	0x08002dc7
 8002db4:	08002db9 	.word	0x08002db9
	{
	case SECOND:
		clock.time.milisecond = 0;
 8002db8:	4b2b      	ldr	r3, [pc, #172]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	625a      	str	r2, [r3, #36]	; 0x24
		clock.time.second = 0;
 8002dbe:	4b2a      	ldr	r3, [pc, #168]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	621a      	str	r2, [r3, #32]
		break;
 8002dc4:	e04b      	b.n	8002e5e <clock_config_decrease_once+0xd2>

	case MINUTE:
		clock.time.minute--;
 8002dc6:	4b28      	ldr	r3, [pc, #160]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	4a26      	ldr	r2, [pc, #152]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002dce:	61d3      	str	r3, [r2, #28]
		if(clock.time.minute < 0) clock.time.minute = 59;
 8002dd0:	4b25      	ldr	r3, [pc, #148]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002dd2:	69db      	ldr	r3, [r3, #28]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	da3d      	bge.n	8002e54 <clock_config_decrease_once+0xc8>
 8002dd8:	4b23      	ldr	r3, [pc, #140]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002dda:	223b      	movs	r2, #59	; 0x3b
 8002ddc:	61da      	str	r2, [r3, #28]
		break;
 8002dde:	e039      	b.n	8002e54 <clock_config_decrease_once+0xc8>

	case HOUR:
		clock.time.hour--;
 8002de0:	4b21      	ldr	r3, [pc, #132]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	3b01      	subs	r3, #1
 8002de6:	4a20      	ldr	r2, [pc, #128]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002de8:	6193      	str	r3, [r2, #24]
		if(clock.time.hour < 0) clock.time.hour = 23;
 8002dea:	4b1f      	ldr	r3, [pc, #124]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	da32      	bge.n	8002e58 <clock_config_decrease_once+0xcc>
 8002df2:	4b1d      	ldr	r3, [pc, #116]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002df4:	2217      	movs	r2, #23
 8002df6:	619a      	str	r2, [r3, #24]
		break;
 8002df8:	e02e      	b.n	8002e58 <clock_config_decrease_once+0xcc>

	case DAY:
		clock.time.day--;
 8002dfa:	4b1b      	ldr	r3, [pc, #108]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	4a19      	ldr	r2, [pc, #100]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002e02:	6153      	str	r3, [r2, #20]
		if(clock.time.day < 1) set_max_day();
 8002e04:	4b18      	ldr	r3, [pc, #96]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002e06:	695b      	ldr	r3, [r3, #20]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	dc27      	bgt.n	8002e5c <clock_config_decrease_once+0xd0>
 8002e0c:	f7ff fe26 	bl	8002a5c <set_max_day>
		break;
 8002e10:	e024      	b.n	8002e5c <clock_config_decrease_once+0xd0>

	case MONTH:
		clock.time.month--;
 8002e12:	4b15      	ldr	r3, [pc, #84]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	3b01      	subs	r3, #1
 8002e18:	4a13      	ldr	r2, [pc, #76]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002e1a:	6113      	str	r3, [r2, #16]
		if(clock.time.month < 1) clock.time.month = 12;
 8002e1c:	4b12      	ldr	r3, [pc, #72]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002e1e:	691b      	ldr	r3, [r3, #16]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	dc02      	bgt.n	8002e2a <clock_config_decrease_once+0x9e>
 8002e24:	4b10      	ldr	r3, [pc, #64]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002e26:	220c      	movs	r2, #12
 8002e28:	611a      	str	r2, [r3, #16]

		adjust_to_max_day();
 8002e2a:	f000 f85f 	bl	8002eec <adjust_to_max_day>
		break;
 8002e2e:	e016      	b.n	8002e5e <clock_config_decrease_once+0xd2>

	case YEAR:
		clock.time.year--;
 8002e30:	4b0d      	ldr	r3, [pc, #52]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	3b01      	subs	r3, #1
 8002e36:	4a0c      	ldr	r2, [pc, #48]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002e38:	60d3      	str	r3, [r2, #12]
		if(clock.time.year < 1900) clock.time.year = 1900;
 8002e3a:	4b0b      	ldr	r3, [pc, #44]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f240 726b 	movw	r2, #1899	; 0x76b
 8002e42:	4293      	cmp	r3, r2
 8002e44:	dc03      	bgt.n	8002e4e <clock_config_decrease_once+0xc2>
 8002e46:	4b08      	ldr	r3, [pc, #32]	; (8002e68 <clock_config_decrease_once+0xdc>)
 8002e48:	f240 726c 	movw	r2, #1900	; 0x76c
 8002e4c:	60da      	str	r2, [r3, #12]

		adjust_to_max_day();
 8002e4e:	f000 f84d 	bl	8002eec <adjust_to_max_day>
		break;
 8002e52:	e004      	b.n	8002e5e <clock_config_decrease_once+0xd2>
		break;
 8002e54:	bf00      	nop
 8002e56:	e002      	b.n	8002e5e <clock_config_decrease_once+0xd2>
		break;
 8002e58:	bf00      	nop
 8002e5a:	e000      	b.n	8002e5e <clock_config_decrease_once+0xd2>
		break;
 8002e5c:	bf00      	nop
	}
}
 8002e5e:	bf00      	nop
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	2000005c 	.word	0x2000005c
 8002e68:	20000034 	.word	0x20000034

08002e6c <clock_config_increase_continuous_150ms>:

void clock_config_increase_continuous_150ms()
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
	if(button3.repeating_milisecond >= 150)
 8002e70:	4b05      	ldr	r3, [pc, #20]	; (8002e88 <clock_config_increase_continuous_150ms+0x1c>)
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	2b95      	cmp	r3, #149	; 0x95
 8002e76:	dd04      	ble.n	8002e82 <clock_config_increase_continuous_150ms+0x16>
	{
		button3.repeating_milisecond = 0;
 8002e78:	4b03      	ldr	r3, [pc, #12]	; (8002e88 <clock_config_increase_continuous_150ms+0x1c>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	609a      	str	r2, [r3, #8]
		clock_config_increase_once();
 8002e7e:	f7ff ff13 	bl	8002ca8 <clock_config_increase_once>
	}
}
 8002e82:	bf00      	nop
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	20000220 	.word	0x20000220

08002e8c <clock_config_increase_continuous_20ms>:

void clock_config_increase_continuous_20ms()
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0
	if(button3.repeating_milisecond >= 20)
 8002e90:	4b05      	ldr	r3, [pc, #20]	; (8002ea8 <clock_config_increase_continuous_20ms+0x1c>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	2b13      	cmp	r3, #19
 8002e96:	dd04      	ble.n	8002ea2 <clock_config_increase_continuous_20ms+0x16>
	{
		button3.repeating_milisecond = 0;
 8002e98:	4b03      	ldr	r3, [pc, #12]	; (8002ea8 <clock_config_increase_continuous_20ms+0x1c>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	609a      	str	r2, [r3, #8]
		clock_config_increase_once();
 8002e9e:	f7ff ff03 	bl	8002ca8 <clock_config_increase_once>
	}
}
 8002ea2:	bf00      	nop
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	20000220 	.word	0x20000220

08002eac <clock_config_decrease_continuous_150ms>:

void clock_config_decrease_continuous_150ms()
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
	if(button4.repeating_milisecond >= 150)
 8002eb0:	4b05      	ldr	r3, [pc, #20]	; (8002ec8 <clock_config_decrease_continuous_150ms+0x1c>)
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	2b95      	cmp	r3, #149	; 0x95
 8002eb6:	dd04      	ble.n	8002ec2 <clock_config_decrease_continuous_150ms+0x16>
	{
		button4.repeating_milisecond = 0;
 8002eb8:	4b03      	ldr	r3, [pc, #12]	; (8002ec8 <clock_config_decrease_continuous_150ms+0x1c>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	609a      	str	r2, [r3, #8]
		clock_config_decrease_once();
 8002ebe:	f7ff ff65 	bl	8002d8c <clock_config_decrease_once>
	}
}
 8002ec2:	bf00      	nop
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000230 	.word	0x20000230

08002ecc <clock_config_decrease_continuous_20ms>:

void clock_config_decrease_continuous_20ms()
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
	if(button4.repeating_milisecond >= 20)
 8002ed0:	4b05      	ldr	r3, [pc, #20]	; (8002ee8 <clock_config_decrease_continuous_20ms+0x1c>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	2b13      	cmp	r3, #19
 8002ed6:	dd04      	ble.n	8002ee2 <clock_config_decrease_continuous_20ms+0x16>
	{
		button4.repeating_milisecond = 0;
 8002ed8:	4b03      	ldr	r3, [pc, #12]	; (8002ee8 <clock_config_decrease_continuous_20ms+0x1c>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	609a      	str	r2, [r3, #8]
		clock_config_decrease_once();
 8002ede:	f7ff ff55 	bl	8002d8c <clock_config_decrease_once>
	}
}
 8002ee2:	bf00      	nop
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	20000230 	.word	0x20000230

08002eec <adjust_to_max_day>:

void adjust_to_max_day()
{
 8002eec:	b5b0      	push	{r4, r5, r7, lr}
 8002eee:	b08e      	sub	sp, #56	; 0x38
 8002ef0:	af00      	add	r7, sp, #0
	int max_day[13] = {-1, 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}; // index 1 = month 1
 8002ef2:	4b15      	ldr	r3, [pc, #84]	; (8002f48 <adjust_to_max_day+0x5c>)
 8002ef4:	1d3c      	adds	r4, r7, #4
 8002ef6:	461d      	mov	r5, r3
 8002ef8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002efa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002efc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002efe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f04:	682b      	ldr	r3, [r5, #0]
 8002f06:	6023      	str	r3, [r4, #0]

	check_leap_year();
 8002f08:	f7ff fd50 	bl	80029ac <check_leap_year>
	if(clock.leap_year) max_day[2] = 29;
 8002f0c:	4b0f      	ldr	r3, [pc, #60]	; (8002f4c <adjust_to_max_day+0x60>)
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d001      	beq.n	8002f18 <adjust_to_max_day+0x2c>
 8002f14:	231d      	movs	r3, #29
 8002f16:	60fb      	str	r3, [r7, #12]

	if(clock.time.day > max_day[clock.time.month])
 8002f18:	4b0c      	ldr	r3, [pc, #48]	; (8002f4c <adjust_to_max_day+0x60>)
 8002f1a:	695a      	ldr	r2, [r3, #20]
 8002f1c:	4b0b      	ldr	r3, [pc, #44]	; (8002f4c <adjust_to_max_day+0x60>)
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	3338      	adds	r3, #56	; 0x38
 8002f24:	443b      	add	r3, r7
 8002f26:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	dd08      	ble.n	8002f40 <adjust_to_max_day+0x54>
	   clock.time.day = max_day[clock.time.month];
 8002f2e:	4b07      	ldr	r3, [pc, #28]	; (8002f4c <adjust_to_max_day+0x60>)
 8002f30:	691b      	ldr	r3, [r3, #16]
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	3338      	adds	r3, #56	; 0x38
 8002f36:	443b      	add	r3, r7
 8002f38:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8002f3c:	4a03      	ldr	r2, [pc, #12]	; (8002f4c <adjust_to_max_day+0x60>)
 8002f3e:	6153      	str	r3, [r2, #20]
}
 8002f40:	bf00      	nop
 8002f42:	3738      	adds	r7, #56	; 0x38
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bdb0      	pop	{r4, r5, r7, pc}
 8002f48:	08006820 	.word	0x08006820
 8002f4c:	20000034 	.word	0x20000034

08002f50 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08c      	sub	sp, #48	; 0x30
 8002f54:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f56:	f107 031c 	add.w	r3, r7, #28
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	605a      	str	r2, [r3, #4]
 8002f60:	609a      	str	r2, [r3, #8]
 8002f62:	60da      	str	r2, [r3, #12]
 8002f64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	61bb      	str	r3, [r7, #24]
 8002f6a:	4b72      	ldr	r3, [pc, #456]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	4a71      	ldr	r2, [pc, #452]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002f70:	f043 0310 	orr.w	r3, r3, #16
 8002f74:	6313      	str	r3, [r2, #48]	; 0x30
 8002f76:	4b6f      	ldr	r3, [pc, #444]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7a:	f003 0310 	and.w	r3, r3, #16
 8002f7e:	61bb      	str	r3, [r7, #24]
 8002f80:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f82:	2300      	movs	r3, #0
 8002f84:	617b      	str	r3, [r7, #20]
 8002f86:	4b6b      	ldr	r3, [pc, #428]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8a:	4a6a      	ldr	r2, [pc, #424]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002f8c:	f043 0304 	orr.w	r3, r3, #4
 8002f90:	6313      	str	r3, [r2, #48]	; 0x30
 8002f92:	4b68      	ldr	r3, [pc, #416]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f96:	f003 0304 	and.w	r3, r3, #4
 8002f9a:	617b      	str	r3, [r7, #20]
 8002f9c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	613b      	str	r3, [r7, #16]
 8002fa2:	4b64      	ldr	r3, [pc, #400]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa6:	4a63      	ldr	r2, [pc, #396]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002fa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fac:	6313      	str	r3, [r2, #48]	; 0x30
 8002fae:	4b61      	ldr	r3, [pc, #388]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fb6:	613b      	str	r3, [r7, #16]
 8002fb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fba:	2300      	movs	r3, #0
 8002fbc:	60fb      	str	r3, [r7, #12]
 8002fbe:	4b5d      	ldr	r3, [pc, #372]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	4a5c      	ldr	r2, [pc, #368]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002fc4:	f043 0301 	orr.w	r3, r3, #1
 8002fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fca:	4b5a      	ldr	r3, [pc, #360]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	60fb      	str	r3, [r7, #12]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	60bb      	str	r3, [r7, #8]
 8002fda:	4b56      	ldr	r3, [pc, #344]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	4a55      	ldr	r2, [pc, #340]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002fe0:	f043 0302 	orr.w	r3, r3, #2
 8002fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe6:	4b53      	ldr	r3, [pc, #332]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	60bb      	str	r3, [r7, #8]
 8002ff0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	607b      	str	r3, [r7, #4]
 8002ff6:	4b4f      	ldr	r3, [pc, #316]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffa:	4a4e      	ldr	r2, [pc, #312]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8002ffc:	f043 0308 	orr.w	r3, r3, #8
 8003000:	6313      	str	r3, [r2, #48]	; 0x30
 8003002:	4b4c      	ldr	r3, [pc, #304]	; (8003134 <MX_GPIO_Init+0x1e4>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003006:	f003 0308 	and.w	r3, r3, #8
 800300a:	607b      	str	r3, [r7, #4]
 800300c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800300e:	2200      	movs	r2, #0
 8003010:	21f7      	movs	r1, #247	; 0xf7
 8003012:	4849      	ldr	r0, [pc, #292]	; (8003138 <MX_GPIO_Init+0x1e8>)
 8003014:	f001 f98e 	bl	8004334 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8003018:	2200      	movs	r2, #0
 800301a:	2121      	movs	r1, #33	; 0x21
 800301c:	4847      	ldr	r0, [pc, #284]	; (800313c <MX_GPIO_Init+0x1ec>)
 800301e:	f001 f989 	bl	8004334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8003022:	2200      	movs	r2, #0
 8003024:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8003028:	4845      	ldr	r0, [pc, #276]	; (8003140 <MX_GPIO_Init+0x1f0>)
 800302a:	f001 f983 	bl	8004334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800302e:	2200      	movs	r2, #0
 8003030:	2140      	movs	r1, #64	; 0x40
 8003032:	4844      	ldr	r0, [pc, #272]	; (8003144 <MX_GPIO_Init+0x1f4>)
 8003034:	f001 f97e 	bl	8004334 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8003038:	23f7      	movs	r3, #247	; 0xf7
 800303a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800303c:	2301      	movs	r3, #1
 800303e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003040:	2300      	movs	r3, #0
 8003042:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003044:	2300      	movs	r3, #0
 8003046:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003048:	f107 031c 	add.w	r3, r7, #28
 800304c:	4619      	mov	r1, r3
 800304e:	483a      	ldr	r0, [pc, #232]	; (8003138 <MX_GPIO_Init+0x1e8>)
 8003050:	f000 ffbc 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003054:	2308      	movs	r3, #8
 8003056:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003058:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800305c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800305e:	2300      	movs	r3, #0
 8003060:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003062:	f107 031c 	add.w	r3, r7, #28
 8003066:	4619      	mov	r1, r3
 8003068:	4833      	ldr	r0, [pc, #204]	; (8003138 <MX_GPIO_Init+0x1e8>)
 800306a:	f000 ffaf 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800306e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003072:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003074:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003078:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307a:	2300      	movs	r3, #0
 800307c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800307e:	f107 031c 	add.w	r3, r7, #28
 8003082:	4619      	mov	r1, r3
 8003084:	482f      	ldr	r0, [pc, #188]	; (8003144 <MX_GPIO_Init+0x1f4>)
 8003086:	f000 ffa1 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 800308a:	2321      	movs	r3, #33	; 0x21
 800308c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800308e:	2301      	movs	r3, #1
 8003090:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003092:	2300      	movs	r3, #0
 8003094:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003096:	2300      	movs	r3, #0
 8003098:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800309a:	f107 031c 	add.w	r3, r7, #28
 800309e:	4619      	mov	r1, r3
 80030a0:	4826      	ldr	r0, [pc, #152]	; (800313c <MX_GPIO_Init+0x1ec>)
 80030a2:	f000 ff93 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 80030a6:	f44f 6382 	mov.w	r3, #1040	; 0x410
 80030aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80030ac:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80030b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b2:	2300      	movs	r3, #0
 80030b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030b6:	f107 031c 	add.w	r3, r7, #28
 80030ba:	4619      	mov	r1, r3
 80030bc:	4820      	ldr	r0, [pc, #128]	; (8003140 <MX_GPIO_Init+0x1f0>)
 80030be:	f000 ff85 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80030c2:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80030c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030c8:	2301      	movs	r3, #1
 80030ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030cc:	2300      	movs	r3, #0
 80030ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d0:	2300      	movs	r3, #0
 80030d2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030d4:	f107 031c 	add.w	r3, r7, #28
 80030d8:	4619      	mov	r1, r3
 80030da:	4819      	ldr	r0, [pc, #100]	; (8003140 <MX_GPIO_Init+0x1f0>)
 80030dc:	f000 ff76 	bl	8003fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80030e0:	2340      	movs	r3, #64	; 0x40
 80030e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030e4:	2301      	movs	r3, #1
 80030e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e8:	2300      	movs	r3, #0
 80030ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ec:	2300      	movs	r3, #0
 80030ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030f0:	f107 031c 	add.w	r3, r7, #28
 80030f4:	4619      	mov	r1, r3
 80030f6:	4813      	ldr	r0, [pc, #76]	; (8003144 <MX_GPIO_Init+0x1f4>)
 80030f8:	f000 ff68 	bl	8003fcc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80030fc:	2200      	movs	r2, #0
 80030fe:	2100      	movs	r1, #0
 8003100:	2009      	movs	r0, #9
 8003102:	f000 ff2c 	bl	8003f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003106:	2009      	movs	r0, #9
 8003108:	f000 ff45 	bl	8003f96 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800310c:	2200      	movs	r2, #0
 800310e:	2100      	movs	r1, #0
 8003110:	200a      	movs	r0, #10
 8003112:	f000 ff24 	bl	8003f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003116:	200a      	movs	r0, #10
 8003118:	f000 ff3d 	bl	8003f96 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800311c:	2200      	movs	r2, #0
 800311e:	2100      	movs	r1, #0
 8003120:	2028      	movs	r0, #40	; 0x28
 8003122:	f000 ff1c 	bl	8003f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003126:	2028      	movs	r0, #40	; 0x28
 8003128:	f000 ff35 	bl	8003f96 <HAL_NVIC_EnableIRQ>

}
 800312c:	bf00      	nop
 800312e:	3730      	adds	r7, #48	; 0x30
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	40023800 	.word	0x40023800
 8003138:	40021000 	.word	0x40021000
 800313c:	40020400 	.word	0x40020400
 8003140:	40020c00 	.word	0x40020c00
 8003144:	40020800 	.word	0x40020800

08003148 <lap_measure>:
extern Stopwatch stopwatch;
extern CLCD clcd;

/* lap   */
void lap_measure()
{
 8003148:	b5b0      	push	{r4, r5, r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af04      	add	r7, sp, #16
	// lap 9    .
	if(lap.count == 9) sprintf(clcd.str2, "LAP FULL(9/9)   ");
 800314e:	4b35      	ldr	r3, [pc, #212]	; (8003224 <lap_measure+0xdc>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2b09      	cmp	r3, #9
 8003154:	d104      	bne.n	8003160 <lap_measure+0x18>
 8003156:	4934      	ldr	r1, [pc, #208]	; (8003228 <lap_measure+0xe0>)
 8003158:	4834      	ldr	r0, [pc, #208]	; (800322c <lap_measure+0xe4>)
 800315a:	f002 fe5f 	bl	8005e1c <siprintf>
 800315e:	e052      	b.n	8003206 <lap_measure+0xbe>

	// lap 9  lap .
	else
	{
		// lap   stopwatch  .
		lap.record[lap.count].hour = stopwatch.time.hour;
 8003160:	4b30      	ldr	r3, [pc, #192]	; (8003224 <lap_measure+0xdc>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a32      	ldr	r2, [pc, #200]	; (8003230 <lap_measure+0xe8>)
 8003166:	6852      	ldr	r2, [r2, #4]
 8003168:	492e      	ldr	r1, [pc, #184]	; (8003224 <lap_measure+0xdc>)
 800316a:	011b      	lsls	r3, r3, #4
 800316c:	440b      	add	r3, r1
 800316e:	3308      	adds	r3, #8
 8003170:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].minute = stopwatch.time.minute;
 8003172:	4b2c      	ldr	r3, [pc, #176]	; (8003224 <lap_measure+0xdc>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a2e      	ldr	r2, [pc, #184]	; (8003230 <lap_measure+0xe8>)
 8003178:	6892      	ldr	r2, [r2, #8]
 800317a:	492a      	ldr	r1, [pc, #168]	; (8003224 <lap_measure+0xdc>)
 800317c:	011b      	lsls	r3, r3, #4
 800317e:	440b      	add	r3, r1
 8003180:	330c      	adds	r3, #12
 8003182:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].second = stopwatch.time.second;
 8003184:	4b27      	ldr	r3, [pc, #156]	; (8003224 <lap_measure+0xdc>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a29      	ldr	r2, [pc, #164]	; (8003230 <lap_measure+0xe8>)
 800318a:	68d2      	ldr	r2, [r2, #12]
 800318c:	4925      	ldr	r1, [pc, #148]	; (8003224 <lap_measure+0xdc>)
 800318e:	3301      	adds	r3, #1
 8003190:	011b      	lsls	r3, r3, #4
 8003192:	440b      	add	r3, r1
 8003194:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].milisecond = stopwatch.time.milisecond;
 8003196:	4b23      	ldr	r3, [pc, #140]	; (8003224 <lap_measure+0xdc>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a25      	ldr	r2, [pc, #148]	; (8003230 <lap_measure+0xe8>)
 800319c:	6912      	ldr	r2, [r2, #16]
 800319e:	4921      	ldr	r1, [pc, #132]	; (8003224 <lap_measure+0xdc>)
 80031a0:	3301      	adds	r3, #1
 80031a2:	011b      	lsls	r3, r3, #4
 80031a4:	440b      	add	r3, r1
 80031a6:	3304      	adds	r3, #4
 80031a8:	601a      	str	r2, [r3, #0]

		// lap  string .
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
				lap.count + 1,
 80031aa:	4b1e      	ldr	r3, [pc, #120]	; (8003224 <lap_measure+0xdc>)
 80031ac:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80031ae:	1c58      	adds	r0, r3, #1
				lap.record[lap.count].hour,
 80031b0:	4b1c      	ldr	r3, [pc, #112]	; (8003224 <lap_measure+0xdc>)
 80031b2:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80031b4:	4a1b      	ldr	r2, [pc, #108]	; (8003224 <lap_measure+0xdc>)
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	4413      	add	r3, r2
 80031ba:	3308      	adds	r3, #8
 80031bc:	681c      	ldr	r4, [r3, #0]
				lap.record[lap.count].minute,
 80031be:	4b19      	ldr	r3, [pc, #100]	; (8003224 <lap_measure+0xdc>)
 80031c0:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80031c2:	4a18      	ldr	r2, [pc, #96]	; (8003224 <lap_measure+0xdc>)
 80031c4:	011b      	lsls	r3, r3, #4
 80031c6:	4413      	add	r3, r2
 80031c8:	330c      	adds	r3, #12
 80031ca:	681b      	ldr	r3, [r3, #0]
				lap.record[lap.count].second,
 80031cc:	4a15      	ldr	r2, [pc, #84]	; (8003224 <lap_measure+0xdc>)
 80031ce:	6812      	ldr	r2, [r2, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80031d0:	4914      	ldr	r1, [pc, #80]	; (8003224 <lap_measure+0xdc>)
 80031d2:	3201      	adds	r2, #1
 80031d4:	0112      	lsls	r2, r2, #4
 80031d6:	440a      	add	r2, r1
 80031d8:	6812      	ldr	r2, [r2, #0]
				lap.record[lap.count].milisecond);
 80031da:	4912      	ldr	r1, [pc, #72]	; (8003224 <lap_measure+0xdc>)
 80031dc:	6809      	ldr	r1, [r1, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80031de:	4d11      	ldr	r5, [pc, #68]	; (8003224 <lap_measure+0xdc>)
 80031e0:	3101      	adds	r1, #1
 80031e2:	0109      	lsls	r1, r1, #4
 80031e4:	4429      	add	r1, r5
 80031e6:	3104      	adds	r1, #4
 80031e8:	6809      	ldr	r1, [r1, #0]
 80031ea:	9102      	str	r1, [sp, #8]
 80031ec:	9201      	str	r2, [sp, #4]
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	4623      	mov	r3, r4
 80031f2:	4602      	mov	r2, r0
 80031f4:	490f      	ldr	r1, [pc, #60]	; (8003234 <lap_measure+0xec>)
 80031f6:	480d      	ldr	r0, [pc, #52]	; (800322c <lap_measure+0xe4>)
 80031f8:	f002 fe10 	bl	8005e1c <siprintf>

		// lap  1 .
		lap.count++;
 80031fc:	4b09      	ldr	r3, [pc, #36]	; (8003224 <lap_measure+0xdc>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	3301      	adds	r3, #1
 8003202:	4a08      	ldr	r2, [pc, #32]	; (8003224 <lap_measure+0xdc>)
 8003204:	6013      	str	r3, [r2, #0]
	}

	// CLCD lap  .
	CLCD_Puts(0, 1, clcd.str2);
 8003206:	4a09      	ldr	r2, [pc, #36]	; (800322c <lap_measure+0xe4>)
 8003208:	2101      	movs	r1, #1
 800320a:	2000      	movs	r0, #0
 800320c:	f7fe f8b2 	bl	8001374 <CLCD_Puts>

	//   lap   ,     .
	lap.show_num = 0;
 8003210:	4b04      	ldr	r3, [pc, #16]	; (8003224 <lap_measure+0xdc>)
 8003212:	2200      	movs	r2, #0
 8003214:	605a      	str	r2, [r3, #4]

	//    lap     .
	lap.state = READY;
 8003216:	4b03      	ldr	r3, [pc, #12]	; (8003224 <lap_measure+0xdc>)
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 800321e:	bf00      	nop
 8003220:	46bd      	mov	sp, r7
 8003222:	bdb0      	pop	{r4, r5, r7, pc}
 8003224:	20000164 	.word	0x20000164
 8003228:	08006854 	.word	0x08006854
 800322c:	20000154 	.word	0x20000154
 8003230:	2000000c 	.word	0x2000000c
 8003234:	08006868 	.word	0x08006868

08003238 <lap_display_record>:


/*  lap   */
void lap_display_record()
{
 8003238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800323a:	b085      	sub	sp, #20
 800323c:	af04      	add	r7, sp, #16
	//  lap ,  .
	if(lap.count == 0) sprintf(clcd.str2, "NO LAP          ");
 800323e:	4b28      	ldr	r3, [pc, #160]	; (80032e0 <lap_display_record+0xa8>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d104      	bne.n	8003250 <lap_display_record+0x18>
 8003246:	4927      	ldr	r1, [pc, #156]	; (80032e4 <lap_display_record+0xac>)
 8003248:	4827      	ldr	r0, [pc, #156]	; (80032e8 <lap_display_record+0xb0>)
 800324a:	f002 fde7 	bl	8005e1c <siprintf>
 800324e:	e039      	b.n	80032c4 <lap_display_record+0x8c>

	//  lap ,   lap  .
	else
	{
		//  lap  ,   lap .
		if(lap.show_num == lap.count) lap.show_num = 0;
 8003250:	4b23      	ldr	r3, [pc, #140]	; (80032e0 <lap_display_record+0xa8>)
 8003252:	685a      	ldr	r2, [r3, #4]
 8003254:	4b22      	ldr	r3, [pc, #136]	; (80032e0 <lap_display_record+0xa8>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	429a      	cmp	r2, r3
 800325a:	d102      	bne.n	8003262 <lap_display_record+0x2a>
 800325c:	4b20      	ldr	r3, [pc, #128]	; (80032e0 <lap_display_record+0xa8>)
 800325e:	2200      	movs	r2, #0
 8003260:	605a      	str	r2, [r3, #4]

		//  lap  string  .
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
				lap.show_num + 1,
 8003262:	4b1f      	ldr	r3, [pc, #124]	; (80032e0 <lap_display_record+0xa8>)
 8003264:	685b      	ldr	r3, [r3, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8003266:	1c5c      	adds	r4, r3, #1
 8003268:	4b1d      	ldr	r3, [pc, #116]	; (80032e0 <lap_display_record+0xa8>)
 800326a:	681d      	ldr	r5, [r3, #0]
				lap.count,
				lap.record[lap.show_num].hour,
 800326c:	4b1c      	ldr	r3, [pc, #112]	; (80032e0 <lap_display_record+0xa8>)
 800326e:	685b      	ldr	r3, [r3, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8003270:	4a1b      	ldr	r2, [pc, #108]	; (80032e0 <lap_display_record+0xa8>)
 8003272:	011b      	lsls	r3, r3, #4
 8003274:	4413      	add	r3, r2
 8003276:	3308      	adds	r3, #8
 8003278:	681b      	ldr	r3, [r3, #0]
				lap.record[lap.show_num].minute,
 800327a:	4a19      	ldr	r2, [pc, #100]	; (80032e0 <lap_display_record+0xa8>)
 800327c:	6852      	ldr	r2, [r2, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 800327e:	4918      	ldr	r1, [pc, #96]	; (80032e0 <lap_display_record+0xa8>)
 8003280:	0112      	lsls	r2, r2, #4
 8003282:	440a      	add	r2, r1
 8003284:	320c      	adds	r2, #12
 8003286:	6812      	ldr	r2, [r2, #0]
				lap.record[lap.show_num].second,
 8003288:	4915      	ldr	r1, [pc, #84]	; (80032e0 <lap_display_record+0xa8>)
 800328a:	6849      	ldr	r1, [r1, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 800328c:	4814      	ldr	r0, [pc, #80]	; (80032e0 <lap_display_record+0xa8>)
 800328e:	3101      	adds	r1, #1
 8003290:	0109      	lsls	r1, r1, #4
 8003292:	4401      	add	r1, r0
 8003294:	6809      	ldr	r1, [r1, #0]
				lap.record[lap.show_num].milisecond);
 8003296:	4812      	ldr	r0, [pc, #72]	; (80032e0 <lap_display_record+0xa8>)
 8003298:	6840      	ldr	r0, [r0, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 800329a:	4e11      	ldr	r6, [pc, #68]	; (80032e0 <lap_display_record+0xa8>)
 800329c:	3001      	adds	r0, #1
 800329e:	0100      	lsls	r0, r0, #4
 80032a0:	4430      	add	r0, r6
 80032a2:	3004      	adds	r0, #4
 80032a4:	6800      	ldr	r0, [r0, #0]
 80032a6:	9003      	str	r0, [sp, #12]
 80032a8:	9102      	str	r1, [sp, #8]
 80032aa:	9201      	str	r2, [sp, #4]
 80032ac:	9300      	str	r3, [sp, #0]
 80032ae:	462b      	mov	r3, r5
 80032b0:	4622      	mov	r2, r4
 80032b2:	490e      	ldr	r1, [pc, #56]	; (80032ec <lap_display_record+0xb4>)
 80032b4:	480c      	ldr	r0, [pc, #48]	; (80032e8 <lap_display_record+0xb0>)
 80032b6:	f002 fdb1 	bl	8005e1c <siprintf>

		//    lap    ,  1 .
		lap.show_num++;
 80032ba:	4b09      	ldr	r3, [pc, #36]	; (80032e0 <lap_display_record+0xa8>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	3301      	adds	r3, #1
 80032c0:	4a07      	ldr	r2, [pc, #28]	; (80032e0 <lap_display_record+0xa8>)
 80032c2:	6053      	str	r3, [r2, #4]
	}

	//  lap  CLCD   ,
	CLCD_Puts(0, 1, clcd.str2);
 80032c4:	4a08      	ldr	r2, [pc, #32]	; (80032e8 <lap_display_record+0xb0>)
 80032c6:	2101      	movs	r1, #1
 80032c8:	2000      	movs	r0, #0
 80032ca:	f7fe f853 	bl	8001374 <CLCD_Puts>

	//  lap      .
	lap.state = READY;
 80032ce:	4b04      	ldr	r3, [pc, #16]	; (80032e0 <lap_display_record+0xa8>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 80032d6:	bf00      	nop
 80032d8:	3704      	adds	r7, #4
 80032da:	46bd      	mov	sp, r7
 80032dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032de:	bf00      	nop
 80032e0:	20000164 	.word	0x20000164
 80032e4:	08006884 	.word	0x08006884
 80032e8:	20000154 	.word	0x20000154
 80032ec:	08006898 	.word	0x08006898

080032f0 <lap_clear>:


/* lap    */
void lap_clear()
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
	//  lap    .
	lap.count = 0;
 80032f4:	4b0a      	ldr	r3, [pc, #40]	; (8003320 <lap_clear+0x30>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	601a      	str	r2, [r3, #0]
	lap.show_num = 0;
 80032fa:	4b09      	ldr	r3, [pc, #36]	; (8003320 <lap_clear+0x30>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	605a      	str	r2, [r3, #4]
	sprintf(clcd.str2, "                ");
 8003300:	4908      	ldr	r1, [pc, #32]	; (8003324 <lap_clear+0x34>)
 8003302:	4809      	ldr	r0, [pc, #36]	; (8003328 <lap_clear+0x38>)
 8003304:	f002 fd8a 	bl	8005e1c <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 8003308:	4a07      	ldr	r2, [pc, #28]	; (8003328 <lap_clear+0x38>)
 800330a:	2101      	movs	r1, #1
 800330c:	2000      	movs	r0, #0
 800330e:	f7fe f831 	bl	8001374 <CLCD_Puts>

	//    lap      .
	lap.state = READY;
 8003312:	4b03      	ldr	r3, [pc, #12]	; (8003320 <lap_clear+0x30>)
 8003314:	2200      	movs	r2, #0
 8003316:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 800331a:	bf00      	nop
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	20000164 	.word	0x20000164
 8003324:	080068b4 	.word	0x080068b4
 8003328:	20000154 	.word	0x20000154

0800332c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003330:	f000 fca4 	bl	8003c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003334:	f000 f880 	bl	8003438 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003338:	f7ff fe0a 	bl	8002f50 <MX_GPIO_Init>
  MX_TIM6_Init();
 800333c:	f000 fbd0 	bl	8003ae0 <MX_TIM6_Init>
  MX_TIM2_Init();
 8003340:	f000 fb58 	bl	80039f4 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8003344:	f000 f8e2 	bl	800350c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  L_RED_LED_OFF();
 8003348:	2201      	movs	r2, #1
 800334a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800334e:	4834      	ldr	r0, [pc, #208]	; (8003420 <main+0xf4>)
 8003350:	f000 fff0 	bl	8004334 <HAL_GPIO_WritePin>
  L_GREEN_LED_OFF();
 8003354:	2201      	movs	r2, #1
 8003356:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800335a:	4831      	ldr	r0, [pc, #196]	; (8003420 <main+0xf4>)
 800335c:	f000 ffea 	bl	8004334 <HAL_GPIO_WritePin>
  L_BLUE_LED_OFF();
 8003360:	2201      	movs	r2, #1
 8003362:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003366:	482e      	ldr	r0, [pc, #184]	; (8003420 <main+0xf4>)
 8003368:	f000 ffe4 	bl	8004334 <HAL_GPIO_WritePin>
  R_RED_LED_OFF();
 800336c:	2201      	movs	r2, #1
 800336e:	2140      	movs	r1, #64	; 0x40
 8003370:	482c      	ldr	r0, [pc, #176]	; (8003424 <main+0xf8>)
 8003372:	f000 ffdf 	bl	8004334 <HAL_GPIO_WritePin>
  R_GREEN_LED_OFF();
 8003376:	2201      	movs	r2, #1
 8003378:	2120      	movs	r1, #32
 800337a:	482b      	ldr	r0, [pc, #172]	; (8003428 <main+0xfc>)
 800337c:	f000 ffda 	bl	8004334 <HAL_GPIO_WritePin>
  R_BLUE_LED_OFF();
 8003380:	2201      	movs	r2, #1
 8003382:	2101      	movs	r1, #1
 8003384:	4828      	ldr	r0, [pc, #160]	; (8003428 <main+0xfc>)
 8003386:	f000 ffd5 	bl	8004334 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim6);
 800338a:	4828      	ldr	r0, [pc, #160]	; (800342c <main+0x100>)
 800338c:	f001 fcb8 	bl	8004d00 <HAL_TIM_Base_Start_IT>
  _7SEG_GPIO_Init();
 8003390:	f7fd f8f0 	bl	8000574 <_7SEG_GPIO_Init>
  CLCD_GPIO_Init();
 8003394:	f7fd fdea 	bl	8000f6c <CLCD_GPIO_Init>
  CLCD_Init();
 8003398:	f7fe f811 	bl	80013be <CLCD_Init>
  CLCD_Clear();
 800339c:	f7fe f831 	bl	8001402 <CLCD_Clear>
  init_clock();
 80033a0:	f7ff f9cc 	bl	800273c <init_clock>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  switch(system.mode)
 80033a4:	4b22      	ldr	r3, [pc, #136]	; (8003430 <main+0x104>)
 80033a6:	791b      	ldrb	r3, [r3, #4]
 80033a8:	2b05      	cmp	r3, #5
 80033aa:	d8fb      	bhi.n	80033a4 <main+0x78>
 80033ac:	a201      	add	r2, pc, #4	; (adr r2, 80033b4 <main+0x88>)
 80033ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b2:	bf00      	nop
 80033b4:	080033cd 	.word	0x080033cd
 80033b8:	080033fd 	.word	0x080033fd
 80033bc:	08003403 	.word	0x08003403
 80033c0:	08003409 	.word	0x08003409
 80033c4:	0800340f 	.word	0x0800340f
 80033c8:	08003415 	.word	0x08003415
	  {
	    case STOPWATCH:
	    	stopwatch_show_time();
 80033cc:	f000 fa44 	bl	8003858 <stopwatch_show_time>

			switch(lap.state)
 80033d0:	4b18      	ldr	r3, [pc, #96]	; (8003434 <main+0x108>)
 80033d2:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80033d6:	2b03      	cmp	r3, #3
 80033d8:	d00c      	beq.n	80033f4 <main+0xc8>
 80033da:	2b03      	cmp	r3, #3
 80033dc:	dc1d      	bgt.n	800341a <main+0xee>
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d002      	beq.n	80033e8 <main+0xbc>
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d003      	beq.n	80033ee <main+0xc2>
			case MEASURE : lap_measure(); break;
			case DISPLAY_RECORD : lap_display_record(); break;
			case CLEAR : lap_clear(); break;
			}

			break;
 80033e6:	e018      	b.n	800341a <main+0xee>
			case MEASURE : lap_measure(); break;
 80033e8:	f7ff feae 	bl	8003148 <lap_measure>
 80033ec:	e005      	b.n	80033fa <main+0xce>
			case DISPLAY_RECORD : lap_display_record(); break;
 80033ee:	f7ff ff23 	bl	8003238 <lap_display_record>
 80033f2:	e002      	b.n	80033fa <main+0xce>
			case CLEAR : lap_clear(); break;
 80033f4:	f7ff ff7c 	bl	80032f0 <lap_clear>
 80033f8:	bf00      	nop
			break;
 80033fa:	e00e      	b.n	800341a <main+0xee>

		case CLOCK:
			show_clock();
 80033fc:	f7ff f9a6 	bl	800274c <show_clock>

			break;
 8003400:	e00c      	b.n	800341c <main+0xf0>

		case CLOCK_CONFIG:
			show_clock_config();
 8003402:	f7ff fb7b 	bl	8002afc <show_clock_config>

			break;
 8003406:	e009      	b.n	800341c <main+0xf0>

		case ALARM:
			show_alarm();
 8003408:	f7fe f806 	bl	8001418 <show_alarm>

			break;
 800340c:	e006      	b.n	800341c <main+0xf0>

		case ALARM_CONFIG:
			show_alarm_config();
 800340e:	f7fe f9f5 	bl	80017fc <show_alarm_config>

			break;
 8003412:	e003      	b.n	800341c <main+0xf0>

		case ALARM_TRIGGER:
			trigger_alarm();
 8003414:	f7fe f916 	bl	8001644 <trigger_alarm>

			break;
 8003418:	e000      	b.n	800341c <main+0xf0>
			break;
 800341a:	bf00      	nop
	  switch(system.mode)
 800341c:	e7c2      	b.n	80033a4 <main+0x78>
 800341e:	bf00      	nop
 8003420:	40020c00 	.word	0x40020c00
 8003424:	40020800 	.word	0x40020800
 8003428:	40020400 	.word	0x40020400
 800342c:	20000290 	.word	0x20000290
 8003430:	20000000 	.word	0x20000000
 8003434:	20000164 	.word	0x20000164

08003438 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b094      	sub	sp, #80	; 0x50
 800343c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800343e:	f107 0320 	add.w	r3, r7, #32
 8003442:	2230      	movs	r2, #48	; 0x30
 8003444:	2100      	movs	r1, #0
 8003446:	4618      	mov	r0, r3
 8003448:	f002 fce0 	bl	8005e0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800344c:	f107 030c 	add.w	r3, r7, #12
 8003450:	2200      	movs	r2, #0
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	605a      	str	r2, [r3, #4]
 8003456:	609a      	str	r2, [r3, #8]
 8003458:	60da      	str	r2, [r3, #12]
 800345a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800345c:	2300      	movs	r3, #0
 800345e:	60bb      	str	r3, [r7, #8]
 8003460:	4b28      	ldr	r3, [pc, #160]	; (8003504 <SystemClock_Config+0xcc>)
 8003462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003464:	4a27      	ldr	r2, [pc, #156]	; (8003504 <SystemClock_Config+0xcc>)
 8003466:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800346a:	6413      	str	r3, [r2, #64]	; 0x40
 800346c:	4b25      	ldr	r3, [pc, #148]	; (8003504 <SystemClock_Config+0xcc>)
 800346e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003474:	60bb      	str	r3, [r7, #8]
 8003476:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003478:	2300      	movs	r3, #0
 800347a:	607b      	str	r3, [r7, #4]
 800347c:	4b22      	ldr	r3, [pc, #136]	; (8003508 <SystemClock_Config+0xd0>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a21      	ldr	r2, [pc, #132]	; (8003508 <SystemClock_Config+0xd0>)
 8003482:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003486:	6013      	str	r3, [r2, #0]
 8003488:	4b1f      	ldr	r3, [pc, #124]	; (8003508 <SystemClock_Config+0xd0>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003490:	607b      	str	r3, [r7, #4]
 8003492:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003494:	2302      	movs	r3, #2
 8003496:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003498:	2301      	movs	r3, #1
 800349a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800349c:	2310      	movs	r3, #16
 800349e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034a0:	2302      	movs	r3, #2
 80034a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80034a4:	2300      	movs	r3, #0
 80034a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80034a8:	2308      	movs	r3, #8
 80034aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80034ac:	23a8      	movs	r3, #168	; 0xa8
 80034ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80034b0:	2302      	movs	r3, #2
 80034b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80034b4:	2304      	movs	r3, #4
 80034b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034b8:	f107 0320 	add.w	r3, r7, #32
 80034bc:	4618      	mov	r0, r3
 80034be:	f000 ff6b 	bl	8004398 <HAL_RCC_OscConfig>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d001      	beq.n	80034cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80034c8:	f000 f94a 	bl	8003760 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034cc:	230f      	movs	r3, #15
 80034ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034d0:	2302      	movs	r3, #2
 80034d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034d4:	2300      	movs	r3, #0
 80034d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80034d8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80034dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80034de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80034e4:	f107 030c 	add.w	r3, r7, #12
 80034e8:	2105      	movs	r1, #5
 80034ea:	4618      	mov	r0, r3
 80034ec:	f001 f9cc 	bl	8004888 <HAL_RCC_ClockConfig>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80034f6:	f000 f933 	bl	8003760 <Error_Handler>
  }
}
 80034fa:	bf00      	nop
 80034fc:	3750      	adds	r7, #80	; 0x50
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	40023800 	.word	0x40023800
 8003508:	40007000 	.word	0x40007000

0800350c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003510:	2200      	movs	r2, #0
 8003512:	2100      	movs	r1, #0
 8003514:	2036      	movs	r0, #54	; 0x36
 8003516:	f000 fd22 	bl	8003f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800351a:	2036      	movs	r0, #54	; 0x36
 800351c:	f000 fd3b 	bl	8003f96 <HAL_NVIC_EnableIRQ>
}
 8003520:	bf00      	nop
 8003522:	bd80      	pop	{r7, pc}

08003524 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a38      	ldr	r2, [pc, #224]	; (8003614 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d169      	bne.n	800360a <HAL_TIM_PeriodElapsedCallback+0xe6>
	{
		// timers for system
		system.wait_milisecond++;
 8003536:	4b38      	ldr	r3, [pc, #224]	; (8003618 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	3301      	adds	r3, #1
 800353c:	4a36      	ldr	r2, [pc, #216]	; (8003618 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800353e:	6013      	str	r3, [r2, #0]
		clock.time.milisecond++;
 8003540:	4b36      	ldr	r3, [pc, #216]	; (800361c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003544:	3301      	adds	r3, #1
 8003546:	4a35      	ldr	r2, [pc, #212]	; (800361c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003548:	6253      	str	r3, [r2, #36]	; 0x24
		clock_convert_time_format();
 800354a:	f7ff f983 	bl	8002854 <clock_convert_time_format>

		if(stopwatch.state == RUNNING)
 800354e:	4b34      	ldr	r3, [pc, #208]	; (8003620 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003550:	7d1b      	ldrb	r3, [r3, #20]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d106      	bne.n	8003564 <HAL_TIM_PeriodElapsedCallback+0x40>
		{
			stopwatch.time.milisecond++;
 8003556:	4b32      	ldr	r3, [pc, #200]	; (8003620 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	3301      	adds	r3, #1
 800355c:	4a30      	ldr	r2, [pc, #192]	; (8003620 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800355e:	6113      	str	r3, [r2, #16]
			stopwatch_convert_time_format();
 8003560:	f000 f9d2 	bl	8003908 <stopwatch_convert_time_format>
		}
		if(buzzer.state == BEEP)
 8003564:	4b2f      	ldr	r3, [pc, #188]	; (8003624 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003566:	7b1b      	ldrb	r3, [r3, #12]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d106      	bne.n	800357a <HAL_TIM_PeriodElapsedCallback+0x56>
		{
			buzzer.running_milisecond++;
 800356c:	4b2d      	ldr	r3, [pc, #180]	; (8003624 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	3301      	adds	r3, #1
 8003572:	4a2c      	ldr	r2, [pc, #176]	; (8003624 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003574:	6013      	str	r3, [r2, #0]
			beep_buzzer_check();
 8003576:	f7ff f8a1 	bl	80026bc <beep_buzzer_check>
		}
		if(system.mode != ALARM_CONFIG &&
 800357a:	4b27      	ldr	r3, [pc, #156]	; (8003618 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800357c:	791b      	ldrb	r3, [r3, #4]
 800357e:	2b04      	cmp	r3, #4
 8003580:	d009      	beq.n	8003596 <HAL_TIM_PeriodElapsedCallback+0x72>
		   clock.time.milisecond == 0 && clock.time.second == 0)
 8003582:	4b26      	ldr	r3, [pc, #152]	; (800361c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		if(system.mode != ALARM_CONFIG &&
 8003586:	2b00      	cmp	r3, #0
 8003588:	d105      	bne.n	8003596 <HAL_TIM_PeriodElapsedCallback+0x72>
		   clock.time.milisecond == 0 && clock.time.second == 0)
 800358a:	4b24      	ldr	r3, [pc, #144]	; (800361c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800358c:	6a1b      	ldr	r3, [r3, #32]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_TIM_PeriodElapsedCallback+0x72>
		{
			check_alarm();
 8003592:	f7fe f815 	bl	80015c0 <check_alarm>
		}

		// timers for buttons
		if(CHECK_SW1_PRESSING())
 8003596:	2108      	movs	r1, #8
 8003598:	4823      	ldr	r0, [pc, #140]	; (8003628 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800359a:	f000 feb3 	bl	8004304 <HAL_GPIO_ReadPin>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d106      	bne.n	80035b2 <HAL_TIM_PeriodElapsedCallback+0x8e>
		{
			button1.hold_milisecond++;
 80035a4:	4b21      	ldr	r3, [pc, #132]	; (800362c <HAL_TIM_PeriodElapsedCallback+0x108>)
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	3301      	adds	r3, #1
 80035aa:	4a20      	ldr	r2, [pc, #128]	; (800362c <HAL_TIM_PeriodElapsedCallback+0x108>)
 80035ac:	6053      	str	r3, [r2, #4]
			button1_measure_hold();
 80035ae:	f7fe fbb1 	bl	8001d14 <button1_measure_hold>
		}
		if(CHECK_SW2_PRESSING())
 80035b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035b6:	481e      	ldr	r0, [pc, #120]	; (8003630 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80035b8:	f000 fea4 	bl	8004304 <HAL_GPIO_ReadPin>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d106      	bne.n	80035d0 <HAL_TIM_PeriodElapsedCallback+0xac>
		{
			button2.hold_milisecond++;
 80035c2:	4b1c      	ldr	r3, [pc, #112]	; (8003634 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	3301      	adds	r3, #1
 80035c8:	4a1a      	ldr	r2, [pc, #104]	; (8003634 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80035ca:	6053      	str	r3, [r2, #4]
			button2_measure_hold();
 80035cc:	f7fe fce0 	bl	8001f90 <button2_measure_hold>
		}
		if(CHECK_SW3_PRESSING())
 80035d0:	2110      	movs	r1, #16
 80035d2:	4819      	ldr	r0, [pc, #100]	; (8003638 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80035d4:	f000 fe96 	bl	8004304 <HAL_GPIO_ReadPin>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d106      	bne.n	80035ec <HAL_TIM_PeriodElapsedCallback+0xc8>
		{
			button3.hold_milisecond++;
 80035de:	4b17      	ldr	r3, [pc, #92]	; (800363c <HAL_TIM_PeriodElapsedCallback+0x118>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	3301      	adds	r3, #1
 80035e4:	4a15      	ldr	r2, [pc, #84]	; (800363c <HAL_TIM_PeriodElapsedCallback+0x118>)
 80035e6:	6053      	str	r3, [r2, #4]
			button3_measure_hold();
 80035e8:	f7fe fdf0 	bl	80021cc <button3_measure_hold>
		}
		if(CHECK_SW4_PRESSING())
 80035ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80035f0:	4811      	ldr	r0, [pc, #68]	; (8003638 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80035f2:	f000 fe87 	bl	8004304 <HAL_GPIO_ReadPin>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d106      	bne.n	800360a <HAL_TIM_PeriodElapsedCallback+0xe6>
		{
			button4.hold_milisecond++;
 80035fc:	4b10      	ldr	r3, [pc, #64]	; (8003640 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	3301      	adds	r3, #1
 8003602:	4a0f      	ldr	r2, [pc, #60]	; (8003640 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003604:	6053      	str	r3, [r2, #4]
			button4_measure_hold();
 8003606:	f7fe ff25 	bl	8002454 <button4_measure_hold>
		}
	}
}
 800360a:	bf00      	nop
 800360c:	3708      	adds	r7, #8
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	40001000 	.word	0x40001000
 8003618:	20000000 	.word	0x20000000
 800361c:	20000034 	.word	0x20000034
 8003620:	2000000c 	.word	0x2000000c
 8003624:	20000024 	.word	0x20000024
 8003628:	40021000 	.word	0x40021000
 800362c:	20000200 	.word	0x20000200
 8003630:	40020800 	.word	0x40020800
 8003634:	20000210 	.word	0x20000210
 8003638:	40020c00 	.word	0x40020c00
 800363c:	20000220 	.word	0x20000220
 8003640:	20000230 	.word	0x20000230

08003644 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	4603      	mov	r3, r0
 800364c:	80fb      	strh	r3, [r7, #6]
	// SW1 press
	if(GPIO_Pin == SW1 && CHECK_SW1_PRESSING())
 800364e:	88fb      	ldrh	r3, [r7, #6]
 8003650:	2b08      	cmp	r3, #8
 8003652:	d108      	bne.n	8003666 <HAL_GPIO_EXTI_Callback+0x22>
 8003654:	2108      	movs	r1, #8
 8003656:	4834      	ldr	r0, [pc, #208]	; (8003728 <HAL_GPIO_EXTI_Callback+0xe4>)
 8003658:	f000 fe54 	bl	8004304 <HAL_GPIO_ReadPin>
 800365c:	4603      	mov	r3, r0
 800365e:	2b01      	cmp	r3, #1
 8003660:	d101      	bne.n	8003666 <HAL_GPIO_EXTI_Callback+0x22>
	{
		button1_start();
 8003662:	f7fe fb35 	bl	8001cd0 <button1_start>
	}

	// SW1 release
	if(GPIO_Pin == SW1 && !CHECK_SW1_PRESSING())
 8003666:	88fb      	ldrh	r3, [r7, #6]
 8003668:	2b08      	cmp	r3, #8
 800366a:	d108      	bne.n	800367e <HAL_GPIO_EXTI_Callback+0x3a>
 800366c:	2108      	movs	r1, #8
 800366e:	482e      	ldr	r0, [pc, #184]	; (8003728 <HAL_GPIO_EXTI_Callback+0xe4>)
 8003670:	f000 fe48 	bl	8004304 <HAL_GPIO_ReadPin>
 8003674:	4603      	mov	r3, r0
 8003676:	2b01      	cmp	r3, #1
 8003678:	d001      	beq.n	800367e <HAL_GPIO_EXTI_Callback+0x3a>
	{
		button1_finish();
 800367a:	f7fe fbf7 	bl	8001e6c <button1_finish>
	}

	// SW2 press
	if(GPIO_Pin == SW2 && CHECK_SW2_PRESSING())
 800367e:	88fb      	ldrh	r3, [r7, #6]
 8003680:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003684:	d109      	bne.n	800369a <HAL_GPIO_EXTI_Callback+0x56>
 8003686:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800368a:	4828      	ldr	r0, [pc, #160]	; (800372c <HAL_GPIO_EXTI_Callback+0xe8>)
 800368c:	f000 fe3a 	bl	8004304 <HAL_GPIO_ReadPin>
 8003690:	4603      	mov	r3, r0
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_GPIO_EXTI_Callback+0x56>
	{
		button2_start();
 8003696:	f7fe fc4d 	bl	8001f34 <button2_start>
	}

	// SW2 release
	if(GPIO_Pin == SW2 && !CHECK_SW2_PRESSING())
 800369a:	88fb      	ldrh	r3, [r7, #6]
 800369c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036a0:	d109      	bne.n	80036b6 <HAL_GPIO_EXTI_Callback+0x72>
 80036a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036a6:	4821      	ldr	r0, [pc, #132]	; (800372c <HAL_GPIO_EXTI_Callback+0xe8>)
 80036a8:	f000 fe2c 	bl	8004304 <HAL_GPIO_ReadPin>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d001      	beq.n	80036b6 <HAL_GPIO_EXTI_Callback+0x72>
	{
		button2_finish();
 80036b2:	f7fe fcf1 	bl	8002098 <button2_finish>
	}

	// SW3 press
	if(GPIO_Pin == SW3 && CHECK_SW3_PRESSING())
 80036b6:	88fb      	ldrh	r3, [r7, #6]
 80036b8:	2b10      	cmp	r3, #16
 80036ba:	d108      	bne.n	80036ce <HAL_GPIO_EXTI_Callback+0x8a>
 80036bc:	2110      	movs	r1, #16
 80036be:	481c      	ldr	r0, [pc, #112]	; (8003730 <HAL_GPIO_EXTI_Callback+0xec>)
 80036c0:	f000 fe20 	bl	8004304 <HAL_GPIO_ReadPin>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d101      	bne.n	80036ce <HAL_GPIO_EXTI_Callback+0x8a>
	{
		button3_start();
 80036ca:	f7fe fd51 	bl	8002170 <button3_start>
	}

	// SW3 release
	if(GPIO_Pin == SW3 && !CHECK_SW3_PRESSING())
 80036ce:	88fb      	ldrh	r3, [r7, #6]
 80036d0:	2b10      	cmp	r3, #16
 80036d2:	d108      	bne.n	80036e6 <HAL_GPIO_EXTI_Callback+0xa2>
 80036d4:	2110      	movs	r1, #16
 80036d6:	4816      	ldr	r0, [pc, #88]	; (8003730 <HAL_GPIO_EXTI_Callback+0xec>)
 80036d8:	f000 fe14 	bl	8004304 <HAL_GPIO_ReadPin>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d001      	beq.n	80036e6 <HAL_GPIO_EXTI_Callback+0xa2>
	{
		button3_finish();
 80036e2:	f7fe fe1d 	bl	8002320 <button3_finish>
	}

	// SW4 press
	if(GPIO_Pin == SW4 && CHECK_SW4_PRESSING())
 80036e6:	88fb      	ldrh	r3, [r7, #6]
 80036e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ec:	d109      	bne.n	8003702 <HAL_GPIO_EXTI_Callback+0xbe>
 80036ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80036f2:	480f      	ldr	r0, [pc, #60]	; (8003730 <HAL_GPIO_EXTI_Callback+0xec>)
 80036f4:	f000 fe06 	bl	8004304 <HAL_GPIO_ReadPin>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d101      	bne.n	8003702 <HAL_GPIO_EXTI_Callback+0xbe>
	{
		button4_start();
 80036fe:	f7fe fe7b 	bl	80023f8 <button4_start>
	}

	// SW4 release
	if(GPIO_Pin == SW4 && !CHECK_SW4_PRESSING())
 8003702:	88fb      	ldrh	r3, [r7, #6]
 8003704:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003708:	d109      	bne.n	800371e <HAL_GPIO_EXTI_Callback+0xda>
 800370a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800370e:	4808      	ldr	r0, [pc, #32]	; (8003730 <HAL_GPIO_EXTI_Callback+0xec>)
 8003710:	f000 fdf8 	bl	8004304 <HAL_GPIO_ReadPin>
 8003714:	4603      	mov	r3, r0
 8003716:	2b01      	cmp	r3, #1
 8003718:	d001      	beq.n	800371e <HAL_GPIO_EXTI_Callback+0xda>
	{
		button4_finish();
 800371a:	f7fe ff45 	bl	80025a8 <button4_finish>
	}
}
 800371e:	bf00      	nop
 8003720:	3708      	adds	r7, #8
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	40021000 	.word	0x40021000
 800372c:	40020800 	.word	0x40020800
 8003730:	40020c00 	.word	0x40020c00

08003734 <change_system_mode>:

void change_system_mode(System_Mode new_mode)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	4603      	mov	r3, r0
 800373c:	71fb      	strb	r3, [r7, #7]
	previous_system_mode = system.mode;
 800373e:	4b06      	ldr	r3, [pc, #24]	; (8003758 <change_system_mode+0x24>)
 8003740:	791a      	ldrb	r2, [r3, #4]
 8003742:	4b06      	ldr	r3, [pc, #24]	; (800375c <change_system_mode+0x28>)
 8003744:	701a      	strb	r2, [r3, #0]
	system.mode = new_mode;
 8003746:	4a04      	ldr	r2, [pc, #16]	; (8003758 <change_system_mode+0x24>)
 8003748:	79fb      	ldrb	r3, [r7, #7]
 800374a:	7113      	strb	r3, [r2, #4]
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr
 8003758:	20000000 	.word	0x20000000
 800375c:	20000008 	.word	0x20000008

08003760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003764:	b672      	cpsid	i
}
 8003766:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003768:	e7fe      	b.n	8003768 <Error_Handler+0x8>
	...

0800376c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003772:	2300      	movs	r3, #0
 8003774:	607b      	str	r3, [r7, #4]
 8003776:	4b10      	ldr	r3, [pc, #64]	; (80037b8 <HAL_MspInit+0x4c>)
 8003778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377a:	4a0f      	ldr	r2, [pc, #60]	; (80037b8 <HAL_MspInit+0x4c>)
 800377c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003780:	6453      	str	r3, [r2, #68]	; 0x44
 8003782:	4b0d      	ldr	r3, [pc, #52]	; (80037b8 <HAL_MspInit+0x4c>)
 8003784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003786:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800378a:	607b      	str	r3, [r7, #4]
 800378c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800378e:	2300      	movs	r3, #0
 8003790:	603b      	str	r3, [r7, #0]
 8003792:	4b09      	ldr	r3, [pc, #36]	; (80037b8 <HAL_MspInit+0x4c>)
 8003794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003796:	4a08      	ldr	r2, [pc, #32]	; (80037b8 <HAL_MspInit+0x4c>)
 8003798:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800379c:	6413      	str	r3, [r2, #64]	; 0x40
 800379e:	4b06      	ldr	r3, [pc, #24]	; (80037b8 <HAL_MspInit+0x4c>)
 80037a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037a6:	603b      	str	r3, [r7, #0]
 80037a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037aa:	bf00      	nop
 80037ac:	370c      	adds	r7, #12
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	40023800 	.word	0x40023800

080037bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037bc:	b480      	push	{r7}
 80037be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80037c0:	e7fe      	b.n	80037c0 <NMI_Handler+0x4>

080037c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037c2:	b480      	push	{r7}
 80037c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037c6:	e7fe      	b.n	80037c6 <HardFault_Handler+0x4>

080037c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037c8:	b480      	push	{r7}
 80037ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037cc:	e7fe      	b.n	80037cc <MemManage_Handler+0x4>

080037ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037ce:	b480      	push	{r7}
 80037d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037d2:	e7fe      	b.n	80037d2 <BusFault_Handler+0x4>

080037d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037d8:	e7fe      	b.n	80037d8 <UsageFault_Handler+0x4>

080037da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037da:	b480      	push	{r7}
 80037dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037de:	bf00      	nop
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037e8:	b480      	push	{r7}
 80037ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037ec:	bf00      	nop
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr

080037f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037f6:	b480      	push	{r7}
 80037f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037fa:	bf00      	nop
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003808:	f000 fa8a 	bl	8003d20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800380c:	bf00      	nop
 800380e:	bd80      	pop	{r7, pc}

08003810 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003814:	2008      	movs	r0, #8
 8003816:	f000 fda7 	bl	8004368 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800381a:	bf00      	nop
 800381c:	bd80      	pop	{r7, pc}

0800381e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800381e:	b580      	push	{r7, lr}
 8003820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003822:	2010      	movs	r0, #16
 8003824:	f000 fda0 	bl	8004368 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003828:	bf00      	nop
 800382a:	bd80      	pop	{r7, pc}

0800382c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003830:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003834:	f000 fd98 	bl	8004368 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003838:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800383c:	f000 fd94 	bl	8004368 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003840:	bf00      	nop
 8003842:	bd80      	pop	{r7, pc}

08003844 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003848:	4802      	ldr	r0, [pc, #8]	; (8003854 <TIM6_DAC_IRQHandler+0x10>)
 800384a:	f001 fc5b 	bl	8005104 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800384e:	bf00      	nop
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	20000290 	.word	0x20000290

08003858 <stopwatch_show_time>:
extern Lap lap;
extern Stopwatch stopwatch;
extern CLCD clcd;

void stopwatch_show_time()
{
 8003858:	b590      	push	{r4, r7, lr}
 800385a:	b085      	sub	sp, #20
 800385c:	af04      	add	r7, sp, #16
  	// 0.5    
	if(stopwatch.time.milisecond < 500) stopwatch.point = ON;
 800385e:	4b25      	ldr	r3, [pc, #148]	; (80038f4 <stopwatch_show_time+0x9c>)
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003866:	d203      	bcs.n	8003870 <stopwatch_show_time+0x18>
 8003868:	4b22      	ldr	r3, [pc, #136]	; (80038f4 <stopwatch_show_time+0x9c>)
 800386a:	2201      	movs	r2, #1
 800386c:	601a      	str	r2, [r3, #0]
 800386e:	e002      	b.n	8003876 <stopwatch_show_time+0x1e>
	else stopwatch.point = OFF;
 8003870:	4b20      	ldr	r3, [pc, #128]	; (80038f4 <stopwatch_show_time+0x9c>)
 8003872:	2200      	movs	r2, #0
 8003874:	601a      	str	r2, [r3, #0]

	// 7-Seg  
	_7SEG_SetNumber(DGT1, stopwatch.time.second % 10, stopwatch.point);
 8003876:	4b1f      	ldr	r3, [pc, #124]	; (80038f4 <stopwatch_show_time+0x9c>)
 8003878:	68d9      	ldr	r1, [r3, #12]
 800387a:	4b1f      	ldr	r3, [pc, #124]	; (80038f8 <stopwatch_show_time+0xa0>)
 800387c:	fba3 2301 	umull	r2, r3, r3, r1
 8003880:	08da      	lsrs	r2, r3, #3
 8003882:	4613      	mov	r3, r2
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	4413      	add	r3, r2
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	1aca      	subs	r2, r1, r3
 800388c:	4611      	mov	r1, r2
 800388e:	4b19      	ldr	r3, [pc, #100]	; (80038f4 <stopwatch_show_time+0x9c>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	461a      	mov	r2, r3
 8003894:	2000      	movs	r0, #0
 8003896:	f7fc ff53 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, stopwatch.time.milisecond / 100, OFF);
 800389a:	4b16      	ldr	r3, [pc, #88]	; (80038f4 <stopwatch_show_time+0x9c>)
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	4a17      	ldr	r2, [pc, #92]	; (80038fc <stopwatch_show_time+0xa4>)
 80038a0:	fba2 2303 	umull	r2, r3, r2, r3
 80038a4:	095b      	lsrs	r3, r3, #5
 80038a6:	2200      	movs	r2, #0
 80038a8:	4619      	mov	r1, r3
 80038aa:	2001      	movs	r0, #1
 80038ac:	f7fc ff48 	bl	8000740 <_7SEG_SetNumber>

	// CLCD  
	sprintf(clcd.str1, "STW %02d:%02d:%02d%c%03d",
 80038b0:	4b10      	ldr	r3, [pc, #64]	; (80038f4 <stopwatch_show_time+0x9c>)
 80038b2:	6858      	ldr	r0, [r3, #4]
 80038b4:	4b0f      	ldr	r3, [pc, #60]	; (80038f4 <stopwatch_show_time+0x9c>)
 80038b6:	689c      	ldr	r4, [r3, #8]
 80038b8:	4b0e      	ldr	r3, [pc, #56]	; (80038f4 <stopwatch_show_time+0x9c>)
 80038ba:	68db      	ldr	r3, [r3, #12]
			stopwatch.time.hour,
			stopwatch.time.minute,
			stopwatch.time.second,
			stopwatch.point ? '.' : ' ',
 80038bc:	4a0d      	ldr	r2, [pc, #52]	; (80038f4 <stopwatch_show_time+0x9c>)
 80038be:	6812      	ldr	r2, [r2, #0]
	sprintf(clcd.str1, "STW %02d:%02d:%02d%c%03d",
 80038c0:	2a00      	cmp	r2, #0
 80038c2:	d001      	beq.n	80038c8 <stopwatch_show_time+0x70>
 80038c4:	222e      	movs	r2, #46	; 0x2e
 80038c6:	e000      	b.n	80038ca <stopwatch_show_time+0x72>
 80038c8:	2220      	movs	r2, #32
 80038ca:	490a      	ldr	r1, [pc, #40]	; (80038f4 <stopwatch_show_time+0x9c>)
 80038cc:	6909      	ldr	r1, [r1, #16]
 80038ce:	9102      	str	r1, [sp, #8]
 80038d0:	9201      	str	r2, [sp, #4]
 80038d2:	9300      	str	r3, [sp, #0]
 80038d4:	4623      	mov	r3, r4
 80038d6:	4602      	mov	r2, r0
 80038d8:	4909      	ldr	r1, [pc, #36]	; (8003900 <stopwatch_show_time+0xa8>)
 80038da:	480a      	ldr	r0, [pc, #40]	; (8003904 <stopwatch_show_time+0xac>)
 80038dc:	f002 fa9e 	bl	8005e1c <siprintf>
			stopwatch.time.milisecond);
	CLCD_Puts(0, 0, clcd.str1);
 80038e0:	4a08      	ldr	r2, [pc, #32]	; (8003904 <stopwatch_show_time+0xac>)
 80038e2:	2100      	movs	r1, #0
 80038e4:	2000      	movs	r0, #0
 80038e6:	f7fd fd45 	bl	8001374 <CLCD_Puts>
}
 80038ea:	bf00      	nop
 80038ec:	3704      	adds	r7, #4
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd90      	pop	{r4, r7, pc}
 80038f2:	bf00      	nop
 80038f4:	2000000c 	.word	0x2000000c
 80038f8:	cccccccd 	.word	0xcccccccd
 80038fc:	51eb851f 	.word	0x51eb851f
 8003900:	080068c8 	.word	0x080068c8
 8003904:	20000144 	.word	0x20000144

08003908 <stopwatch_convert_time_format>:
{
	lap.state = DISPLAY_RECORD;
}

void stopwatch_convert_time_format()
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
	if(stopwatch.time.milisecond == 1000)
 800390c:	4b14      	ldr	r3, [pc, #80]	; (8003960 <stopwatch_convert_time_format+0x58>)
 800390e:	691b      	ldr	r3, [r3, #16]
 8003910:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003914:	d107      	bne.n	8003926 <stopwatch_convert_time_format+0x1e>
	{
		stopwatch.time.milisecond = 0;
 8003916:	4b12      	ldr	r3, [pc, #72]	; (8003960 <stopwatch_convert_time_format+0x58>)
 8003918:	2200      	movs	r2, #0
 800391a:	611a      	str	r2, [r3, #16]
		stopwatch.time.second++;
 800391c:	4b10      	ldr	r3, [pc, #64]	; (8003960 <stopwatch_convert_time_format+0x58>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	3301      	adds	r3, #1
 8003922:	4a0f      	ldr	r2, [pc, #60]	; (8003960 <stopwatch_convert_time_format+0x58>)
 8003924:	60d3      	str	r3, [r2, #12]
	}
	if(stopwatch.time.second == 60)
 8003926:	4b0e      	ldr	r3, [pc, #56]	; (8003960 <stopwatch_convert_time_format+0x58>)
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	2b3c      	cmp	r3, #60	; 0x3c
 800392c:	d107      	bne.n	800393e <stopwatch_convert_time_format+0x36>
	{
		stopwatch.time.second = 0;
 800392e:	4b0c      	ldr	r3, [pc, #48]	; (8003960 <stopwatch_convert_time_format+0x58>)
 8003930:	2200      	movs	r2, #0
 8003932:	60da      	str	r2, [r3, #12]
		stopwatch.time.minute++;
 8003934:	4b0a      	ldr	r3, [pc, #40]	; (8003960 <stopwatch_convert_time_format+0x58>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	3301      	adds	r3, #1
 800393a:	4a09      	ldr	r2, [pc, #36]	; (8003960 <stopwatch_convert_time_format+0x58>)
 800393c:	6093      	str	r3, [r2, #8]
	}
	if(stopwatch.time.minute == 60)
 800393e:	4b08      	ldr	r3, [pc, #32]	; (8003960 <stopwatch_convert_time_format+0x58>)
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	2b3c      	cmp	r3, #60	; 0x3c
 8003944:	d107      	bne.n	8003956 <stopwatch_convert_time_format+0x4e>
	{
		stopwatch.time.minute = 0;
 8003946:	4b06      	ldr	r3, [pc, #24]	; (8003960 <stopwatch_convert_time_format+0x58>)
 8003948:	2200      	movs	r2, #0
 800394a:	609a      	str	r2, [r3, #8]
		stopwatch.time.hour++;
 800394c:	4b04      	ldr	r3, [pc, #16]	; (8003960 <stopwatch_convert_time_format+0x58>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	3301      	adds	r3, #1
 8003952:	4a03      	ldr	r2, [pc, #12]	; (8003960 <stopwatch_convert_time_format+0x58>)
 8003954:	6053      	str	r3, [r2, #4]
	}
}
 8003956:	bf00      	nop
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	2000000c 	.word	0x2000000c

08003964 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800396c:	4a14      	ldr	r2, [pc, #80]	; (80039c0 <_sbrk+0x5c>)
 800396e:	4b15      	ldr	r3, [pc, #84]	; (80039c4 <_sbrk+0x60>)
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003978:	4b13      	ldr	r3, [pc, #76]	; (80039c8 <_sbrk+0x64>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d102      	bne.n	8003986 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003980:	4b11      	ldr	r3, [pc, #68]	; (80039c8 <_sbrk+0x64>)
 8003982:	4a12      	ldr	r2, [pc, #72]	; (80039cc <_sbrk+0x68>)
 8003984:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003986:	4b10      	ldr	r3, [pc, #64]	; (80039c8 <_sbrk+0x64>)
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4413      	add	r3, r2
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	429a      	cmp	r2, r3
 8003992:	d207      	bcs.n	80039a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003994:	f002 fa10 	bl	8005db8 <__errno>
 8003998:	4603      	mov	r3, r0
 800399a:	220c      	movs	r2, #12
 800399c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800399e:	f04f 33ff 	mov.w	r3, #4294967295
 80039a2:	e009      	b.n	80039b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80039a4:	4b08      	ldr	r3, [pc, #32]	; (80039c8 <_sbrk+0x64>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80039aa:	4b07      	ldr	r3, [pc, #28]	; (80039c8 <_sbrk+0x64>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4413      	add	r3, r2
 80039b2:	4a05      	ldr	r2, [pc, #20]	; (80039c8 <_sbrk+0x64>)
 80039b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80039b6:	68fb      	ldr	r3, [r7, #12]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3718      	adds	r7, #24
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	20020000 	.word	0x20020000
 80039c4:	00000400 	.word	0x00000400
 80039c8:	20000244 	.word	0x20000244
 80039cc:	200002f0 	.word	0x200002f0

080039d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80039d4:	4b06      	ldr	r3, [pc, #24]	; (80039f0 <SystemInit+0x20>)
 80039d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039da:	4a05      	ldr	r2, [pc, #20]	; (80039f0 <SystemInit+0x20>)
 80039dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80039e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80039e4:	bf00      	nop
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	e000ed00 	.word	0xe000ed00

080039f4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b08e      	sub	sp, #56	; 0x38
 80039f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80039fe:	2200      	movs	r2, #0
 8003a00:	601a      	str	r2, [r3, #0]
 8003a02:	605a      	str	r2, [r3, #4]
 8003a04:	609a      	str	r2, [r3, #8]
 8003a06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a08:	f107 0320 	add.w	r3, r7, #32
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a12:	1d3b      	adds	r3, r7, #4
 8003a14:	2200      	movs	r2, #0
 8003a16:	601a      	str	r2, [r3, #0]
 8003a18:	605a      	str	r2, [r3, #4]
 8003a1a:	609a      	str	r2, [r3, #8]
 8003a1c:	60da      	str	r2, [r3, #12]
 8003a1e:	611a      	str	r2, [r3, #16]
 8003a20:	615a      	str	r2, [r3, #20]
 8003a22:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003a24:	4b2d      	ldr	r3, [pc, #180]	; (8003adc <MX_TIM2_Init+0xe8>)
 8003a26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003a2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41999;
 8003a2c:	4b2b      	ldr	r3, [pc, #172]	; (8003adc <MX_TIM2_Init+0xe8>)
 8003a2e:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8003a32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a34:	4b29      	ldr	r3, [pc, #164]	; (8003adc <MX_TIM2_Init+0xe8>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8003a3a:	4b28      	ldr	r3, [pc, #160]	; (8003adc <MX_TIM2_Init+0xe8>)
 8003a3c:	2209      	movs	r2, #9
 8003a3e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a40:	4b26      	ldr	r3, [pc, #152]	; (8003adc <MX_TIM2_Init+0xe8>)
 8003a42:	2200      	movs	r2, #0
 8003a44:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a46:	4b25      	ldr	r3, [pc, #148]	; (8003adc <MX_TIM2_Init+0xe8>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003a4c:	4823      	ldr	r0, [pc, #140]	; (8003adc <MX_TIM2_Init+0xe8>)
 8003a4e:	f001 f907 	bl	8004c60 <HAL_TIM_Base_Init>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d001      	beq.n	8003a5c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003a58:	f7ff fe82 	bl	8003760 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a60:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003a62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a66:	4619      	mov	r1, r3
 8003a68:	481c      	ldr	r0, [pc, #112]	; (8003adc <MX_TIM2_Init+0xe8>)
 8003a6a:	f001 fd15 	bl	8005498 <HAL_TIM_ConfigClockSource>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003a74:	f7ff fe74 	bl	8003760 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003a78:	4818      	ldr	r0, [pc, #96]	; (8003adc <MX_TIM2_Init+0xe8>)
 8003a7a:	f001 f9b1 	bl	8004de0 <HAL_TIM_PWM_Init>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d001      	beq.n	8003a88 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003a84:	f7ff fe6c 	bl	8003760 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a90:	f107 0320 	add.w	r3, r7, #32
 8003a94:	4619      	mov	r1, r3
 8003a96:	4811      	ldr	r0, [pc, #68]	; (8003adc <MX_TIM2_Init+0xe8>)
 8003a98:	f002 f8fe 	bl	8005c98 <HAL_TIMEx_MasterConfigSynchronization>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003aa2:	f7ff fe5d 	bl	8003760 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003aa6:	2360      	movs	r3, #96	; 0x60
 8003aa8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 4;
 8003aaa:	2304      	movs	r3, #4
 8003aac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ab6:	1d3b      	adds	r3, r7, #4
 8003ab8:	2200      	movs	r2, #0
 8003aba:	4619      	mov	r1, r3
 8003abc:	4807      	ldr	r0, [pc, #28]	; (8003adc <MX_TIM2_Init+0xe8>)
 8003abe:	f001 fc29 	bl	8005314 <HAL_TIM_PWM_ConfigChannel>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d001      	beq.n	8003acc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003ac8:	f7ff fe4a 	bl	8003760 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003acc:	4803      	ldr	r0, [pc, #12]	; (8003adc <MX_TIM2_Init+0xe8>)
 8003ace:	f000 f873 	bl	8003bb8 <HAL_TIM_MspPostInit>

}
 8003ad2:	bf00      	nop
 8003ad4:	3738      	adds	r7, #56	; 0x38
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	20000248 	.word	0x20000248

08003ae0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ae6:	463b      	mov	r3, r7
 8003ae8:	2200      	movs	r2, #0
 8003aea:	601a      	str	r2, [r3, #0]
 8003aec:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003aee:	4b15      	ldr	r3, [pc, #84]	; (8003b44 <MX_TIM6_Init+0x64>)
 8003af0:	4a15      	ldr	r2, [pc, #84]	; (8003b48 <MX_TIM6_Init+0x68>)
 8003af2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 99;
 8003af4:	4b13      	ldr	r3, [pc, #76]	; (8003b44 <MX_TIM6_Init+0x64>)
 8003af6:	2263      	movs	r2, #99	; 0x63
 8003af8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003afa:	4b12      	ldr	r3, [pc, #72]	; (8003b44 <MX_TIM6_Init+0x64>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 839;
 8003b00:	4b10      	ldr	r3, [pc, #64]	; (8003b44 <MX_TIM6_Init+0x64>)
 8003b02:	f240 3247 	movw	r2, #839	; 0x347
 8003b06:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b08:	4b0e      	ldr	r3, [pc, #56]	; (8003b44 <MX_TIM6_Init+0x64>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003b0e:	480d      	ldr	r0, [pc, #52]	; (8003b44 <MX_TIM6_Init+0x64>)
 8003b10:	f001 f8a6 	bl	8004c60 <HAL_TIM_Base_Init>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d001      	beq.n	8003b1e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003b1a:	f7ff fe21 	bl	8003760 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b22:	2300      	movs	r3, #0
 8003b24:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003b26:	463b      	mov	r3, r7
 8003b28:	4619      	mov	r1, r3
 8003b2a:	4806      	ldr	r0, [pc, #24]	; (8003b44 <MX_TIM6_Init+0x64>)
 8003b2c:	f002 f8b4 	bl	8005c98 <HAL_TIMEx_MasterConfigSynchronization>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003b36:	f7ff fe13 	bl	8003760 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003b3a:	bf00      	nop
 8003b3c:	3708      	adds	r7, #8
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	20000290 	.word	0x20000290
 8003b48:	40001000 	.word	0x40001000

08003b4c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b5c:	d10e      	bne.n	8003b7c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60fb      	str	r3, [r7, #12]
 8003b62:	4b13      	ldr	r3, [pc, #76]	; (8003bb0 <HAL_TIM_Base_MspInit+0x64>)
 8003b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b66:	4a12      	ldr	r2, [pc, #72]	; (8003bb0 <HAL_TIM_Base_MspInit+0x64>)
 8003b68:	f043 0301 	orr.w	r3, r3, #1
 8003b6c:	6413      	str	r3, [r2, #64]	; 0x40
 8003b6e:	4b10      	ldr	r3, [pc, #64]	; (8003bb0 <HAL_TIM_Base_MspInit+0x64>)
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003b7a:	e012      	b.n	8003ba2 <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM6)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a0c      	ldr	r2, [pc, #48]	; (8003bb4 <HAL_TIM_Base_MspInit+0x68>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d10d      	bne.n	8003ba2 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b86:	2300      	movs	r3, #0
 8003b88:	60bb      	str	r3, [r7, #8]
 8003b8a:	4b09      	ldr	r3, [pc, #36]	; (8003bb0 <HAL_TIM_Base_MspInit+0x64>)
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8e:	4a08      	ldr	r2, [pc, #32]	; (8003bb0 <HAL_TIM_Base_MspInit+0x64>)
 8003b90:	f043 0310 	orr.w	r3, r3, #16
 8003b94:	6413      	str	r3, [r2, #64]	; 0x40
 8003b96:	4b06      	ldr	r3, [pc, #24]	; (8003bb0 <HAL_TIM_Base_MspInit+0x64>)
 8003b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9a:	f003 0310 	and.w	r3, r3, #16
 8003b9e:	60bb      	str	r3, [r7, #8]
 8003ba0:	68bb      	ldr	r3, [r7, #8]
}
 8003ba2:	bf00      	nop
 8003ba4:	3714      	adds	r7, #20
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	40023800 	.word	0x40023800
 8003bb4:	40001000 	.word	0x40001000

08003bb8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b088      	sub	sp, #32
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bc0:	f107 030c 	add.w	r3, r7, #12
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	601a      	str	r2, [r3, #0]
 8003bc8:	605a      	str	r2, [r3, #4]
 8003bca:	609a      	str	r2, [r3, #8]
 8003bcc:	60da      	str	r2, [r3, #12]
 8003bce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bd8:	d11d      	bne.n	8003c16 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bda:	2300      	movs	r3, #0
 8003bdc:	60bb      	str	r3, [r7, #8]
 8003bde:	4b10      	ldr	r3, [pc, #64]	; (8003c20 <HAL_TIM_MspPostInit+0x68>)
 8003be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be2:	4a0f      	ldr	r2, [pc, #60]	; (8003c20 <HAL_TIM_MspPostInit+0x68>)
 8003be4:	f043 0301 	orr.w	r3, r3, #1
 8003be8:	6313      	str	r3, [r2, #48]	; 0x30
 8003bea:	4b0d      	ldr	r3, [pc, #52]	; (8003c20 <HAL_TIM_MspPostInit+0x68>)
 8003bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	60bb      	str	r3, [r7, #8]
 8003bf4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003bf6:	2320      	movs	r3, #32
 8003bf8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003c06:	2301      	movs	r3, #1
 8003c08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c0a:	f107 030c 	add.w	r3, r7, #12
 8003c0e:	4619      	mov	r1, r3
 8003c10:	4804      	ldr	r0, [pc, #16]	; (8003c24 <HAL_TIM_MspPostInit+0x6c>)
 8003c12:	f000 f9db 	bl	8003fcc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003c16:	bf00      	nop
 8003c18:	3720      	adds	r7, #32
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	40023800 	.word	0x40023800
 8003c24:	40020000 	.word	0x40020000

08003c28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003c28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c60 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c2c:	480d      	ldr	r0, [pc, #52]	; (8003c64 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003c2e:	490e      	ldr	r1, [pc, #56]	; (8003c68 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003c30:	4a0e      	ldr	r2, [pc, #56]	; (8003c6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003c32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c34:	e002      	b.n	8003c3c <LoopCopyDataInit>

08003c36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c3a:	3304      	adds	r3, #4

08003c3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c40:	d3f9      	bcc.n	8003c36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c42:	4a0b      	ldr	r2, [pc, #44]	; (8003c70 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003c44:	4c0b      	ldr	r4, [pc, #44]	; (8003c74 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003c46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c48:	e001      	b.n	8003c4e <LoopFillZerobss>

08003c4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c4c:	3204      	adds	r2, #4

08003c4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c50:	d3fb      	bcc.n	8003c4a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003c52:	f7ff febd 	bl	80039d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c56:	f002 f8b5 	bl	8005dc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c5a:	f7ff fb67 	bl	800332c <main>
  bx  lr    
 8003c5e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003c60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003c64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c68:	20000128 	.word	0x20000128
  ldr r2, =_sidata
 8003c6c:	08006938 	.word	0x08006938
  ldr r2, =_sbss
 8003c70:	20000128 	.word	0x20000128
  ldr r4, =_ebss
 8003c74:	200002ec 	.word	0x200002ec

08003c78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c78:	e7fe      	b.n	8003c78 <ADC_IRQHandler>
	...

08003c7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c80:	4b0e      	ldr	r3, [pc, #56]	; (8003cbc <HAL_Init+0x40>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a0d      	ldr	r2, [pc, #52]	; (8003cbc <HAL_Init+0x40>)
 8003c86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c8c:	4b0b      	ldr	r3, [pc, #44]	; (8003cbc <HAL_Init+0x40>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a0a      	ldr	r2, [pc, #40]	; (8003cbc <HAL_Init+0x40>)
 8003c92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c98:	4b08      	ldr	r3, [pc, #32]	; (8003cbc <HAL_Init+0x40>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a07      	ldr	r2, [pc, #28]	; (8003cbc <HAL_Init+0x40>)
 8003c9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ca2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ca4:	2003      	movs	r0, #3
 8003ca6:	f000 f94f 	bl	8003f48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003caa:	200f      	movs	r0, #15
 8003cac:	f000 f808 	bl	8003cc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003cb0:	f7ff fd5c 	bl	800376c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	40023c00 	.word	0x40023c00

08003cc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003cc8:	4b12      	ldr	r3, [pc, #72]	; (8003d14 <HAL_InitTick+0x54>)
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	4b12      	ldr	r3, [pc, #72]	; (8003d18 <HAL_InitTick+0x58>)
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f000 f967 	bl	8003fb2 <HAL_SYSTICK_Config>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d001      	beq.n	8003cee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e00e      	b.n	8003d0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2b0f      	cmp	r3, #15
 8003cf2:	d80a      	bhi.n	8003d0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	6879      	ldr	r1, [r7, #4]
 8003cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cfc:	f000 f92f 	bl	8003f5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d00:	4a06      	ldr	r2, [pc, #24]	; (8003d1c <HAL_InitTick+0x5c>)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003d06:	2300      	movs	r3, #0
 8003d08:	e000      	b.n	8003d0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3708      	adds	r7, #8
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	200000b8 	.word	0x200000b8
 8003d18:	200000c0 	.word	0x200000c0
 8003d1c:	200000bc 	.word	0x200000bc

08003d20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d24:	4b06      	ldr	r3, [pc, #24]	; (8003d40 <HAL_IncTick+0x20>)
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	461a      	mov	r2, r3
 8003d2a:	4b06      	ldr	r3, [pc, #24]	; (8003d44 <HAL_IncTick+0x24>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4413      	add	r3, r2
 8003d30:	4a04      	ldr	r2, [pc, #16]	; (8003d44 <HAL_IncTick+0x24>)
 8003d32:	6013      	str	r3, [r2, #0]
}
 8003d34:	bf00      	nop
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	200000c0 	.word	0x200000c0
 8003d44:	200002d8 	.word	0x200002d8

08003d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d4c:	4b03      	ldr	r3, [pc, #12]	; (8003d5c <HAL_GetTick+0x14>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	200002d8 	.word	0x200002d8

08003d60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d68:	f7ff ffee 	bl	8003d48 <HAL_GetTick>
 8003d6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d78:	d005      	beq.n	8003d86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d7a:	4b0a      	ldr	r3, [pc, #40]	; (8003da4 <HAL_Delay+0x44>)
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	461a      	mov	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	4413      	add	r3, r2
 8003d84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d86:	bf00      	nop
 8003d88:	f7ff ffde 	bl	8003d48 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d8f7      	bhi.n	8003d88 <HAL_Delay+0x28>
  {
  }
}
 8003d98:	bf00      	nop
 8003d9a:	bf00      	nop
 8003d9c:	3710      	adds	r7, #16
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	200000c0 	.word	0x200000c0

08003da8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f003 0307 	and.w	r3, r3, #7
 8003db6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003db8:	4b0c      	ldr	r3, [pc, #48]	; (8003dec <__NVIC_SetPriorityGrouping+0x44>)
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003dd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dda:	4a04      	ldr	r2, [pc, #16]	; (8003dec <__NVIC_SetPriorityGrouping+0x44>)
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	60d3      	str	r3, [r2, #12]
}
 8003de0:	bf00      	nop
 8003de2:	3714      	adds	r7, #20
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	e000ed00 	.word	0xe000ed00

08003df0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003df4:	4b04      	ldr	r3, [pc, #16]	; (8003e08 <__NVIC_GetPriorityGrouping+0x18>)
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	0a1b      	lsrs	r3, r3, #8
 8003dfa:	f003 0307 	and.w	r3, r3, #7
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr
 8003e08:	e000ed00 	.word	0xe000ed00

08003e0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	4603      	mov	r3, r0
 8003e14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	db0b      	blt.n	8003e36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e1e:	79fb      	ldrb	r3, [r7, #7]
 8003e20:	f003 021f 	and.w	r2, r3, #31
 8003e24:	4907      	ldr	r1, [pc, #28]	; (8003e44 <__NVIC_EnableIRQ+0x38>)
 8003e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e2a:	095b      	lsrs	r3, r3, #5
 8003e2c:	2001      	movs	r0, #1
 8003e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e36:	bf00      	nop
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	e000e100 	.word	0xe000e100

08003e48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	4603      	mov	r3, r0
 8003e50:	6039      	str	r1, [r7, #0]
 8003e52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	db0a      	blt.n	8003e72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	b2da      	uxtb	r2, r3
 8003e60:	490c      	ldr	r1, [pc, #48]	; (8003e94 <__NVIC_SetPriority+0x4c>)
 8003e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e66:	0112      	lsls	r2, r2, #4
 8003e68:	b2d2      	uxtb	r2, r2
 8003e6a:	440b      	add	r3, r1
 8003e6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e70:	e00a      	b.n	8003e88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	b2da      	uxtb	r2, r3
 8003e76:	4908      	ldr	r1, [pc, #32]	; (8003e98 <__NVIC_SetPriority+0x50>)
 8003e78:	79fb      	ldrb	r3, [r7, #7]
 8003e7a:	f003 030f 	and.w	r3, r3, #15
 8003e7e:	3b04      	subs	r3, #4
 8003e80:	0112      	lsls	r2, r2, #4
 8003e82:	b2d2      	uxtb	r2, r2
 8003e84:	440b      	add	r3, r1
 8003e86:	761a      	strb	r2, [r3, #24]
}
 8003e88:	bf00      	nop
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr
 8003e94:	e000e100 	.word	0xe000e100
 8003e98:	e000ed00 	.word	0xe000ed00

08003e9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b089      	sub	sp, #36	; 0x24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f003 0307 	and.w	r3, r3, #7
 8003eae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	f1c3 0307 	rsb	r3, r3, #7
 8003eb6:	2b04      	cmp	r3, #4
 8003eb8:	bf28      	it	cs
 8003eba:	2304      	movcs	r3, #4
 8003ebc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	2b06      	cmp	r3, #6
 8003ec4:	d902      	bls.n	8003ecc <NVIC_EncodePriority+0x30>
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	3b03      	subs	r3, #3
 8003eca:	e000      	b.n	8003ece <NVIC_EncodePriority+0x32>
 8003ecc:	2300      	movs	r3, #0
 8003ece:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eda:	43da      	mvns	r2, r3
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	401a      	ands	r2, r3
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	fa01 f303 	lsl.w	r3, r1, r3
 8003eee:	43d9      	mvns	r1, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ef4:	4313      	orrs	r3, r2
         );
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3724      	adds	r7, #36	; 0x24
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr
	...

08003f04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f14:	d301      	bcc.n	8003f1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f16:	2301      	movs	r3, #1
 8003f18:	e00f      	b.n	8003f3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f1a:	4a0a      	ldr	r2, [pc, #40]	; (8003f44 <SysTick_Config+0x40>)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f22:	210f      	movs	r1, #15
 8003f24:	f04f 30ff 	mov.w	r0, #4294967295
 8003f28:	f7ff ff8e 	bl	8003e48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f2c:	4b05      	ldr	r3, [pc, #20]	; (8003f44 <SysTick_Config+0x40>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f32:	4b04      	ldr	r3, [pc, #16]	; (8003f44 <SysTick_Config+0x40>)
 8003f34:	2207      	movs	r2, #7
 8003f36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3708      	adds	r7, #8
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	e000e010 	.word	0xe000e010

08003f48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f7ff ff29 	bl	8003da8 <__NVIC_SetPriorityGrouping>
}
 8003f56:	bf00      	nop
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b086      	sub	sp, #24
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	4603      	mov	r3, r0
 8003f66:	60b9      	str	r1, [r7, #8]
 8003f68:	607a      	str	r2, [r7, #4]
 8003f6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f70:	f7ff ff3e 	bl	8003df0 <__NVIC_GetPriorityGrouping>
 8003f74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	68b9      	ldr	r1, [r7, #8]
 8003f7a:	6978      	ldr	r0, [r7, #20]
 8003f7c:	f7ff ff8e 	bl	8003e9c <NVIC_EncodePriority>
 8003f80:	4602      	mov	r2, r0
 8003f82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f86:	4611      	mov	r1, r2
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7ff ff5d 	bl	8003e48 <__NVIC_SetPriority>
}
 8003f8e:	bf00      	nop
 8003f90:	3718      	adds	r7, #24
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b082      	sub	sp, #8
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7ff ff31 	bl	8003e0c <__NVIC_EnableIRQ>
}
 8003faa:	bf00      	nop
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b082      	sub	sp, #8
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7ff ffa2 	bl	8003f04 <SysTick_Config>
 8003fc0:	4603      	mov	r3, r0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3708      	adds	r7, #8
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
	...

08003fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b089      	sub	sp, #36	; 0x24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	61fb      	str	r3, [r7, #28]
 8003fe6:	e16b      	b.n	80042c0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003fe8:	2201      	movs	r2, #1
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	429a      	cmp	r2, r3
 8004002:	f040 815a 	bne.w	80042ba <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	2b01      	cmp	r3, #1
 8004010:	d005      	beq.n	800401e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800401a:	2b02      	cmp	r3, #2
 800401c:	d130      	bne.n	8004080 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	005b      	lsls	r3, r3, #1
 8004028:	2203      	movs	r2, #3
 800402a:	fa02 f303 	lsl.w	r3, r2, r3
 800402e:	43db      	mvns	r3, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4013      	ands	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	68da      	ldr	r2, [r3, #12]
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	005b      	lsls	r3, r3, #1
 800403e:	fa02 f303 	lsl.w	r3, r2, r3
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	4313      	orrs	r3, r2
 8004046:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004054:	2201      	movs	r2, #1
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	fa02 f303 	lsl.w	r3, r2, r3
 800405c:	43db      	mvns	r3, r3
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	4013      	ands	r3, r2
 8004062:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	091b      	lsrs	r3, r3, #4
 800406a:	f003 0201 	and.w	r2, r3, #1
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	fa02 f303 	lsl.w	r3, r2, r3
 8004074:	69ba      	ldr	r2, [r7, #24]
 8004076:	4313      	orrs	r3, r2
 8004078:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f003 0303 	and.w	r3, r3, #3
 8004088:	2b03      	cmp	r3, #3
 800408a:	d017      	beq.n	80040bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	005b      	lsls	r3, r3, #1
 8004096:	2203      	movs	r2, #3
 8004098:	fa02 f303 	lsl.w	r3, r2, r3
 800409c:	43db      	mvns	r3, r3
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	4013      	ands	r3, r2
 80040a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	fa02 f303 	lsl.w	r3, r2, r3
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	69ba      	ldr	r2, [r7, #24]
 80040ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f003 0303 	and.w	r3, r3, #3
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d123      	bne.n	8004110 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	08da      	lsrs	r2, r3, #3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3208      	adds	r2, #8
 80040d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	f003 0307 	and.w	r3, r3, #7
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	220f      	movs	r2, #15
 80040e0:	fa02 f303 	lsl.w	r3, r2, r3
 80040e4:	43db      	mvns	r3, r3
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	4013      	ands	r3, r2
 80040ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	691a      	ldr	r2, [r3, #16]
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	f003 0307 	and.w	r3, r3, #7
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	fa02 f303 	lsl.w	r3, r2, r3
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	4313      	orrs	r3, r2
 8004100:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	08da      	lsrs	r2, r3, #3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	3208      	adds	r2, #8
 800410a:	69b9      	ldr	r1, [r7, #24]
 800410c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	2203      	movs	r2, #3
 800411c:	fa02 f303 	lsl.w	r3, r2, r3
 8004120:	43db      	mvns	r3, r3
 8004122:	69ba      	ldr	r2, [r7, #24]
 8004124:	4013      	ands	r3, r2
 8004126:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f003 0203 	and.w	r2, r3, #3
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	fa02 f303 	lsl.w	r3, r2, r3
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	4313      	orrs	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	69ba      	ldr	r2, [r7, #24]
 8004142:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 80b4 	beq.w	80042ba <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004152:	2300      	movs	r3, #0
 8004154:	60fb      	str	r3, [r7, #12]
 8004156:	4b60      	ldr	r3, [pc, #384]	; (80042d8 <HAL_GPIO_Init+0x30c>)
 8004158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800415a:	4a5f      	ldr	r2, [pc, #380]	; (80042d8 <HAL_GPIO_Init+0x30c>)
 800415c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004160:	6453      	str	r3, [r2, #68]	; 0x44
 8004162:	4b5d      	ldr	r3, [pc, #372]	; (80042d8 <HAL_GPIO_Init+0x30c>)
 8004164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004166:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800416e:	4a5b      	ldr	r2, [pc, #364]	; (80042dc <HAL_GPIO_Init+0x310>)
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	089b      	lsrs	r3, r3, #2
 8004174:	3302      	adds	r3, #2
 8004176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800417a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	f003 0303 	and.w	r3, r3, #3
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	220f      	movs	r2, #15
 8004186:	fa02 f303 	lsl.w	r3, r2, r3
 800418a:	43db      	mvns	r3, r3
 800418c:	69ba      	ldr	r2, [r7, #24]
 800418e:	4013      	ands	r3, r2
 8004190:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a52      	ldr	r2, [pc, #328]	; (80042e0 <HAL_GPIO_Init+0x314>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d02b      	beq.n	80041f2 <HAL_GPIO_Init+0x226>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a51      	ldr	r2, [pc, #324]	; (80042e4 <HAL_GPIO_Init+0x318>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d025      	beq.n	80041ee <HAL_GPIO_Init+0x222>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a50      	ldr	r2, [pc, #320]	; (80042e8 <HAL_GPIO_Init+0x31c>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d01f      	beq.n	80041ea <HAL_GPIO_Init+0x21e>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a4f      	ldr	r2, [pc, #316]	; (80042ec <HAL_GPIO_Init+0x320>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d019      	beq.n	80041e6 <HAL_GPIO_Init+0x21a>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a4e      	ldr	r2, [pc, #312]	; (80042f0 <HAL_GPIO_Init+0x324>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d013      	beq.n	80041e2 <HAL_GPIO_Init+0x216>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a4d      	ldr	r2, [pc, #308]	; (80042f4 <HAL_GPIO_Init+0x328>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d00d      	beq.n	80041de <HAL_GPIO_Init+0x212>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a4c      	ldr	r2, [pc, #304]	; (80042f8 <HAL_GPIO_Init+0x32c>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d007      	beq.n	80041da <HAL_GPIO_Init+0x20e>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a4b      	ldr	r2, [pc, #300]	; (80042fc <HAL_GPIO_Init+0x330>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d101      	bne.n	80041d6 <HAL_GPIO_Init+0x20a>
 80041d2:	2307      	movs	r3, #7
 80041d4:	e00e      	b.n	80041f4 <HAL_GPIO_Init+0x228>
 80041d6:	2308      	movs	r3, #8
 80041d8:	e00c      	b.n	80041f4 <HAL_GPIO_Init+0x228>
 80041da:	2306      	movs	r3, #6
 80041dc:	e00a      	b.n	80041f4 <HAL_GPIO_Init+0x228>
 80041de:	2305      	movs	r3, #5
 80041e0:	e008      	b.n	80041f4 <HAL_GPIO_Init+0x228>
 80041e2:	2304      	movs	r3, #4
 80041e4:	e006      	b.n	80041f4 <HAL_GPIO_Init+0x228>
 80041e6:	2303      	movs	r3, #3
 80041e8:	e004      	b.n	80041f4 <HAL_GPIO_Init+0x228>
 80041ea:	2302      	movs	r3, #2
 80041ec:	e002      	b.n	80041f4 <HAL_GPIO_Init+0x228>
 80041ee:	2301      	movs	r3, #1
 80041f0:	e000      	b.n	80041f4 <HAL_GPIO_Init+0x228>
 80041f2:	2300      	movs	r3, #0
 80041f4:	69fa      	ldr	r2, [r7, #28]
 80041f6:	f002 0203 	and.w	r2, r2, #3
 80041fa:	0092      	lsls	r2, r2, #2
 80041fc:	4093      	lsls	r3, r2
 80041fe:	69ba      	ldr	r2, [r7, #24]
 8004200:	4313      	orrs	r3, r2
 8004202:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004204:	4935      	ldr	r1, [pc, #212]	; (80042dc <HAL_GPIO_Init+0x310>)
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	089b      	lsrs	r3, r3, #2
 800420a:	3302      	adds	r3, #2
 800420c:	69ba      	ldr	r2, [r7, #24]
 800420e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004212:	4b3b      	ldr	r3, [pc, #236]	; (8004300 <HAL_GPIO_Init+0x334>)
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	43db      	mvns	r3, r3
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	4013      	ands	r3, r2
 8004220:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d003      	beq.n	8004236 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800422e:	69ba      	ldr	r2, [r7, #24]
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	4313      	orrs	r3, r2
 8004234:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004236:	4a32      	ldr	r2, [pc, #200]	; (8004300 <HAL_GPIO_Init+0x334>)
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800423c:	4b30      	ldr	r3, [pc, #192]	; (8004300 <HAL_GPIO_Init+0x334>)
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	43db      	mvns	r3, r3
 8004246:	69ba      	ldr	r2, [r7, #24]
 8004248:	4013      	ands	r3, r2
 800424a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d003      	beq.n	8004260 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	4313      	orrs	r3, r2
 800425e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004260:	4a27      	ldr	r2, [pc, #156]	; (8004300 <HAL_GPIO_Init+0x334>)
 8004262:	69bb      	ldr	r3, [r7, #24]
 8004264:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004266:	4b26      	ldr	r3, [pc, #152]	; (8004300 <HAL_GPIO_Init+0x334>)
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	43db      	mvns	r3, r3
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	4013      	ands	r3, r2
 8004274:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d003      	beq.n	800428a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	4313      	orrs	r3, r2
 8004288:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800428a:	4a1d      	ldr	r2, [pc, #116]	; (8004300 <HAL_GPIO_Init+0x334>)
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004290:	4b1b      	ldr	r3, [pc, #108]	; (8004300 <HAL_GPIO_Init+0x334>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	43db      	mvns	r3, r3
 800429a:	69ba      	ldr	r2, [r7, #24]
 800429c:	4013      	ands	r3, r2
 800429e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d003      	beq.n	80042b4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80042ac:	69ba      	ldr	r2, [r7, #24]
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042b4:	4a12      	ldr	r2, [pc, #72]	; (8004300 <HAL_GPIO_Init+0x334>)
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	3301      	adds	r3, #1
 80042be:	61fb      	str	r3, [r7, #28]
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	2b0f      	cmp	r3, #15
 80042c4:	f67f ae90 	bls.w	8003fe8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042c8:	bf00      	nop
 80042ca:	bf00      	nop
 80042cc:	3724      	adds	r7, #36	; 0x24
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop
 80042d8:	40023800 	.word	0x40023800
 80042dc:	40013800 	.word	0x40013800
 80042e0:	40020000 	.word	0x40020000
 80042e4:	40020400 	.word	0x40020400
 80042e8:	40020800 	.word	0x40020800
 80042ec:	40020c00 	.word	0x40020c00
 80042f0:	40021000 	.word	0x40021000
 80042f4:	40021400 	.word	0x40021400
 80042f8:	40021800 	.word	0x40021800
 80042fc:	40021c00 	.word	0x40021c00
 8004300:	40013c00 	.word	0x40013c00

08004304 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004304:	b480      	push	{r7}
 8004306:	b085      	sub	sp, #20
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	460b      	mov	r3, r1
 800430e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	691a      	ldr	r2, [r3, #16]
 8004314:	887b      	ldrh	r3, [r7, #2]
 8004316:	4013      	ands	r3, r2
 8004318:	2b00      	cmp	r3, #0
 800431a:	d002      	beq.n	8004322 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800431c:	2301      	movs	r3, #1
 800431e:	73fb      	strb	r3, [r7, #15]
 8004320:	e001      	b.n	8004326 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004322:	2300      	movs	r3, #0
 8004324:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004326:	7bfb      	ldrb	r3, [r7, #15]
}
 8004328:	4618      	mov	r0, r3
 800432a:	3714      	adds	r7, #20
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	460b      	mov	r3, r1
 800433e:	807b      	strh	r3, [r7, #2]
 8004340:	4613      	mov	r3, r2
 8004342:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004344:	787b      	ldrb	r3, [r7, #1]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d003      	beq.n	8004352 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800434a:	887a      	ldrh	r2, [r7, #2]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004350:	e003      	b.n	800435a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004352:	887b      	ldrh	r3, [r7, #2]
 8004354:	041a      	lsls	r2, r3, #16
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	619a      	str	r2, [r3, #24]
}
 800435a:	bf00      	nop
 800435c:	370c      	adds	r7, #12
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr
	...

08004368 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	4603      	mov	r3, r0
 8004370:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004372:	4b08      	ldr	r3, [pc, #32]	; (8004394 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004374:	695a      	ldr	r2, [r3, #20]
 8004376:	88fb      	ldrh	r3, [r7, #6]
 8004378:	4013      	ands	r3, r2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d006      	beq.n	800438c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800437e:	4a05      	ldr	r2, [pc, #20]	; (8004394 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004380:	88fb      	ldrh	r3, [r7, #6]
 8004382:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004384:	88fb      	ldrh	r3, [r7, #6]
 8004386:	4618      	mov	r0, r3
 8004388:	f7ff f95c 	bl	8003644 <HAL_GPIO_EXTI_Callback>
  }
}
 800438c:	bf00      	nop
 800438e:	3708      	adds	r7, #8
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	40013c00 	.word	0x40013c00

08004398 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e267      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d075      	beq.n	80044a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043b6:	4b88      	ldr	r3, [pc, #544]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 030c 	and.w	r3, r3, #12
 80043be:	2b04      	cmp	r3, #4
 80043c0:	d00c      	beq.n	80043dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043c2:	4b85      	ldr	r3, [pc, #532]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043ca:	2b08      	cmp	r3, #8
 80043cc:	d112      	bne.n	80043f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043ce:	4b82      	ldr	r3, [pc, #520]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043da:	d10b      	bne.n	80043f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043dc:	4b7e      	ldr	r3, [pc, #504]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d05b      	beq.n	80044a0 <HAL_RCC_OscConfig+0x108>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d157      	bne.n	80044a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e242      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043fc:	d106      	bne.n	800440c <HAL_RCC_OscConfig+0x74>
 80043fe:	4b76      	ldr	r3, [pc, #472]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a75      	ldr	r2, [pc, #468]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 8004404:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004408:	6013      	str	r3, [r2, #0]
 800440a:	e01d      	b.n	8004448 <HAL_RCC_OscConfig+0xb0>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004414:	d10c      	bne.n	8004430 <HAL_RCC_OscConfig+0x98>
 8004416:	4b70      	ldr	r3, [pc, #448]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a6f      	ldr	r2, [pc, #444]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 800441c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004420:	6013      	str	r3, [r2, #0]
 8004422:	4b6d      	ldr	r3, [pc, #436]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a6c      	ldr	r2, [pc, #432]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 8004428:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800442c:	6013      	str	r3, [r2, #0]
 800442e:	e00b      	b.n	8004448 <HAL_RCC_OscConfig+0xb0>
 8004430:	4b69      	ldr	r3, [pc, #420]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a68      	ldr	r2, [pc, #416]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 8004436:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800443a:	6013      	str	r3, [r2, #0]
 800443c:	4b66      	ldr	r3, [pc, #408]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a65      	ldr	r2, [pc, #404]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 8004442:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004446:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d013      	beq.n	8004478 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004450:	f7ff fc7a 	bl	8003d48 <HAL_GetTick>
 8004454:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004456:	e008      	b.n	800446a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004458:	f7ff fc76 	bl	8003d48 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	2b64      	cmp	r3, #100	; 0x64
 8004464:	d901      	bls.n	800446a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e207      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800446a:	4b5b      	ldr	r3, [pc, #364]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d0f0      	beq.n	8004458 <HAL_RCC_OscConfig+0xc0>
 8004476:	e014      	b.n	80044a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004478:	f7ff fc66 	bl	8003d48 <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800447e:	e008      	b.n	8004492 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004480:	f7ff fc62 	bl	8003d48 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b64      	cmp	r3, #100	; 0x64
 800448c:	d901      	bls.n	8004492 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e1f3      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004492:	4b51      	ldr	r3, [pc, #324]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1f0      	bne.n	8004480 <HAL_RCC_OscConfig+0xe8>
 800449e:	e000      	b.n	80044a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0302 	and.w	r3, r3, #2
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d063      	beq.n	8004576 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044ae:	4b4a      	ldr	r3, [pc, #296]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f003 030c 	and.w	r3, r3, #12
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00b      	beq.n	80044d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044ba:	4b47      	ldr	r3, [pc, #284]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044c2:	2b08      	cmp	r3, #8
 80044c4:	d11c      	bne.n	8004500 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044c6:	4b44      	ldr	r3, [pc, #272]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d116      	bne.n	8004500 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044d2:	4b41      	ldr	r3, [pc, #260]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d005      	beq.n	80044ea <HAL_RCC_OscConfig+0x152>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d001      	beq.n	80044ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e1c7      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ea:	4b3b      	ldr	r3, [pc, #236]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	00db      	lsls	r3, r3, #3
 80044f8:	4937      	ldr	r1, [pc, #220]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044fe:	e03a      	b.n	8004576 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d020      	beq.n	800454a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004508:	4b34      	ldr	r3, [pc, #208]	; (80045dc <HAL_RCC_OscConfig+0x244>)
 800450a:	2201      	movs	r2, #1
 800450c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800450e:	f7ff fc1b 	bl	8003d48 <HAL_GetTick>
 8004512:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004514:	e008      	b.n	8004528 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004516:	f7ff fc17 	bl	8003d48 <HAL_GetTick>
 800451a:	4602      	mov	r2, r0
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	2b02      	cmp	r3, #2
 8004522:	d901      	bls.n	8004528 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	e1a8      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004528:	4b2b      	ldr	r3, [pc, #172]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	2b00      	cmp	r3, #0
 8004532:	d0f0      	beq.n	8004516 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004534:	4b28      	ldr	r3, [pc, #160]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	00db      	lsls	r3, r3, #3
 8004542:	4925      	ldr	r1, [pc, #148]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 8004544:	4313      	orrs	r3, r2
 8004546:	600b      	str	r3, [r1, #0]
 8004548:	e015      	b.n	8004576 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800454a:	4b24      	ldr	r3, [pc, #144]	; (80045dc <HAL_RCC_OscConfig+0x244>)
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004550:	f7ff fbfa 	bl	8003d48 <HAL_GetTick>
 8004554:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004556:	e008      	b.n	800456a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004558:	f7ff fbf6 	bl	8003d48 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	2b02      	cmp	r3, #2
 8004564:	d901      	bls.n	800456a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e187      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800456a:	4b1b      	ldr	r3, [pc, #108]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1f0      	bne.n	8004558 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 0308 	and.w	r3, r3, #8
 800457e:	2b00      	cmp	r3, #0
 8004580:	d036      	beq.n	80045f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d016      	beq.n	80045b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800458a:	4b15      	ldr	r3, [pc, #84]	; (80045e0 <HAL_RCC_OscConfig+0x248>)
 800458c:	2201      	movs	r2, #1
 800458e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004590:	f7ff fbda 	bl	8003d48 <HAL_GetTick>
 8004594:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004596:	e008      	b.n	80045aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004598:	f7ff fbd6 	bl	8003d48 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d901      	bls.n	80045aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e167      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045aa:	4b0b      	ldr	r3, [pc, #44]	; (80045d8 <HAL_RCC_OscConfig+0x240>)
 80045ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d0f0      	beq.n	8004598 <HAL_RCC_OscConfig+0x200>
 80045b6:	e01b      	b.n	80045f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045b8:	4b09      	ldr	r3, [pc, #36]	; (80045e0 <HAL_RCC_OscConfig+0x248>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045be:	f7ff fbc3 	bl	8003d48 <HAL_GetTick>
 80045c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045c4:	e00e      	b.n	80045e4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045c6:	f7ff fbbf 	bl	8003d48 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d907      	bls.n	80045e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e150      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
 80045d8:	40023800 	.word	0x40023800
 80045dc:	42470000 	.word	0x42470000
 80045e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045e4:	4b88      	ldr	r3, [pc, #544]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 80045e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045e8:	f003 0302 	and.w	r3, r3, #2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1ea      	bne.n	80045c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0304 	and.w	r3, r3, #4
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f000 8097 	beq.w	800472c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045fe:	2300      	movs	r3, #0
 8004600:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004602:	4b81      	ldr	r3, [pc, #516]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 8004604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10f      	bne.n	800462e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800460e:	2300      	movs	r3, #0
 8004610:	60bb      	str	r3, [r7, #8]
 8004612:	4b7d      	ldr	r3, [pc, #500]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 8004614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004616:	4a7c      	ldr	r2, [pc, #496]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 8004618:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800461c:	6413      	str	r3, [r2, #64]	; 0x40
 800461e:	4b7a      	ldr	r3, [pc, #488]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 8004620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004626:	60bb      	str	r3, [r7, #8]
 8004628:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800462a:	2301      	movs	r3, #1
 800462c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800462e:	4b77      	ldr	r3, [pc, #476]	; (800480c <HAL_RCC_OscConfig+0x474>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004636:	2b00      	cmp	r3, #0
 8004638:	d118      	bne.n	800466c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800463a:	4b74      	ldr	r3, [pc, #464]	; (800480c <HAL_RCC_OscConfig+0x474>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a73      	ldr	r2, [pc, #460]	; (800480c <HAL_RCC_OscConfig+0x474>)
 8004640:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004644:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004646:	f7ff fb7f 	bl	8003d48 <HAL_GetTick>
 800464a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800464c:	e008      	b.n	8004660 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800464e:	f7ff fb7b 	bl	8003d48 <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	2b02      	cmp	r3, #2
 800465a:	d901      	bls.n	8004660 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e10c      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004660:	4b6a      	ldr	r3, [pc, #424]	; (800480c <HAL_RCC_OscConfig+0x474>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004668:	2b00      	cmp	r3, #0
 800466a:	d0f0      	beq.n	800464e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	2b01      	cmp	r3, #1
 8004672:	d106      	bne.n	8004682 <HAL_RCC_OscConfig+0x2ea>
 8004674:	4b64      	ldr	r3, [pc, #400]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 8004676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004678:	4a63      	ldr	r2, [pc, #396]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 800467a:	f043 0301 	orr.w	r3, r3, #1
 800467e:	6713      	str	r3, [r2, #112]	; 0x70
 8004680:	e01c      	b.n	80046bc <HAL_RCC_OscConfig+0x324>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	2b05      	cmp	r3, #5
 8004688:	d10c      	bne.n	80046a4 <HAL_RCC_OscConfig+0x30c>
 800468a:	4b5f      	ldr	r3, [pc, #380]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 800468c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800468e:	4a5e      	ldr	r2, [pc, #376]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 8004690:	f043 0304 	orr.w	r3, r3, #4
 8004694:	6713      	str	r3, [r2, #112]	; 0x70
 8004696:	4b5c      	ldr	r3, [pc, #368]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 8004698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800469a:	4a5b      	ldr	r2, [pc, #364]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 800469c:	f043 0301 	orr.w	r3, r3, #1
 80046a0:	6713      	str	r3, [r2, #112]	; 0x70
 80046a2:	e00b      	b.n	80046bc <HAL_RCC_OscConfig+0x324>
 80046a4:	4b58      	ldr	r3, [pc, #352]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 80046a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046a8:	4a57      	ldr	r2, [pc, #348]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 80046aa:	f023 0301 	bic.w	r3, r3, #1
 80046ae:	6713      	str	r3, [r2, #112]	; 0x70
 80046b0:	4b55      	ldr	r3, [pc, #340]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 80046b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b4:	4a54      	ldr	r2, [pc, #336]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 80046b6:	f023 0304 	bic.w	r3, r3, #4
 80046ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d015      	beq.n	80046f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c4:	f7ff fb40 	bl	8003d48 <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046ca:	e00a      	b.n	80046e2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046cc:	f7ff fb3c 	bl	8003d48 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80046da:	4293      	cmp	r3, r2
 80046dc:	d901      	bls.n	80046e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e0cb      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046e2:	4b49      	ldr	r3, [pc, #292]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 80046e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d0ee      	beq.n	80046cc <HAL_RCC_OscConfig+0x334>
 80046ee:	e014      	b.n	800471a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046f0:	f7ff fb2a 	bl	8003d48 <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046f6:	e00a      	b.n	800470e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046f8:	f7ff fb26 	bl	8003d48 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	f241 3288 	movw	r2, #5000	; 0x1388
 8004706:	4293      	cmp	r3, r2
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e0b5      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800470e:	4b3e      	ldr	r3, [pc, #248]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 8004710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004712:	f003 0302 	and.w	r3, r3, #2
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1ee      	bne.n	80046f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800471a:	7dfb      	ldrb	r3, [r7, #23]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d105      	bne.n	800472c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004720:	4b39      	ldr	r3, [pc, #228]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 8004722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004724:	4a38      	ldr	r2, [pc, #224]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 8004726:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800472a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	2b00      	cmp	r3, #0
 8004732:	f000 80a1 	beq.w	8004878 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004736:	4b34      	ldr	r3, [pc, #208]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f003 030c 	and.w	r3, r3, #12
 800473e:	2b08      	cmp	r3, #8
 8004740:	d05c      	beq.n	80047fc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	2b02      	cmp	r3, #2
 8004748:	d141      	bne.n	80047ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800474a:	4b31      	ldr	r3, [pc, #196]	; (8004810 <HAL_RCC_OscConfig+0x478>)
 800474c:	2200      	movs	r2, #0
 800474e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004750:	f7ff fafa 	bl	8003d48 <HAL_GetTick>
 8004754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004756:	e008      	b.n	800476a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004758:	f7ff faf6 	bl	8003d48 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b02      	cmp	r3, #2
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e087      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800476a:	4b27      	ldr	r3, [pc, #156]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1f0      	bne.n	8004758 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	69da      	ldr	r2, [r3, #28]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	431a      	orrs	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004784:	019b      	lsls	r3, r3, #6
 8004786:	431a      	orrs	r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478c:	085b      	lsrs	r3, r3, #1
 800478e:	3b01      	subs	r3, #1
 8004790:	041b      	lsls	r3, r3, #16
 8004792:	431a      	orrs	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004798:	061b      	lsls	r3, r3, #24
 800479a:	491b      	ldr	r1, [pc, #108]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 800479c:	4313      	orrs	r3, r2
 800479e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047a0:	4b1b      	ldr	r3, [pc, #108]	; (8004810 <HAL_RCC_OscConfig+0x478>)
 80047a2:	2201      	movs	r2, #1
 80047a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a6:	f7ff facf 	bl	8003d48 <HAL_GetTick>
 80047aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047ac:	e008      	b.n	80047c0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047ae:	f7ff facb 	bl	8003d48 <HAL_GetTick>
 80047b2:	4602      	mov	r2, r0
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	d901      	bls.n	80047c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e05c      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047c0:	4b11      	ldr	r3, [pc, #68]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d0f0      	beq.n	80047ae <HAL_RCC_OscConfig+0x416>
 80047cc:	e054      	b.n	8004878 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ce:	4b10      	ldr	r3, [pc, #64]	; (8004810 <HAL_RCC_OscConfig+0x478>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047d4:	f7ff fab8 	bl	8003d48 <HAL_GetTick>
 80047d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047da:	e008      	b.n	80047ee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047dc:	f7ff fab4 	bl	8003d48 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d901      	bls.n	80047ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e045      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047ee:	4b06      	ldr	r3, [pc, #24]	; (8004808 <HAL_RCC_OscConfig+0x470>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1f0      	bne.n	80047dc <HAL_RCC_OscConfig+0x444>
 80047fa:	e03d      	b.n	8004878 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d107      	bne.n	8004814 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e038      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
 8004808:	40023800 	.word	0x40023800
 800480c:	40007000 	.word	0x40007000
 8004810:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004814:	4b1b      	ldr	r3, [pc, #108]	; (8004884 <HAL_RCC_OscConfig+0x4ec>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	699b      	ldr	r3, [r3, #24]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d028      	beq.n	8004874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800482c:	429a      	cmp	r2, r3
 800482e:	d121      	bne.n	8004874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800483a:	429a      	cmp	r2, r3
 800483c:	d11a      	bne.n	8004874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800483e:	68fa      	ldr	r2, [r7, #12]
 8004840:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004844:	4013      	ands	r3, r2
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800484a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800484c:	4293      	cmp	r3, r2
 800484e:	d111      	bne.n	8004874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485a:	085b      	lsrs	r3, r3, #1
 800485c:	3b01      	subs	r3, #1
 800485e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004860:	429a      	cmp	r2, r3
 8004862:	d107      	bne.n	8004874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800486e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004870:	429a      	cmp	r2, r3
 8004872:	d001      	beq.n	8004878 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e000      	b.n	800487a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3718      	adds	r7, #24
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	40023800 	.word	0x40023800

08004888 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d101      	bne.n	800489c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e0cc      	b.n	8004a36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800489c:	4b68      	ldr	r3, [pc, #416]	; (8004a40 <HAL_RCC_ClockConfig+0x1b8>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0307 	and.w	r3, r3, #7
 80048a4:	683a      	ldr	r2, [r7, #0]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d90c      	bls.n	80048c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048aa:	4b65      	ldr	r3, [pc, #404]	; (8004a40 <HAL_RCC_ClockConfig+0x1b8>)
 80048ac:	683a      	ldr	r2, [r7, #0]
 80048ae:	b2d2      	uxtb	r2, r2
 80048b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048b2:	4b63      	ldr	r3, [pc, #396]	; (8004a40 <HAL_RCC_ClockConfig+0x1b8>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 0307 	and.w	r3, r3, #7
 80048ba:	683a      	ldr	r2, [r7, #0]
 80048bc:	429a      	cmp	r2, r3
 80048be:	d001      	beq.n	80048c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e0b8      	b.n	8004a36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0302 	and.w	r3, r3, #2
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d020      	beq.n	8004912 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 0304 	and.w	r3, r3, #4
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d005      	beq.n	80048e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048dc:	4b59      	ldr	r3, [pc, #356]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	4a58      	ldr	r2, [pc, #352]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 80048e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80048e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0308 	and.w	r3, r3, #8
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d005      	beq.n	8004900 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048f4:	4b53      	ldr	r3, [pc, #332]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	4a52      	ldr	r2, [pc, #328]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 80048fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80048fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004900:	4b50      	ldr	r3, [pc, #320]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	494d      	ldr	r1, [pc, #308]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 800490e:	4313      	orrs	r3, r2
 8004910:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	2b00      	cmp	r3, #0
 800491c:	d044      	beq.n	80049a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	2b01      	cmp	r3, #1
 8004924:	d107      	bne.n	8004936 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004926:	4b47      	ldr	r3, [pc, #284]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d119      	bne.n	8004966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e07f      	b.n	8004a36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	2b02      	cmp	r3, #2
 800493c:	d003      	beq.n	8004946 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004942:	2b03      	cmp	r3, #3
 8004944:	d107      	bne.n	8004956 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004946:	4b3f      	ldr	r3, [pc, #252]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d109      	bne.n	8004966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e06f      	b.n	8004a36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004956:	4b3b      	ldr	r3, [pc, #236]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	2b00      	cmp	r3, #0
 8004960:	d101      	bne.n	8004966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e067      	b.n	8004a36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004966:	4b37      	ldr	r3, [pc, #220]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f023 0203 	bic.w	r2, r3, #3
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	4934      	ldr	r1, [pc, #208]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 8004974:	4313      	orrs	r3, r2
 8004976:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004978:	f7ff f9e6 	bl	8003d48 <HAL_GetTick>
 800497c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800497e:	e00a      	b.n	8004996 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004980:	f7ff f9e2 	bl	8003d48 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	f241 3288 	movw	r2, #5000	; 0x1388
 800498e:	4293      	cmp	r3, r2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e04f      	b.n	8004a36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004996:	4b2b      	ldr	r3, [pc, #172]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	f003 020c 	and.w	r2, r3, #12
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d1eb      	bne.n	8004980 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049a8:	4b25      	ldr	r3, [pc, #148]	; (8004a40 <HAL_RCC_ClockConfig+0x1b8>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0307 	and.w	r3, r3, #7
 80049b0:	683a      	ldr	r2, [r7, #0]
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d20c      	bcs.n	80049d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049b6:	4b22      	ldr	r3, [pc, #136]	; (8004a40 <HAL_RCC_ClockConfig+0x1b8>)
 80049b8:	683a      	ldr	r2, [r7, #0]
 80049ba:	b2d2      	uxtb	r2, r2
 80049bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049be:	4b20      	ldr	r3, [pc, #128]	; (8004a40 <HAL_RCC_ClockConfig+0x1b8>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0307 	and.w	r3, r3, #7
 80049c6:	683a      	ldr	r2, [r7, #0]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d001      	beq.n	80049d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e032      	b.n	8004a36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0304 	and.w	r3, r3, #4
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d008      	beq.n	80049ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049dc:	4b19      	ldr	r3, [pc, #100]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	4916      	ldr	r1, [pc, #88]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0308 	and.w	r3, r3, #8
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d009      	beq.n	8004a0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049fa:	4b12      	ldr	r3, [pc, #72]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	00db      	lsls	r3, r3, #3
 8004a08:	490e      	ldr	r1, [pc, #56]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a0e:	f000 f821 	bl	8004a54 <HAL_RCC_GetSysClockFreq>
 8004a12:	4602      	mov	r2, r0
 8004a14:	4b0b      	ldr	r3, [pc, #44]	; (8004a44 <HAL_RCC_ClockConfig+0x1bc>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	091b      	lsrs	r3, r3, #4
 8004a1a:	f003 030f 	and.w	r3, r3, #15
 8004a1e:	490a      	ldr	r1, [pc, #40]	; (8004a48 <HAL_RCC_ClockConfig+0x1c0>)
 8004a20:	5ccb      	ldrb	r3, [r1, r3]
 8004a22:	fa22 f303 	lsr.w	r3, r2, r3
 8004a26:	4a09      	ldr	r2, [pc, #36]	; (8004a4c <HAL_RCC_ClockConfig+0x1c4>)
 8004a28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a2a:	4b09      	ldr	r3, [pc, #36]	; (8004a50 <HAL_RCC_ClockConfig+0x1c8>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f7ff f946 	bl	8003cc0 <HAL_InitTick>

  return HAL_OK;
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3710      	adds	r7, #16
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	bf00      	nop
 8004a40:	40023c00 	.word	0x40023c00
 8004a44:	40023800 	.word	0x40023800
 8004a48:	080068e4 	.word	0x080068e4
 8004a4c:	200000b8 	.word	0x200000b8
 8004a50:	200000bc 	.word	0x200000bc

08004a54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a58:	b094      	sub	sp, #80	; 0x50
 8004a5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	647b      	str	r3, [r7, #68]	; 0x44
 8004a60:	2300      	movs	r3, #0
 8004a62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a64:	2300      	movs	r3, #0
 8004a66:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a6c:	4b79      	ldr	r3, [pc, #484]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f003 030c 	and.w	r3, r3, #12
 8004a74:	2b08      	cmp	r3, #8
 8004a76:	d00d      	beq.n	8004a94 <HAL_RCC_GetSysClockFreq+0x40>
 8004a78:	2b08      	cmp	r3, #8
 8004a7a:	f200 80e1 	bhi.w	8004c40 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d002      	beq.n	8004a88 <HAL_RCC_GetSysClockFreq+0x34>
 8004a82:	2b04      	cmp	r3, #4
 8004a84:	d003      	beq.n	8004a8e <HAL_RCC_GetSysClockFreq+0x3a>
 8004a86:	e0db      	b.n	8004c40 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a88:	4b73      	ldr	r3, [pc, #460]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a8a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004a8c:	e0db      	b.n	8004c46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a8e:	4b73      	ldr	r3, [pc, #460]	; (8004c5c <HAL_RCC_GetSysClockFreq+0x208>)
 8004a90:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a92:	e0d8      	b.n	8004c46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a94:	4b6f      	ldr	r3, [pc, #444]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a9c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a9e:	4b6d      	ldr	r3, [pc, #436]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x200>)
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d063      	beq.n	8004b72 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aaa:	4b6a      	ldr	r3, [pc, #424]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x200>)
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	099b      	lsrs	r3, r3, #6
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ab4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004abc:	633b      	str	r3, [r7, #48]	; 0x30
 8004abe:	2300      	movs	r3, #0
 8004ac0:	637b      	str	r3, [r7, #52]	; 0x34
 8004ac2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004ac6:	4622      	mov	r2, r4
 8004ac8:	462b      	mov	r3, r5
 8004aca:	f04f 0000 	mov.w	r0, #0
 8004ace:	f04f 0100 	mov.w	r1, #0
 8004ad2:	0159      	lsls	r1, r3, #5
 8004ad4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ad8:	0150      	lsls	r0, r2, #5
 8004ada:	4602      	mov	r2, r0
 8004adc:	460b      	mov	r3, r1
 8004ade:	4621      	mov	r1, r4
 8004ae0:	1a51      	subs	r1, r2, r1
 8004ae2:	6139      	str	r1, [r7, #16]
 8004ae4:	4629      	mov	r1, r5
 8004ae6:	eb63 0301 	sbc.w	r3, r3, r1
 8004aea:	617b      	str	r3, [r7, #20]
 8004aec:	f04f 0200 	mov.w	r2, #0
 8004af0:	f04f 0300 	mov.w	r3, #0
 8004af4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004af8:	4659      	mov	r1, fp
 8004afa:	018b      	lsls	r3, r1, #6
 8004afc:	4651      	mov	r1, sl
 8004afe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b02:	4651      	mov	r1, sl
 8004b04:	018a      	lsls	r2, r1, #6
 8004b06:	4651      	mov	r1, sl
 8004b08:	ebb2 0801 	subs.w	r8, r2, r1
 8004b0c:	4659      	mov	r1, fp
 8004b0e:	eb63 0901 	sbc.w	r9, r3, r1
 8004b12:	f04f 0200 	mov.w	r2, #0
 8004b16:	f04f 0300 	mov.w	r3, #0
 8004b1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b26:	4690      	mov	r8, r2
 8004b28:	4699      	mov	r9, r3
 8004b2a:	4623      	mov	r3, r4
 8004b2c:	eb18 0303 	adds.w	r3, r8, r3
 8004b30:	60bb      	str	r3, [r7, #8]
 8004b32:	462b      	mov	r3, r5
 8004b34:	eb49 0303 	adc.w	r3, r9, r3
 8004b38:	60fb      	str	r3, [r7, #12]
 8004b3a:	f04f 0200 	mov.w	r2, #0
 8004b3e:	f04f 0300 	mov.w	r3, #0
 8004b42:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b46:	4629      	mov	r1, r5
 8004b48:	024b      	lsls	r3, r1, #9
 8004b4a:	4621      	mov	r1, r4
 8004b4c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b50:	4621      	mov	r1, r4
 8004b52:	024a      	lsls	r2, r1, #9
 8004b54:	4610      	mov	r0, r2
 8004b56:	4619      	mov	r1, r3
 8004b58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b5e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b64:	f7fb fb84 	bl	8000270 <__aeabi_uldivmod>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b70:	e058      	b.n	8004c24 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b72:	4b38      	ldr	r3, [pc, #224]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	099b      	lsrs	r3, r3, #6
 8004b78:	2200      	movs	r2, #0
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	4611      	mov	r1, r2
 8004b7e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b82:	623b      	str	r3, [r7, #32]
 8004b84:	2300      	movs	r3, #0
 8004b86:	627b      	str	r3, [r7, #36]	; 0x24
 8004b88:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b8c:	4642      	mov	r2, r8
 8004b8e:	464b      	mov	r3, r9
 8004b90:	f04f 0000 	mov.w	r0, #0
 8004b94:	f04f 0100 	mov.w	r1, #0
 8004b98:	0159      	lsls	r1, r3, #5
 8004b9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b9e:	0150      	lsls	r0, r2, #5
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	460b      	mov	r3, r1
 8004ba4:	4641      	mov	r1, r8
 8004ba6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004baa:	4649      	mov	r1, r9
 8004bac:	eb63 0b01 	sbc.w	fp, r3, r1
 8004bb0:	f04f 0200 	mov.w	r2, #0
 8004bb4:	f04f 0300 	mov.w	r3, #0
 8004bb8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004bbc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004bc0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004bc4:	ebb2 040a 	subs.w	r4, r2, sl
 8004bc8:	eb63 050b 	sbc.w	r5, r3, fp
 8004bcc:	f04f 0200 	mov.w	r2, #0
 8004bd0:	f04f 0300 	mov.w	r3, #0
 8004bd4:	00eb      	lsls	r3, r5, #3
 8004bd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004bda:	00e2      	lsls	r2, r4, #3
 8004bdc:	4614      	mov	r4, r2
 8004bde:	461d      	mov	r5, r3
 8004be0:	4643      	mov	r3, r8
 8004be2:	18e3      	adds	r3, r4, r3
 8004be4:	603b      	str	r3, [r7, #0]
 8004be6:	464b      	mov	r3, r9
 8004be8:	eb45 0303 	adc.w	r3, r5, r3
 8004bec:	607b      	str	r3, [r7, #4]
 8004bee:	f04f 0200 	mov.w	r2, #0
 8004bf2:	f04f 0300 	mov.w	r3, #0
 8004bf6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bfa:	4629      	mov	r1, r5
 8004bfc:	028b      	lsls	r3, r1, #10
 8004bfe:	4621      	mov	r1, r4
 8004c00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c04:	4621      	mov	r1, r4
 8004c06:	028a      	lsls	r2, r1, #10
 8004c08:	4610      	mov	r0, r2
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c0e:	2200      	movs	r2, #0
 8004c10:	61bb      	str	r3, [r7, #24]
 8004c12:	61fa      	str	r2, [r7, #28]
 8004c14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c18:	f7fb fb2a 	bl	8000270 <__aeabi_uldivmod>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	460b      	mov	r3, r1
 8004c20:	4613      	mov	r3, r2
 8004c22:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004c24:	4b0b      	ldr	r3, [pc, #44]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	0c1b      	lsrs	r3, r3, #16
 8004c2a:	f003 0303 	and.w	r3, r3, #3
 8004c2e:	3301      	adds	r3, #1
 8004c30:	005b      	lsls	r3, r3, #1
 8004c32:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004c34:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c3c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c3e:	e002      	b.n	8004c46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c40:	4b05      	ldr	r3, [pc, #20]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c42:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3750      	adds	r7, #80	; 0x50
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c52:	bf00      	nop
 8004c54:	40023800 	.word	0x40023800
 8004c58:	00f42400 	.word	0x00f42400
 8004c5c:	007a1200 	.word	0x007a1200

08004c60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e041      	b.n	8004cf6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d106      	bne.n	8004c8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f7fe ff60 	bl	8003b4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	3304      	adds	r3, #4
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	4610      	mov	r0, r2
 8004ca0:	f000 fcea 	bl	8005678 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3708      	adds	r7, #8
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
	...

08004d00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d001      	beq.n	8004d18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e04e      	b.n	8004db6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2202      	movs	r2, #2
 8004d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	68da      	ldr	r2, [r3, #12]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f042 0201 	orr.w	r2, r2, #1
 8004d2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a23      	ldr	r2, [pc, #140]	; (8004dc4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d022      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d42:	d01d      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a1f      	ldr	r2, [pc, #124]	; (8004dc8 <HAL_TIM_Base_Start_IT+0xc8>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d018      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a1e      	ldr	r2, [pc, #120]	; (8004dcc <HAL_TIM_Base_Start_IT+0xcc>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d013      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a1c      	ldr	r2, [pc, #112]	; (8004dd0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d00e      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a1b      	ldr	r2, [pc, #108]	; (8004dd4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d009      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a19      	ldr	r2, [pc, #100]	; (8004dd8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d004      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a18      	ldr	r2, [pc, #96]	; (8004ddc <HAL_TIM_Base_Start_IT+0xdc>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d111      	bne.n	8004da4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	f003 0307 	and.w	r3, r3, #7
 8004d8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2b06      	cmp	r3, #6
 8004d90:	d010      	beq.n	8004db4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f042 0201 	orr.w	r2, r2, #1
 8004da0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004da2:	e007      	b.n	8004db4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f042 0201 	orr.w	r2, r2, #1
 8004db2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40010000 	.word	0x40010000
 8004dc8:	40000400 	.word	0x40000400
 8004dcc:	40000800 	.word	0x40000800
 8004dd0:	40000c00 	.word	0x40000c00
 8004dd4:	40010400 	.word	0x40010400
 8004dd8:	40014000 	.word	0x40014000
 8004ddc:	40001800 	.word	0x40001800

08004de0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e041      	b.n	8004e76 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d106      	bne.n	8004e0c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 f839 	bl	8004e7e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	3304      	adds	r3, #4
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	4610      	mov	r0, r2
 8004e20:	f000 fc2a 	bl	8005678 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3708      	adds	r7, #8
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b083      	sub	sp, #12
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004e86:	bf00      	nop
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
	...

08004e94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d109      	bne.n	8004eb8 <HAL_TIM_PWM_Start+0x24>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	bf14      	ite	ne
 8004eb0:	2301      	movne	r3, #1
 8004eb2:	2300      	moveq	r3, #0
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	e022      	b.n	8004efe <HAL_TIM_PWM_Start+0x6a>
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	2b04      	cmp	r3, #4
 8004ebc:	d109      	bne.n	8004ed2 <HAL_TIM_PWM_Start+0x3e>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	bf14      	ite	ne
 8004eca:	2301      	movne	r3, #1
 8004ecc:	2300      	moveq	r3, #0
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	e015      	b.n	8004efe <HAL_TIM_PWM_Start+0x6a>
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2b08      	cmp	r3, #8
 8004ed6:	d109      	bne.n	8004eec <HAL_TIM_PWM_Start+0x58>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	bf14      	ite	ne
 8004ee4:	2301      	movne	r3, #1
 8004ee6:	2300      	moveq	r3, #0
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	e008      	b.n	8004efe <HAL_TIM_PWM_Start+0x6a>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	bf14      	ite	ne
 8004ef8:	2301      	movne	r3, #1
 8004efa:	2300      	moveq	r3, #0
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e07c      	b.n	8005000 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d104      	bne.n	8004f16 <HAL_TIM_PWM_Start+0x82>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2202      	movs	r2, #2
 8004f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f14:	e013      	b.n	8004f3e <HAL_TIM_PWM_Start+0xaa>
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	2b04      	cmp	r3, #4
 8004f1a:	d104      	bne.n	8004f26 <HAL_TIM_PWM_Start+0x92>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2202      	movs	r2, #2
 8004f20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f24:	e00b      	b.n	8004f3e <HAL_TIM_PWM_Start+0xaa>
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	2b08      	cmp	r3, #8
 8004f2a:	d104      	bne.n	8004f36 <HAL_TIM_PWM_Start+0xa2>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2202      	movs	r2, #2
 8004f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f34:	e003      	b.n	8004f3e <HAL_TIM_PWM_Start+0xaa>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2202      	movs	r2, #2
 8004f3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	2201      	movs	r2, #1
 8004f44:	6839      	ldr	r1, [r7, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f000 fe80 	bl	8005c4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a2d      	ldr	r2, [pc, #180]	; (8005008 <HAL_TIM_PWM_Start+0x174>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d004      	beq.n	8004f60 <HAL_TIM_PWM_Start+0xcc>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a2c      	ldr	r2, [pc, #176]	; (800500c <HAL_TIM_PWM_Start+0x178>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d101      	bne.n	8004f64 <HAL_TIM_PWM_Start+0xd0>
 8004f60:	2301      	movs	r3, #1
 8004f62:	e000      	b.n	8004f66 <HAL_TIM_PWM_Start+0xd2>
 8004f64:	2300      	movs	r3, #0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d007      	beq.n	8004f7a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f78:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a22      	ldr	r2, [pc, #136]	; (8005008 <HAL_TIM_PWM_Start+0x174>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d022      	beq.n	8004fca <HAL_TIM_PWM_Start+0x136>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f8c:	d01d      	beq.n	8004fca <HAL_TIM_PWM_Start+0x136>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a1f      	ldr	r2, [pc, #124]	; (8005010 <HAL_TIM_PWM_Start+0x17c>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d018      	beq.n	8004fca <HAL_TIM_PWM_Start+0x136>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a1d      	ldr	r2, [pc, #116]	; (8005014 <HAL_TIM_PWM_Start+0x180>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d013      	beq.n	8004fca <HAL_TIM_PWM_Start+0x136>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a1c      	ldr	r2, [pc, #112]	; (8005018 <HAL_TIM_PWM_Start+0x184>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d00e      	beq.n	8004fca <HAL_TIM_PWM_Start+0x136>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a16      	ldr	r2, [pc, #88]	; (800500c <HAL_TIM_PWM_Start+0x178>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d009      	beq.n	8004fca <HAL_TIM_PWM_Start+0x136>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a18      	ldr	r2, [pc, #96]	; (800501c <HAL_TIM_PWM_Start+0x188>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d004      	beq.n	8004fca <HAL_TIM_PWM_Start+0x136>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a16      	ldr	r2, [pc, #88]	; (8005020 <HAL_TIM_PWM_Start+0x18c>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d111      	bne.n	8004fee <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f003 0307 	and.w	r3, r3, #7
 8004fd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2b06      	cmp	r3, #6
 8004fda:	d010      	beq.n	8004ffe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f042 0201 	orr.w	r2, r2, #1
 8004fea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fec:	e007      	b.n	8004ffe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f042 0201 	orr.w	r2, r2, #1
 8004ffc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3710      	adds	r7, #16
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}
 8005008:	40010000 	.word	0x40010000
 800500c:	40010400 	.word	0x40010400
 8005010:	40000400 	.word	0x40000400
 8005014:	40000800 	.word	0x40000800
 8005018:	40000c00 	.word	0x40000c00
 800501c:	40014000 	.word	0x40014000
 8005020:	40001800 	.word	0x40001800

08005024 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b082      	sub	sp, #8
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2200      	movs	r2, #0
 8005034:	6839      	ldr	r1, [r7, #0]
 8005036:	4618      	mov	r0, r3
 8005038:	f000 fe08 	bl	8005c4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a2e      	ldr	r2, [pc, #184]	; (80050fc <HAL_TIM_PWM_Stop+0xd8>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d004      	beq.n	8005050 <HAL_TIM_PWM_Stop+0x2c>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a2d      	ldr	r2, [pc, #180]	; (8005100 <HAL_TIM_PWM_Stop+0xdc>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d101      	bne.n	8005054 <HAL_TIM_PWM_Stop+0x30>
 8005050:	2301      	movs	r3, #1
 8005052:	e000      	b.n	8005056 <HAL_TIM_PWM_Stop+0x32>
 8005054:	2300      	movs	r3, #0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d017      	beq.n	800508a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	6a1a      	ldr	r2, [r3, #32]
 8005060:	f241 1311 	movw	r3, #4369	; 0x1111
 8005064:	4013      	ands	r3, r2
 8005066:	2b00      	cmp	r3, #0
 8005068:	d10f      	bne.n	800508a <HAL_TIM_PWM_Stop+0x66>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	6a1a      	ldr	r2, [r3, #32]
 8005070:	f240 4344 	movw	r3, #1092	; 0x444
 8005074:	4013      	ands	r3, r2
 8005076:	2b00      	cmp	r3, #0
 8005078:	d107      	bne.n	800508a <HAL_TIM_PWM_Stop+0x66>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005088:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	6a1a      	ldr	r2, [r3, #32]
 8005090:	f241 1311 	movw	r3, #4369	; 0x1111
 8005094:	4013      	ands	r3, r2
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10f      	bne.n	80050ba <HAL_TIM_PWM_Stop+0x96>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	6a1a      	ldr	r2, [r3, #32]
 80050a0:	f240 4344 	movw	r3, #1092	; 0x444
 80050a4:	4013      	ands	r3, r2
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d107      	bne.n	80050ba <HAL_TIM_PWM_Stop+0x96>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f022 0201 	bic.w	r2, r2, #1
 80050b8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d104      	bne.n	80050ca <HAL_TIM_PWM_Stop+0xa6>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050c8:	e013      	b.n	80050f2 <HAL_TIM_PWM_Stop+0xce>
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	2b04      	cmp	r3, #4
 80050ce:	d104      	bne.n	80050da <HAL_TIM_PWM_Stop+0xb6>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050d8:	e00b      	b.n	80050f2 <HAL_TIM_PWM_Stop+0xce>
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	2b08      	cmp	r3, #8
 80050de:	d104      	bne.n	80050ea <HAL_TIM_PWM_Stop+0xc6>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050e8:	e003      	b.n	80050f2 <HAL_TIM_PWM_Stop+0xce>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3708      	adds	r7, #8
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	40010000 	.word	0x40010000
 8005100:	40010400 	.word	0x40010400

08005104 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	f003 0302 	and.w	r3, r3, #2
 8005116:	2b02      	cmp	r3, #2
 8005118:	d122      	bne.n	8005160 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	f003 0302 	and.w	r3, r3, #2
 8005124:	2b02      	cmp	r3, #2
 8005126:	d11b      	bne.n	8005160 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f06f 0202 	mvn.w	r2, #2
 8005130:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	699b      	ldr	r3, [r3, #24]
 800513e:	f003 0303 	and.w	r3, r3, #3
 8005142:	2b00      	cmp	r3, #0
 8005144:	d003      	beq.n	800514e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 fa77 	bl	800563a <HAL_TIM_IC_CaptureCallback>
 800514c:	e005      	b.n	800515a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 fa69 	bl	8005626 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 fa7a 	bl	800564e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	f003 0304 	and.w	r3, r3, #4
 800516a:	2b04      	cmp	r3, #4
 800516c:	d122      	bne.n	80051b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	f003 0304 	and.w	r3, r3, #4
 8005178:	2b04      	cmp	r3, #4
 800517a:	d11b      	bne.n	80051b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f06f 0204 	mvn.w	r2, #4
 8005184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2202      	movs	r2, #2
 800518a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005196:	2b00      	cmp	r3, #0
 8005198:	d003      	beq.n	80051a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 fa4d 	bl	800563a <HAL_TIM_IC_CaptureCallback>
 80051a0:	e005      	b.n	80051ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 fa3f 	bl	8005626 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f000 fa50 	bl	800564e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	691b      	ldr	r3, [r3, #16]
 80051ba:	f003 0308 	and.w	r3, r3, #8
 80051be:	2b08      	cmp	r3, #8
 80051c0:	d122      	bne.n	8005208 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	f003 0308 	and.w	r3, r3, #8
 80051cc:	2b08      	cmp	r3, #8
 80051ce:	d11b      	bne.n	8005208 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f06f 0208 	mvn.w	r2, #8
 80051d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2204      	movs	r2, #4
 80051de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	69db      	ldr	r3, [r3, #28]
 80051e6:	f003 0303 	and.w	r3, r3, #3
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d003      	beq.n	80051f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 fa23 	bl	800563a <HAL_TIM_IC_CaptureCallback>
 80051f4:	e005      	b.n	8005202 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 fa15 	bl	8005626 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f000 fa26 	bl	800564e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	f003 0310 	and.w	r3, r3, #16
 8005212:	2b10      	cmp	r3, #16
 8005214:	d122      	bne.n	800525c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	f003 0310 	and.w	r3, r3, #16
 8005220:	2b10      	cmp	r3, #16
 8005222:	d11b      	bne.n	800525c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f06f 0210 	mvn.w	r2, #16
 800522c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2208      	movs	r2, #8
 8005232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	69db      	ldr	r3, [r3, #28]
 800523a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800523e:	2b00      	cmp	r3, #0
 8005240:	d003      	beq.n	800524a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f000 f9f9 	bl	800563a <HAL_TIM_IC_CaptureCallback>
 8005248:	e005      	b.n	8005256 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 f9eb 	bl	8005626 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 f9fc 	bl	800564e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	691b      	ldr	r3, [r3, #16]
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b01      	cmp	r3, #1
 8005268:	d10e      	bne.n	8005288 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	f003 0301 	and.w	r3, r3, #1
 8005274:	2b01      	cmp	r3, #1
 8005276:	d107      	bne.n	8005288 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f06f 0201 	mvn.w	r2, #1
 8005280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f7fe f94e 	bl	8003524 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	691b      	ldr	r3, [r3, #16]
 800528e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005292:	2b80      	cmp	r3, #128	; 0x80
 8005294:	d10e      	bne.n	80052b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052a0:	2b80      	cmp	r3, #128	; 0x80
 80052a2:	d107      	bne.n	80052b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80052ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 fd78 	bl	8005da4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052be:	2b40      	cmp	r3, #64	; 0x40
 80052c0:	d10e      	bne.n	80052e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052cc:	2b40      	cmp	r3, #64	; 0x40
 80052ce:	d107      	bne.n	80052e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80052d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 f9c1 	bl	8005662 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	691b      	ldr	r3, [r3, #16]
 80052e6:	f003 0320 	and.w	r3, r3, #32
 80052ea:	2b20      	cmp	r3, #32
 80052ec:	d10e      	bne.n	800530c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	f003 0320 	and.w	r3, r3, #32
 80052f8:	2b20      	cmp	r3, #32
 80052fa:	d107      	bne.n	800530c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f06f 0220 	mvn.w	r2, #32
 8005304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 fd42 	bl	8005d90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800530c:	bf00      	nop
 800530e:	3708      	adds	r7, #8
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}

08005314 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b086      	sub	sp, #24
 8005318:	af00      	add	r7, sp, #0
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005320:	2300      	movs	r3, #0
 8005322:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800532a:	2b01      	cmp	r3, #1
 800532c:	d101      	bne.n	8005332 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800532e:	2302      	movs	r3, #2
 8005330:	e0ae      	b.n	8005490 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b0c      	cmp	r3, #12
 800533e:	f200 809f 	bhi.w	8005480 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005342:	a201      	add	r2, pc, #4	; (adr r2, 8005348 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005348:	0800537d 	.word	0x0800537d
 800534c:	08005481 	.word	0x08005481
 8005350:	08005481 	.word	0x08005481
 8005354:	08005481 	.word	0x08005481
 8005358:	080053bd 	.word	0x080053bd
 800535c:	08005481 	.word	0x08005481
 8005360:	08005481 	.word	0x08005481
 8005364:	08005481 	.word	0x08005481
 8005368:	080053ff 	.word	0x080053ff
 800536c:	08005481 	.word	0x08005481
 8005370:	08005481 	.word	0x08005481
 8005374:	08005481 	.word	0x08005481
 8005378:	0800543f 	.word	0x0800543f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68b9      	ldr	r1, [r7, #8]
 8005382:	4618      	mov	r0, r3
 8005384:	f000 fa18 	bl	80057b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	699a      	ldr	r2, [r3, #24]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f042 0208 	orr.w	r2, r2, #8
 8005396:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	699a      	ldr	r2, [r3, #24]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f022 0204 	bic.w	r2, r2, #4
 80053a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	6999      	ldr	r1, [r3, #24]
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	691a      	ldr	r2, [r3, #16]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	619a      	str	r2, [r3, #24]
      break;
 80053ba:	e064      	b.n	8005486 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	68b9      	ldr	r1, [r7, #8]
 80053c2:	4618      	mov	r0, r3
 80053c4:	f000 fa68 	bl	8005898 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	699a      	ldr	r2, [r3, #24]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	699a      	ldr	r2, [r3, #24]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6999      	ldr	r1, [r3, #24]
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	021a      	lsls	r2, r3, #8
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	430a      	orrs	r2, r1
 80053fa:	619a      	str	r2, [r3, #24]
      break;
 80053fc:	e043      	b.n	8005486 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68b9      	ldr	r1, [r7, #8]
 8005404:	4618      	mov	r0, r3
 8005406:	f000 fabd 	bl	8005984 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	69da      	ldr	r2, [r3, #28]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f042 0208 	orr.w	r2, r2, #8
 8005418:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	69da      	ldr	r2, [r3, #28]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f022 0204 	bic.w	r2, r2, #4
 8005428:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	69d9      	ldr	r1, [r3, #28]
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	691a      	ldr	r2, [r3, #16]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	430a      	orrs	r2, r1
 800543a:	61da      	str	r2, [r3, #28]
      break;
 800543c:	e023      	b.n	8005486 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	68b9      	ldr	r1, [r7, #8]
 8005444:	4618      	mov	r0, r3
 8005446:	f000 fb11 	bl	8005a6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	69da      	ldr	r2, [r3, #28]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005458:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	69da      	ldr	r2, [r3, #28]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005468:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	69d9      	ldr	r1, [r3, #28]
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	691b      	ldr	r3, [r3, #16]
 8005474:	021a      	lsls	r2, r3, #8
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	430a      	orrs	r2, r1
 800547c:	61da      	str	r2, [r3, #28]
      break;
 800547e:	e002      	b.n	8005486 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	75fb      	strb	r3, [r7, #23]
      break;
 8005484:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800548e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005490:	4618      	mov	r0, r3
 8005492:	3718      	adds	r7, #24
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054a2:	2300      	movs	r3, #0
 80054a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d101      	bne.n	80054b4 <HAL_TIM_ConfigClockSource+0x1c>
 80054b0:	2302      	movs	r3, #2
 80054b2:	e0b4      	b.n	800561e <HAL_TIM_ConfigClockSource+0x186>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2201      	movs	r2, #1
 80054b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80054d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054ec:	d03e      	beq.n	800556c <HAL_TIM_ConfigClockSource+0xd4>
 80054ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054f2:	f200 8087 	bhi.w	8005604 <HAL_TIM_ConfigClockSource+0x16c>
 80054f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054fa:	f000 8086 	beq.w	800560a <HAL_TIM_ConfigClockSource+0x172>
 80054fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005502:	d87f      	bhi.n	8005604 <HAL_TIM_ConfigClockSource+0x16c>
 8005504:	2b70      	cmp	r3, #112	; 0x70
 8005506:	d01a      	beq.n	800553e <HAL_TIM_ConfigClockSource+0xa6>
 8005508:	2b70      	cmp	r3, #112	; 0x70
 800550a:	d87b      	bhi.n	8005604 <HAL_TIM_ConfigClockSource+0x16c>
 800550c:	2b60      	cmp	r3, #96	; 0x60
 800550e:	d050      	beq.n	80055b2 <HAL_TIM_ConfigClockSource+0x11a>
 8005510:	2b60      	cmp	r3, #96	; 0x60
 8005512:	d877      	bhi.n	8005604 <HAL_TIM_ConfigClockSource+0x16c>
 8005514:	2b50      	cmp	r3, #80	; 0x50
 8005516:	d03c      	beq.n	8005592 <HAL_TIM_ConfigClockSource+0xfa>
 8005518:	2b50      	cmp	r3, #80	; 0x50
 800551a:	d873      	bhi.n	8005604 <HAL_TIM_ConfigClockSource+0x16c>
 800551c:	2b40      	cmp	r3, #64	; 0x40
 800551e:	d058      	beq.n	80055d2 <HAL_TIM_ConfigClockSource+0x13a>
 8005520:	2b40      	cmp	r3, #64	; 0x40
 8005522:	d86f      	bhi.n	8005604 <HAL_TIM_ConfigClockSource+0x16c>
 8005524:	2b30      	cmp	r3, #48	; 0x30
 8005526:	d064      	beq.n	80055f2 <HAL_TIM_ConfigClockSource+0x15a>
 8005528:	2b30      	cmp	r3, #48	; 0x30
 800552a:	d86b      	bhi.n	8005604 <HAL_TIM_ConfigClockSource+0x16c>
 800552c:	2b20      	cmp	r3, #32
 800552e:	d060      	beq.n	80055f2 <HAL_TIM_ConfigClockSource+0x15a>
 8005530:	2b20      	cmp	r3, #32
 8005532:	d867      	bhi.n	8005604 <HAL_TIM_ConfigClockSource+0x16c>
 8005534:	2b00      	cmp	r3, #0
 8005536:	d05c      	beq.n	80055f2 <HAL_TIM_ConfigClockSource+0x15a>
 8005538:	2b10      	cmp	r3, #16
 800553a:	d05a      	beq.n	80055f2 <HAL_TIM_ConfigClockSource+0x15a>
 800553c:	e062      	b.n	8005604 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6818      	ldr	r0, [r3, #0]
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	6899      	ldr	r1, [r3, #8]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	685a      	ldr	r2, [r3, #4]
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	f000 fb5d 	bl	8005c0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005560:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	609a      	str	r2, [r3, #8]
      break;
 800556a:	e04f      	b.n	800560c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6818      	ldr	r0, [r3, #0]
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	6899      	ldr	r1, [r3, #8]
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	685a      	ldr	r2, [r3, #4]
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f000 fb46 	bl	8005c0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	689a      	ldr	r2, [r3, #8]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800558e:	609a      	str	r2, [r3, #8]
      break;
 8005590:	e03c      	b.n	800560c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6818      	ldr	r0, [r3, #0]
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	6859      	ldr	r1, [r3, #4]
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	461a      	mov	r2, r3
 80055a0:	f000 faba 	bl	8005b18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2150      	movs	r1, #80	; 0x50
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 fb13 	bl	8005bd6 <TIM_ITRx_SetConfig>
      break;
 80055b0:	e02c      	b.n	800560c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6818      	ldr	r0, [r3, #0]
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	6859      	ldr	r1, [r3, #4]
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	461a      	mov	r2, r3
 80055c0:	f000 fad9 	bl	8005b76 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2160      	movs	r1, #96	; 0x60
 80055ca:	4618      	mov	r0, r3
 80055cc:	f000 fb03 	bl	8005bd6 <TIM_ITRx_SetConfig>
      break;
 80055d0:	e01c      	b.n	800560c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6818      	ldr	r0, [r3, #0]
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	6859      	ldr	r1, [r3, #4]
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	461a      	mov	r2, r3
 80055e0:	f000 fa9a 	bl	8005b18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	2140      	movs	r1, #64	; 0x40
 80055ea:	4618      	mov	r0, r3
 80055ec:	f000 faf3 	bl	8005bd6 <TIM_ITRx_SetConfig>
      break;
 80055f0:	e00c      	b.n	800560c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4619      	mov	r1, r3
 80055fc:	4610      	mov	r0, r2
 80055fe:	f000 faea 	bl	8005bd6 <TIM_ITRx_SetConfig>
      break;
 8005602:	e003      	b.n	800560c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	73fb      	strb	r3, [r7, #15]
      break;
 8005608:	e000      	b.n	800560c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800560a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800561c:	7bfb      	ldrb	r3, [r7, #15]
}
 800561e:	4618      	mov	r0, r3
 8005620:	3710      	adds	r7, #16
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}

08005626 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005626:	b480      	push	{r7}
 8005628:	b083      	sub	sp, #12
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800562e:	bf00      	nop
 8005630:	370c      	adds	r7, #12
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr

0800563a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800563a:	b480      	push	{r7}
 800563c:	b083      	sub	sp, #12
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005642:	bf00      	nop
 8005644:	370c      	adds	r7, #12
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr

0800564e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800564e:	b480      	push	{r7}
 8005650:	b083      	sub	sp, #12
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005656:	bf00      	nop
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr

08005662 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005662:	b480      	push	{r7}
 8005664:	b083      	sub	sp, #12
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800566a:	bf00      	nop
 800566c:	370c      	adds	r7, #12
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr
	...

08005678 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a40      	ldr	r2, [pc, #256]	; (800578c <TIM_Base_SetConfig+0x114>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d013      	beq.n	80056b8 <TIM_Base_SetConfig+0x40>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005696:	d00f      	beq.n	80056b8 <TIM_Base_SetConfig+0x40>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a3d      	ldr	r2, [pc, #244]	; (8005790 <TIM_Base_SetConfig+0x118>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d00b      	beq.n	80056b8 <TIM_Base_SetConfig+0x40>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a3c      	ldr	r2, [pc, #240]	; (8005794 <TIM_Base_SetConfig+0x11c>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d007      	beq.n	80056b8 <TIM_Base_SetConfig+0x40>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a3b      	ldr	r2, [pc, #236]	; (8005798 <TIM_Base_SetConfig+0x120>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d003      	beq.n	80056b8 <TIM_Base_SetConfig+0x40>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a3a      	ldr	r2, [pc, #232]	; (800579c <TIM_Base_SetConfig+0x124>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d108      	bne.n	80056ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a2f      	ldr	r2, [pc, #188]	; (800578c <TIM_Base_SetConfig+0x114>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d02b      	beq.n	800572a <TIM_Base_SetConfig+0xb2>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056d8:	d027      	beq.n	800572a <TIM_Base_SetConfig+0xb2>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a2c      	ldr	r2, [pc, #176]	; (8005790 <TIM_Base_SetConfig+0x118>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d023      	beq.n	800572a <TIM_Base_SetConfig+0xb2>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a2b      	ldr	r2, [pc, #172]	; (8005794 <TIM_Base_SetConfig+0x11c>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d01f      	beq.n	800572a <TIM_Base_SetConfig+0xb2>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a2a      	ldr	r2, [pc, #168]	; (8005798 <TIM_Base_SetConfig+0x120>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d01b      	beq.n	800572a <TIM_Base_SetConfig+0xb2>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a29      	ldr	r2, [pc, #164]	; (800579c <TIM_Base_SetConfig+0x124>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d017      	beq.n	800572a <TIM_Base_SetConfig+0xb2>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a28      	ldr	r2, [pc, #160]	; (80057a0 <TIM_Base_SetConfig+0x128>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d013      	beq.n	800572a <TIM_Base_SetConfig+0xb2>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a27      	ldr	r2, [pc, #156]	; (80057a4 <TIM_Base_SetConfig+0x12c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d00f      	beq.n	800572a <TIM_Base_SetConfig+0xb2>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a26      	ldr	r2, [pc, #152]	; (80057a8 <TIM_Base_SetConfig+0x130>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d00b      	beq.n	800572a <TIM_Base_SetConfig+0xb2>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a25      	ldr	r2, [pc, #148]	; (80057ac <TIM_Base_SetConfig+0x134>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d007      	beq.n	800572a <TIM_Base_SetConfig+0xb2>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a24      	ldr	r2, [pc, #144]	; (80057b0 <TIM_Base_SetConfig+0x138>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d003      	beq.n	800572a <TIM_Base_SetConfig+0xb2>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a23      	ldr	r2, [pc, #140]	; (80057b4 <TIM_Base_SetConfig+0x13c>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d108      	bne.n	800573c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005730:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	4313      	orrs	r3, r2
 800573a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	4313      	orrs	r3, r2
 8005748:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a0a      	ldr	r2, [pc, #40]	; (800578c <TIM_Base_SetConfig+0x114>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d003      	beq.n	8005770 <TIM_Base_SetConfig+0xf8>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a0c      	ldr	r2, [pc, #48]	; (800579c <TIM_Base_SetConfig+0x124>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d103      	bne.n	8005778 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	691a      	ldr	r2, [r3, #16]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	615a      	str	r2, [r3, #20]
}
 800577e:	bf00      	nop
 8005780:	3714      	adds	r7, #20
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	40010000 	.word	0x40010000
 8005790:	40000400 	.word	0x40000400
 8005794:	40000800 	.word	0x40000800
 8005798:	40000c00 	.word	0x40000c00
 800579c:	40010400 	.word	0x40010400
 80057a0:	40014000 	.word	0x40014000
 80057a4:	40014400 	.word	0x40014400
 80057a8:	40014800 	.word	0x40014800
 80057ac:	40001800 	.word	0x40001800
 80057b0:	40001c00 	.word	0x40001c00
 80057b4:	40002000 	.word	0x40002000

080057b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b087      	sub	sp, #28
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a1b      	ldr	r3, [r3, #32]
 80057c6:	f023 0201 	bic.w	r2, r3, #1
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a1b      	ldr	r3, [r3, #32]
 80057d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f023 0303 	bic.w	r3, r3, #3
 80057ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68fa      	ldr	r2, [r7, #12]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	f023 0302 	bic.w	r3, r3, #2
 8005800:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	697a      	ldr	r2, [r7, #20]
 8005808:	4313      	orrs	r3, r2
 800580a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4a20      	ldr	r2, [pc, #128]	; (8005890 <TIM_OC1_SetConfig+0xd8>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d003      	beq.n	800581c <TIM_OC1_SetConfig+0x64>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4a1f      	ldr	r2, [pc, #124]	; (8005894 <TIM_OC1_SetConfig+0xdc>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d10c      	bne.n	8005836 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	f023 0308 	bic.w	r3, r3, #8
 8005822:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	4313      	orrs	r3, r2
 800582c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	f023 0304 	bic.w	r3, r3, #4
 8005834:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a15      	ldr	r2, [pc, #84]	; (8005890 <TIM_OC1_SetConfig+0xd8>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d003      	beq.n	8005846 <TIM_OC1_SetConfig+0x8e>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a14      	ldr	r2, [pc, #80]	; (8005894 <TIM_OC1_SetConfig+0xdc>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d111      	bne.n	800586a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800584c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005854:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	695b      	ldr	r3, [r3, #20]
 800585a:	693a      	ldr	r2, [r7, #16]
 800585c:	4313      	orrs	r3, r2
 800585e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	699b      	ldr	r3, [r3, #24]
 8005864:	693a      	ldr	r2, [r7, #16]
 8005866:	4313      	orrs	r3, r2
 8005868:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	693a      	ldr	r2, [r7, #16]
 800586e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	685a      	ldr	r2, [r3, #4]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	697a      	ldr	r2, [r7, #20]
 8005882:	621a      	str	r2, [r3, #32]
}
 8005884:	bf00      	nop
 8005886:	371c      	adds	r7, #28
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr
 8005890:	40010000 	.word	0x40010000
 8005894:	40010400 	.word	0x40010400

08005898 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005898:	b480      	push	{r7}
 800589a:	b087      	sub	sp, #28
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a1b      	ldr	r3, [r3, #32]
 80058a6:	f023 0210 	bic.w	r2, r3, #16
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	021b      	lsls	r3, r3, #8
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	4313      	orrs	r3, r2
 80058da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	f023 0320 	bic.w	r3, r3, #32
 80058e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	011b      	lsls	r3, r3, #4
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a22      	ldr	r2, [pc, #136]	; (800597c <TIM_OC2_SetConfig+0xe4>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d003      	beq.n	8005900 <TIM_OC2_SetConfig+0x68>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a21      	ldr	r2, [pc, #132]	; (8005980 <TIM_OC2_SetConfig+0xe8>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d10d      	bne.n	800591c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005906:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	011b      	lsls	r3, r3, #4
 800590e:	697a      	ldr	r2, [r7, #20]
 8005910:	4313      	orrs	r3, r2
 8005912:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800591a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a17      	ldr	r2, [pc, #92]	; (800597c <TIM_OC2_SetConfig+0xe4>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d003      	beq.n	800592c <TIM_OC2_SetConfig+0x94>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a16      	ldr	r2, [pc, #88]	; (8005980 <TIM_OC2_SetConfig+0xe8>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d113      	bne.n	8005954 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005932:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800593a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	693a      	ldr	r2, [r7, #16]
 8005944:	4313      	orrs	r3, r2
 8005946:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	621a      	str	r2, [r3, #32]
}
 800596e:	bf00      	nop
 8005970:	371c      	adds	r7, #28
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
 800597a:	bf00      	nop
 800597c:	40010000 	.word	0x40010000
 8005980:	40010400 	.word	0x40010400

08005984 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005984:	b480      	push	{r7}
 8005986:	b087      	sub	sp, #28
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6a1b      	ldr	r3, [r3, #32]
 800599e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	69db      	ldr	r3, [r3, #28]
 80059aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f023 0303 	bic.w	r3, r3, #3
 80059ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	021b      	lsls	r3, r3, #8
 80059d4:	697a      	ldr	r2, [r7, #20]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a21      	ldr	r2, [pc, #132]	; (8005a64 <TIM_OC3_SetConfig+0xe0>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d003      	beq.n	80059ea <TIM_OC3_SetConfig+0x66>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a20      	ldr	r2, [pc, #128]	; (8005a68 <TIM_OC3_SetConfig+0xe4>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d10d      	bne.n	8005a06 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	021b      	lsls	r3, r3, #8
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a16      	ldr	r2, [pc, #88]	; (8005a64 <TIM_OC3_SetConfig+0xe0>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d003      	beq.n	8005a16 <TIM_OC3_SetConfig+0x92>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a15      	ldr	r2, [pc, #84]	; (8005a68 <TIM_OC3_SetConfig+0xe4>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d113      	bne.n	8005a3e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	011b      	lsls	r3, r3, #4
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	699b      	ldr	r3, [r3, #24]
 8005a36:	011b      	lsls	r3, r3, #4
 8005a38:	693a      	ldr	r2, [r7, #16]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	693a      	ldr	r2, [r7, #16]
 8005a42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	685a      	ldr	r2, [r3, #4]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	697a      	ldr	r2, [r7, #20]
 8005a56:	621a      	str	r2, [r3, #32]
}
 8005a58:	bf00      	nop
 8005a5a:	371c      	adds	r7, #28
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr
 8005a64:	40010000 	.word	0x40010000
 8005a68:	40010400 	.word	0x40010400

08005a6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b087      	sub	sp, #28
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a1b      	ldr	r3, [r3, #32]
 8005a86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	69db      	ldr	r3, [r3, #28]
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	021b      	lsls	r3, r3, #8
 8005aaa:	68fa      	ldr	r2, [r7, #12]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ab6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	031b      	lsls	r3, r3, #12
 8005abe:	693a      	ldr	r2, [r7, #16]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a12      	ldr	r2, [pc, #72]	; (8005b10 <TIM_OC4_SetConfig+0xa4>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d003      	beq.n	8005ad4 <TIM_OC4_SetConfig+0x68>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a11      	ldr	r2, [pc, #68]	; (8005b14 <TIM_OC4_SetConfig+0xa8>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d109      	bne.n	8005ae8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ada:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	695b      	ldr	r3, [r3, #20]
 8005ae0:	019b      	lsls	r3, r3, #6
 8005ae2:	697a      	ldr	r2, [r7, #20]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	697a      	ldr	r2, [r7, #20]
 8005aec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	685a      	ldr	r2, [r3, #4]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	693a      	ldr	r2, [r7, #16]
 8005b00:	621a      	str	r2, [r3, #32]
}
 8005b02:	bf00      	nop
 8005b04:	371c      	adds	r7, #28
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	40010000 	.word	0x40010000
 8005b14:	40010400 	.word	0x40010400

08005b18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b087      	sub	sp, #28
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6a1b      	ldr	r3, [r3, #32]
 8005b28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	f023 0201 	bic.w	r2, r3, #1
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	699b      	ldr	r3, [r3, #24]
 8005b3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	011b      	lsls	r3, r3, #4
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	f023 030a 	bic.w	r3, r3, #10
 8005b54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b56:	697a      	ldr	r2, [r7, #20]
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	693a      	ldr	r2, [r7, #16]
 8005b62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	697a      	ldr	r2, [r7, #20]
 8005b68:	621a      	str	r2, [r3, #32]
}
 8005b6a:	bf00      	nop
 8005b6c:	371c      	adds	r7, #28
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr

08005b76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b76:	b480      	push	{r7}
 8005b78:	b087      	sub	sp, #28
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	60f8      	str	r0, [r7, #12]
 8005b7e:	60b9      	str	r1, [r7, #8]
 8005b80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6a1b      	ldr	r3, [r3, #32]
 8005b86:	f023 0210 	bic.w	r2, r3, #16
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	699b      	ldr	r3, [r3, #24]
 8005b92:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6a1b      	ldr	r3, [r3, #32]
 8005b98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ba0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	031b      	lsls	r3, r3, #12
 8005ba6:	697a      	ldr	r2, [r7, #20]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005bb2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	011b      	lsls	r3, r3, #4
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	621a      	str	r2, [r3, #32]
}
 8005bca:	bf00      	nop
 8005bcc:	371c      	adds	r7, #28
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr

08005bd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bd6:	b480      	push	{r7}
 8005bd8:	b085      	sub	sp, #20
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
 8005bde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bee:	683a      	ldr	r2, [r7, #0]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	f043 0307 	orr.w	r3, r3, #7
 8005bf8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	609a      	str	r2, [r3, #8]
}
 8005c00:	bf00      	nop
 8005c02:	3714      	adds	r7, #20
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b087      	sub	sp, #28
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]
 8005c18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	021a      	lsls	r2, r3, #8
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	431a      	orrs	r2, r3
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	697a      	ldr	r2, [r7, #20]
 8005c3e:	609a      	str	r2, [r3, #8]
}
 8005c40:	bf00      	nop
 8005c42:	371c      	adds	r7, #28
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	f003 031f 	and.w	r3, r3, #31
 8005c5e:	2201      	movs	r2, #1
 8005c60:	fa02 f303 	lsl.w	r3, r2, r3
 8005c64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6a1a      	ldr	r2, [r3, #32]
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	43db      	mvns	r3, r3
 8005c6e:	401a      	ands	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6a1a      	ldr	r2, [r3, #32]
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	f003 031f 	and.w	r3, r3, #31
 8005c7e:	6879      	ldr	r1, [r7, #4]
 8005c80:	fa01 f303 	lsl.w	r3, r1, r3
 8005c84:	431a      	orrs	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	621a      	str	r2, [r3, #32]
}
 8005c8a:	bf00      	nop
 8005c8c:	371c      	adds	r7, #28
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
	...

08005c98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b085      	sub	sp, #20
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d101      	bne.n	8005cb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cac:	2302      	movs	r3, #2
 8005cae:	e05a      	b.n	8005d66 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2202      	movs	r2, #2
 8005cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a21      	ldr	r2, [pc, #132]	; (8005d74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d022      	beq.n	8005d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cfc:	d01d      	beq.n	8005d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a1d      	ldr	r2, [pc, #116]	; (8005d78 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d018      	beq.n	8005d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a1b      	ldr	r2, [pc, #108]	; (8005d7c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d013      	beq.n	8005d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a1a      	ldr	r2, [pc, #104]	; (8005d80 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d00e      	beq.n	8005d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a18      	ldr	r2, [pc, #96]	; (8005d84 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d009      	beq.n	8005d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a17      	ldr	r2, [pc, #92]	; (8005d88 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d004      	beq.n	8005d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a15      	ldr	r2, [pc, #84]	; (8005d8c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d10c      	bne.n	8005d54 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	68ba      	ldr	r2, [r7, #8]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68ba      	ldr	r2, [r7, #8]
 8005d52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3714      	adds	r7, #20
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	40010000 	.word	0x40010000
 8005d78:	40000400 	.word	0x40000400
 8005d7c:	40000800 	.word	0x40000800
 8005d80:	40000c00 	.word	0x40000c00
 8005d84:	40010400 	.word	0x40010400
 8005d88:	40014000 	.word	0x40014000
 8005d8c:	40001800 	.word	0x40001800

08005d90 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <__errno>:
 8005db8:	4b01      	ldr	r3, [pc, #4]	; (8005dc0 <__errno+0x8>)
 8005dba:	6818      	ldr	r0, [r3, #0]
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	200000c4 	.word	0x200000c4

08005dc4 <__libc_init_array>:
 8005dc4:	b570      	push	{r4, r5, r6, lr}
 8005dc6:	4d0d      	ldr	r5, [pc, #52]	; (8005dfc <__libc_init_array+0x38>)
 8005dc8:	4c0d      	ldr	r4, [pc, #52]	; (8005e00 <__libc_init_array+0x3c>)
 8005dca:	1b64      	subs	r4, r4, r5
 8005dcc:	10a4      	asrs	r4, r4, #2
 8005dce:	2600      	movs	r6, #0
 8005dd0:	42a6      	cmp	r6, r4
 8005dd2:	d109      	bne.n	8005de8 <__libc_init_array+0x24>
 8005dd4:	4d0b      	ldr	r5, [pc, #44]	; (8005e04 <__libc_init_array+0x40>)
 8005dd6:	4c0c      	ldr	r4, [pc, #48]	; (8005e08 <__libc_init_array+0x44>)
 8005dd8:	f000 fc8e 	bl	80066f8 <_init>
 8005ddc:	1b64      	subs	r4, r4, r5
 8005dde:	10a4      	asrs	r4, r4, #2
 8005de0:	2600      	movs	r6, #0
 8005de2:	42a6      	cmp	r6, r4
 8005de4:	d105      	bne.n	8005df2 <__libc_init_array+0x2e>
 8005de6:	bd70      	pop	{r4, r5, r6, pc}
 8005de8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dec:	4798      	blx	r3
 8005dee:	3601      	adds	r6, #1
 8005df0:	e7ee      	b.n	8005dd0 <__libc_init_array+0xc>
 8005df2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005df6:	4798      	blx	r3
 8005df8:	3601      	adds	r6, #1
 8005dfa:	e7f2      	b.n	8005de2 <__libc_init_array+0x1e>
 8005dfc:	08006930 	.word	0x08006930
 8005e00:	08006930 	.word	0x08006930
 8005e04:	08006930 	.word	0x08006930
 8005e08:	08006934 	.word	0x08006934

08005e0c <memset>:
 8005e0c:	4402      	add	r2, r0
 8005e0e:	4603      	mov	r3, r0
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d100      	bne.n	8005e16 <memset+0xa>
 8005e14:	4770      	bx	lr
 8005e16:	f803 1b01 	strb.w	r1, [r3], #1
 8005e1a:	e7f9      	b.n	8005e10 <memset+0x4>

08005e1c <siprintf>:
 8005e1c:	b40e      	push	{r1, r2, r3}
 8005e1e:	b500      	push	{lr}
 8005e20:	b09c      	sub	sp, #112	; 0x70
 8005e22:	ab1d      	add	r3, sp, #116	; 0x74
 8005e24:	9002      	str	r0, [sp, #8]
 8005e26:	9006      	str	r0, [sp, #24]
 8005e28:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005e2c:	4809      	ldr	r0, [pc, #36]	; (8005e54 <siprintf+0x38>)
 8005e2e:	9107      	str	r1, [sp, #28]
 8005e30:	9104      	str	r1, [sp, #16]
 8005e32:	4909      	ldr	r1, [pc, #36]	; (8005e58 <siprintf+0x3c>)
 8005e34:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e38:	9105      	str	r1, [sp, #20]
 8005e3a:	6800      	ldr	r0, [r0, #0]
 8005e3c:	9301      	str	r3, [sp, #4]
 8005e3e:	a902      	add	r1, sp, #8
 8005e40:	f000 f868 	bl	8005f14 <_svfiprintf_r>
 8005e44:	9b02      	ldr	r3, [sp, #8]
 8005e46:	2200      	movs	r2, #0
 8005e48:	701a      	strb	r2, [r3, #0]
 8005e4a:	b01c      	add	sp, #112	; 0x70
 8005e4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e50:	b003      	add	sp, #12
 8005e52:	4770      	bx	lr
 8005e54:	200000c4 	.word	0x200000c4
 8005e58:	ffff0208 	.word	0xffff0208

08005e5c <__ssputs_r>:
 8005e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e60:	688e      	ldr	r6, [r1, #8]
 8005e62:	429e      	cmp	r6, r3
 8005e64:	4682      	mov	sl, r0
 8005e66:	460c      	mov	r4, r1
 8005e68:	4690      	mov	r8, r2
 8005e6a:	461f      	mov	r7, r3
 8005e6c:	d838      	bhi.n	8005ee0 <__ssputs_r+0x84>
 8005e6e:	898a      	ldrh	r2, [r1, #12]
 8005e70:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005e74:	d032      	beq.n	8005edc <__ssputs_r+0x80>
 8005e76:	6825      	ldr	r5, [r4, #0]
 8005e78:	6909      	ldr	r1, [r1, #16]
 8005e7a:	eba5 0901 	sub.w	r9, r5, r1
 8005e7e:	6965      	ldr	r5, [r4, #20]
 8005e80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005e88:	3301      	adds	r3, #1
 8005e8a:	444b      	add	r3, r9
 8005e8c:	106d      	asrs	r5, r5, #1
 8005e8e:	429d      	cmp	r5, r3
 8005e90:	bf38      	it	cc
 8005e92:	461d      	movcc	r5, r3
 8005e94:	0553      	lsls	r3, r2, #21
 8005e96:	d531      	bpl.n	8005efc <__ssputs_r+0xa0>
 8005e98:	4629      	mov	r1, r5
 8005e9a:	f000 fb63 	bl	8006564 <_malloc_r>
 8005e9e:	4606      	mov	r6, r0
 8005ea0:	b950      	cbnz	r0, 8005eb8 <__ssputs_r+0x5c>
 8005ea2:	230c      	movs	r3, #12
 8005ea4:	f8ca 3000 	str.w	r3, [sl]
 8005ea8:	89a3      	ldrh	r3, [r4, #12]
 8005eaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005eae:	81a3      	strh	r3, [r4, #12]
 8005eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8005eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eb8:	6921      	ldr	r1, [r4, #16]
 8005eba:	464a      	mov	r2, r9
 8005ebc:	f000 fabe 	bl	800643c <memcpy>
 8005ec0:	89a3      	ldrh	r3, [r4, #12]
 8005ec2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eca:	81a3      	strh	r3, [r4, #12]
 8005ecc:	6126      	str	r6, [r4, #16]
 8005ece:	6165      	str	r5, [r4, #20]
 8005ed0:	444e      	add	r6, r9
 8005ed2:	eba5 0509 	sub.w	r5, r5, r9
 8005ed6:	6026      	str	r6, [r4, #0]
 8005ed8:	60a5      	str	r5, [r4, #8]
 8005eda:	463e      	mov	r6, r7
 8005edc:	42be      	cmp	r6, r7
 8005ede:	d900      	bls.n	8005ee2 <__ssputs_r+0x86>
 8005ee0:	463e      	mov	r6, r7
 8005ee2:	6820      	ldr	r0, [r4, #0]
 8005ee4:	4632      	mov	r2, r6
 8005ee6:	4641      	mov	r1, r8
 8005ee8:	f000 fab6 	bl	8006458 <memmove>
 8005eec:	68a3      	ldr	r3, [r4, #8]
 8005eee:	1b9b      	subs	r3, r3, r6
 8005ef0:	60a3      	str	r3, [r4, #8]
 8005ef2:	6823      	ldr	r3, [r4, #0]
 8005ef4:	4433      	add	r3, r6
 8005ef6:	6023      	str	r3, [r4, #0]
 8005ef8:	2000      	movs	r0, #0
 8005efa:	e7db      	b.n	8005eb4 <__ssputs_r+0x58>
 8005efc:	462a      	mov	r2, r5
 8005efe:	f000 fba5 	bl	800664c <_realloc_r>
 8005f02:	4606      	mov	r6, r0
 8005f04:	2800      	cmp	r0, #0
 8005f06:	d1e1      	bne.n	8005ecc <__ssputs_r+0x70>
 8005f08:	6921      	ldr	r1, [r4, #16]
 8005f0a:	4650      	mov	r0, sl
 8005f0c:	f000 fabe 	bl	800648c <_free_r>
 8005f10:	e7c7      	b.n	8005ea2 <__ssputs_r+0x46>
	...

08005f14 <_svfiprintf_r>:
 8005f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f18:	4698      	mov	r8, r3
 8005f1a:	898b      	ldrh	r3, [r1, #12]
 8005f1c:	061b      	lsls	r3, r3, #24
 8005f1e:	b09d      	sub	sp, #116	; 0x74
 8005f20:	4607      	mov	r7, r0
 8005f22:	460d      	mov	r5, r1
 8005f24:	4614      	mov	r4, r2
 8005f26:	d50e      	bpl.n	8005f46 <_svfiprintf_r+0x32>
 8005f28:	690b      	ldr	r3, [r1, #16]
 8005f2a:	b963      	cbnz	r3, 8005f46 <_svfiprintf_r+0x32>
 8005f2c:	2140      	movs	r1, #64	; 0x40
 8005f2e:	f000 fb19 	bl	8006564 <_malloc_r>
 8005f32:	6028      	str	r0, [r5, #0]
 8005f34:	6128      	str	r0, [r5, #16]
 8005f36:	b920      	cbnz	r0, 8005f42 <_svfiprintf_r+0x2e>
 8005f38:	230c      	movs	r3, #12
 8005f3a:	603b      	str	r3, [r7, #0]
 8005f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f40:	e0d1      	b.n	80060e6 <_svfiprintf_r+0x1d2>
 8005f42:	2340      	movs	r3, #64	; 0x40
 8005f44:	616b      	str	r3, [r5, #20]
 8005f46:	2300      	movs	r3, #0
 8005f48:	9309      	str	r3, [sp, #36]	; 0x24
 8005f4a:	2320      	movs	r3, #32
 8005f4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005f50:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f54:	2330      	movs	r3, #48	; 0x30
 8005f56:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006100 <_svfiprintf_r+0x1ec>
 8005f5a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005f5e:	f04f 0901 	mov.w	r9, #1
 8005f62:	4623      	mov	r3, r4
 8005f64:	469a      	mov	sl, r3
 8005f66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f6a:	b10a      	cbz	r2, 8005f70 <_svfiprintf_r+0x5c>
 8005f6c:	2a25      	cmp	r2, #37	; 0x25
 8005f6e:	d1f9      	bne.n	8005f64 <_svfiprintf_r+0x50>
 8005f70:	ebba 0b04 	subs.w	fp, sl, r4
 8005f74:	d00b      	beq.n	8005f8e <_svfiprintf_r+0x7a>
 8005f76:	465b      	mov	r3, fp
 8005f78:	4622      	mov	r2, r4
 8005f7a:	4629      	mov	r1, r5
 8005f7c:	4638      	mov	r0, r7
 8005f7e:	f7ff ff6d 	bl	8005e5c <__ssputs_r>
 8005f82:	3001      	adds	r0, #1
 8005f84:	f000 80aa 	beq.w	80060dc <_svfiprintf_r+0x1c8>
 8005f88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f8a:	445a      	add	r2, fp
 8005f8c:	9209      	str	r2, [sp, #36]	; 0x24
 8005f8e:	f89a 3000 	ldrb.w	r3, [sl]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f000 80a2 	beq.w	80060dc <_svfiprintf_r+0x1c8>
 8005f98:	2300      	movs	r3, #0
 8005f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005fa2:	f10a 0a01 	add.w	sl, sl, #1
 8005fa6:	9304      	str	r3, [sp, #16]
 8005fa8:	9307      	str	r3, [sp, #28]
 8005faa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005fae:	931a      	str	r3, [sp, #104]	; 0x68
 8005fb0:	4654      	mov	r4, sl
 8005fb2:	2205      	movs	r2, #5
 8005fb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fb8:	4851      	ldr	r0, [pc, #324]	; (8006100 <_svfiprintf_r+0x1ec>)
 8005fba:	f7fa f909 	bl	80001d0 <memchr>
 8005fbe:	9a04      	ldr	r2, [sp, #16]
 8005fc0:	b9d8      	cbnz	r0, 8005ffa <_svfiprintf_r+0xe6>
 8005fc2:	06d0      	lsls	r0, r2, #27
 8005fc4:	bf44      	itt	mi
 8005fc6:	2320      	movmi	r3, #32
 8005fc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fcc:	0711      	lsls	r1, r2, #28
 8005fce:	bf44      	itt	mi
 8005fd0:	232b      	movmi	r3, #43	; 0x2b
 8005fd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fd6:	f89a 3000 	ldrb.w	r3, [sl]
 8005fda:	2b2a      	cmp	r3, #42	; 0x2a
 8005fdc:	d015      	beq.n	800600a <_svfiprintf_r+0xf6>
 8005fde:	9a07      	ldr	r2, [sp, #28]
 8005fe0:	4654      	mov	r4, sl
 8005fe2:	2000      	movs	r0, #0
 8005fe4:	f04f 0c0a 	mov.w	ip, #10
 8005fe8:	4621      	mov	r1, r4
 8005fea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005fee:	3b30      	subs	r3, #48	; 0x30
 8005ff0:	2b09      	cmp	r3, #9
 8005ff2:	d94e      	bls.n	8006092 <_svfiprintf_r+0x17e>
 8005ff4:	b1b0      	cbz	r0, 8006024 <_svfiprintf_r+0x110>
 8005ff6:	9207      	str	r2, [sp, #28]
 8005ff8:	e014      	b.n	8006024 <_svfiprintf_r+0x110>
 8005ffa:	eba0 0308 	sub.w	r3, r0, r8
 8005ffe:	fa09 f303 	lsl.w	r3, r9, r3
 8006002:	4313      	orrs	r3, r2
 8006004:	9304      	str	r3, [sp, #16]
 8006006:	46a2      	mov	sl, r4
 8006008:	e7d2      	b.n	8005fb0 <_svfiprintf_r+0x9c>
 800600a:	9b03      	ldr	r3, [sp, #12]
 800600c:	1d19      	adds	r1, r3, #4
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	9103      	str	r1, [sp, #12]
 8006012:	2b00      	cmp	r3, #0
 8006014:	bfbb      	ittet	lt
 8006016:	425b      	neglt	r3, r3
 8006018:	f042 0202 	orrlt.w	r2, r2, #2
 800601c:	9307      	strge	r3, [sp, #28]
 800601e:	9307      	strlt	r3, [sp, #28]
 8006020:	bfb8      	it	lt
 8006022:	9204      	strlt	r2, [sp, #16]
 8006024:	7823      	ldrb	r3, [r4, #0]
 8006026:	2b2e      	cmp	r3, #46	; 0x2e
 8006028:	d10c      	bne.n	8006044 <_svfiprintf_r+0x130>
 800602a:	7863      	ldrb	r3, [r4, #1]
 800602c:	2b2a      	cmp	r3, #42	; 0x2a
 800602e:	d135      	bne.n	800609c <_svfiprintf_r+0x188>
 8006030:	9b03      	ldr	r3, [sp, #12]
 8006032:	1d1a      	adds	r2, r3, #4
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	9203      	str	r2, [sp, #12]
 8006038:	2b00      	cmp	r3, #0
 800603a:	bfb8      	it	lt
 800603c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006040:	3402      	adds	r4, #2
 8006042:	9305      	str	r3, [sp, #20]
 8006044:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006110 <_svfiprintf_r+0x1fc>
 8006048:	7821      	ldrb	r1, [r4, #0]
 800604a:	2203      	movs	r2, #3
 800604c:	4650      	mov	r0, sl
 800604e:	f7fa f8bf 	bl	80001d0 <memchr>
 8006052:	b140      	cbz	r0, 8006066 <_svfiprintf_r+0x152>
 8006054:	2340      	movs	r3, #64	; 0x40
 8006056:	eba0 000a 	sub.w	r0, r0, sl
 800605a:	fa03 f000 	lsl.w	r0, r3, r0
 800605e:	9b04      	ldr	r3, [sp, #16]
 8006060:	4303      	orrs	r3, r0
 8006062:	3401      	adds	r4, #1
 8006064:	9304      	str	r3, [sp, #16]
 8006066:	f814 1b01 	ldrb.w	r1, [r4], #1
 800606a:	4826      	ldr	r0, [pc, #152]	; (8006104 <_svfiprintf_r+0x1f0>)
 800606c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006070:	2206      	movs	r2, #6
 8006072:	f7fa f8ad 	bl	80001d0 <memchr>
 8006076:	2800      	cmp	r0, #0
 8006078:	d038      	beq.n	80060ec <_svfiprintf_r+0x1d8>
 800607a:	4b23      	ldr	r3, [pc, #140]	; (8006108 <_svfiprintf_r+0x1f4>)
 800607c:	bb1b      	cbnz	r3, 80060c6 <_svfiprintf_r+0x1b2>
 800607e:	9b03      	ldr	r3, [sp, #12]
 8006080:	3307      	adds	r3, #7
 8006082:	f023 0307 	bic.w	r3, r3, #7
 8006086:	3308      	adds	r3, #8
 8006088:	9303      	str	r3, [sp, #12]
 800608a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800608c:	4433      	add	r3, r6
 800608e:	9309      	str	r3, [sp, #36]	; 0x24
 8006090:	e767      	b.n	8005f62 <_svfiprintf_r+0x4e>
 8006092:	fb0c 3202 	mla	r2, ip, r2, r3
 8006096:	460c      	mov	r4, r1
 8006098:	2001      	movs	r0, #1
 800609a:	e7a5      	b.n	8005fe8 <_svfiprintf_r+0xd4>
 800609c:	2300      	movs	r3, #0
 800609e:	3401      	adds	r4, #1
 80060a0:	9305      	str	r3, [sp, #20]
 80060a2:	4619      	mov	r1, r3
 80060a4:	f04f 0c0a 	mov.w	ip, #10
 80060a8:	4620      	mov	r0, r4
 80060aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060ae:	3a30      	subs	r2, #48	; 0x30
 80060b0:	2a09      	cmp	r2, #9
 80060b2:	d903      	bls.n	80060bc <_svfiprintf_r+0x1a8>
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d0c5      	beq.n	8006044 <_svfiprintf_r+0x130>
 80060b8:	9105      	str	r1, [sp, #20]
 80060ba:	e7c3      	b.n	8006044 <_svfiprintf_r+0x130>
 80060bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80060c0:	4604      	mov	r4, r0
 80060c2:	2301      	movs	r3, #1
 80060c4:	e7f0      	b.n	80060a8 <_svfiprintf_r+0x194>
 80060c6:	ab03      	add	r3, sp, #12
 80060c8:	9300      	str	r3, [sp, #0]
 80060ca:	462a      	mov	r2, r5
 80060cc:	4b0f      	ldr	r3, [pc, #60]	; (800610c <_svfiprintf_r+0x1f8>)
 80060ce:	a904      	add	r1, sp, #16
 80060d0:	4638      	mov	r0, r7
 80060d2:	f3af 8000 	nop.w
 80060d6:	1c42      	adds	r2, r0, #1
 80060d8:	4606      	mov	r6, r0
 80060da:	d1d6      	bne.n	800608a <_svfiprintf_r+0x176>
 80060dc:	89ab      	ldrh	r3, [r5, #12]
 80060de:	065b      	lsls	r3, r3, #25
 80060e0:	f53f af2c 	bmi.w	8005f3c <_svfiprintf_r+0x28>
 80060e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80060e6:	b01d      	add	sp, #116	; 0x74
 80060e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060ec:	ab03      	add	r3, sp, #12
 80060ee:	9300      	str	r3, [sp, #0]
 80060f0:	462a      	mov	r2, r5
 80060f2:	4b06      	ldr	r3, [pc, #24]	; (800610c <_svfiprintf_r+0x1f8>)
 80060f4:	a904      	add	r1, sp, #16
 80060f6:	4638      	mov	r0, r7
 80060f8:	f000 f87a 	bl	80061f0 <_printf_i>
 80060fc:	e7eb      	b.n	80060d6 <_svfiprintf_r+0x1c2>
 80060fe:	bf00      	nop
 8006100:	080068f4 	.word	0x080068f4
 8006104:	080068fe 	.word	0x080068fe
 8006108:	00000000 	.word	0x00000000
 800610c:	08005e5d 	.word	0x08005e5d
 8006110:	080068fa 	.word	0x080068fa

08006114 <_printf_common>:
 8006114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006118:	4616      	mov	r6, r2
 800611a:	4699      	mov	r9, r3
 800611c:	688a      	ldr	r2, [r1, #8]
 800611e:	690b      	ldr	r3, [r1, #16]
 8006120:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006124:	4293      	cmp	r3, r2
 8006126:	bfb8      	it	lt
 8006128:	4613      	movlt	r3, r2
 800612a:	6033      	str	r3, [r6, #0]
 800612c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006130:	4607      	mov	r7, r0
 8006132:	460c      	mov	r4, r1
 8006134:	b10a      	cbz	r2, 800613a <_printf_common+0x26>
 8006136:	3301      	adds	r3, #1
 8006138:	6033      	str	r3, [r6, #0]
 800613a:	6823      	ldr	r3, [r4, #0]
 800613c:	0699      	lsls	r1, r3, #26
 800613e:	bf42      	ittt	mi
 8006140:	6833      	ldrmi	r3, [r6, #0]
 8006142:	3302      	addmi	r3, #2
 8006144:	6033      	strmi	r3, [r6, #0]
 8006146:	6825      	ldr	r5, [r4, #0]
 8006148:	f015 0506 	ands.w	r5, r5, #6
 800614c:	d106      	bne.n	800615c <_printf_common+0x48>
 800614e:	f104 0a19 	add.w	sl, r4, #25
 8006152:	68e3      	ldr	r3, [r4, #12]
 8006154:	6832      	ldr	r2, [r6, #0]
 8006156:	1a9b      	subs	r3, r3, r2
 8006158:	42ab      	cmp	r3, r5
 800615a:	dc26      	bgt.n	80061aa <_printf_common+0x96>
 800615c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006160:	1e13      	subs	r3, r2, #0
 8006162:	6822      	ldr	r2, [r4, #0]
 8006164:	bf18      	it	ne
 8006166:	2301      	movne	r3, #1
 8006168:	0692      	lsls	r2, r2, #26
 800616a:	d42b      	bmi.n	80061c4 <_printf_common+0xb0>
 800616c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006170:	4649      	mov	r1, r9
 8006172:	4638      	mov	r0, r7
 8006174:	47c0      	blx	r8
 8006176:	3001      	adds	r0, #1
 8006178:	d01e      	beq.n	80061b8 <_printf_common+0xa4>
 800617a:	6823      	ldr	r3, [r4, #0]
 800617c:	68e5      	ldr	r5, [r4, #12]
 800617e:	6832      	ldr	r2, [r6, #0]
 8006180:	f003 0306 	and.w	r3, r3, #6
 8006184:	2b04      	cmp	r3, #4
 8006186:	bf08      	it	eq
 8006188:	1aad      	subeq	r5, r5, r2
 800618a:	68a3      	ldr	r3, [r4, #8]
 800618c:	6922      	ldr	r2, [r4, #16]
 800618e:	bf0c      	ite	eq
 8006190:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006194:	2500      	movne	r5, #0
 8006196:	4293      	cmp	r3, r2
 8006198:	bfc4      	itt	gt
 800619a:	1a9b      	subgt	r3, r3, r2
 800619c:	18ed      	addgt	r5, r5, r3
 800619e:	2600      	movs	r6, #0
 80061a0:	341a      	adds	r4, #26
 80061a2:	42b5      	cmp	r5, r6
 80061a4:	d11a      	bne.n	80061dc <_printf_common+0xc8>
 80061a6:	2000      	movs	r0, #0
 80061a8:	e008      	b.n	80061bc <_printf_common+0xa8>
 80061aa:	2301      	movs	r3, #1
 80061ac:	4652      	mov	r2, sl
 80061ae:	4649      	mov	r1, r9
 80061b0:	4638      	mov	r0, r7
 80061b2:	47c0      	blx	r8
 80061b4:	3001      	adds	r0, #1
 80061b6:	d103      	bne.n	80061c0 <_printf_common+0xac>
 80061b8:	f04f 30ff 	mov.w	r0, #4294967295
 80061bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061c0:	3501      	adds	r5, #1
 80061c2:	e7c6      	b.n	8006152 <_printf_common+0x3e>
 80061c4:	18e1      	adds	r1, r4, r3
 80061c6:	1c5a      	adds	r2, r3, #1
 80061c8:	2030      	movs	r0, #48	; 0x30
 80061ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80061ce:	4422      	add	r2, r4
 80061d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80061d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80061d8:	3302      	adds	r3, #2
 80061da:	e7c7      	b.n	800616c <_printf_common+0x58>
 80061dc:	2301      	movs	r3, #1
 80061de:	4622      	mov	r2, r4
 80061e0:	4649      	mov	r1, r9
 80061e2:	4638      	mov	r0, r7
 80061e4:	47c0      	blx	r8
 80061e6:	3001      	adds	r0, #1
 80061e8:	d0e6      	beq.n	80061b8 <_printf_common+0xa4>
 80061ea:	3601      	adds	r6, #1
 80061ec:	e7d9      	b.n	80061a2 <_printf_common+0x8e>
	...

080061f0 <_printf_i>:
 80061f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061f4:	7e0f      	ldrb	r7, [r1, #24]
 80061f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80061f8:	2f78      	cmp	r7, #120	; 0x78
 80061fa:	4691      	mov	r9, r2
 80061fc:	4680      	mov	r8, r0
 80061fe:	460c      	mov	r4, r1
 8006200:	469a      	mov	sl, r3
 8006202:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006206:	d807      	bhi.n	8006218 <_printf_i+0x28>
 8006208:	2f62      	cmp	r7, #98	; 0x62
 800620a:	d80a      	bhi.n	8006222 <_printf_i+0x32>
 800620c:	2f00      	cmp	r7, #0
 800620e:	f000 80d8 	beq.w	80063c2 <_printf_i+0x1d2>
 8006212:	2f58      	cmp	r7, #88	; 0x58
 8006214:	f000 80a3 	beq.w	800635e <_printf_i+0x16e>
 8006218:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800621c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006220:	e03a      	b.n	8006298 <_printf_i+0xa8>
 8006222:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006226:	2b15      	cmp	r3, #21
 8006228:	d8f6      	bhi.n	8006218 <_printf_i+0x28>
 800622a:	a101      	add	r1, pc, #4	; (adr r1, 8006230 <_printf_i+0x40>)
 800622c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006230:	08006289 	.word	0x08006289
 8006234:	0800629d 	.word	0x0800629d
 8006238:	08006219 	.word	0x08006219
 800623c:	08006219 	.word	0x08006219
 8006240:	08006219 	.word	0x08006219
 8006244:	08006219 	.word	0x08006219
 8006248:	0800629d 	.word	0x0800629d
 800624c:	08006219 	.word	0x08006219
 8006250:	08006219 	.word	0x08006219
 8006254:	08006219 	.word	0x08006219
 8006258:	08006219 	.word	0x08006219
 800625c:	080063a9 	.word	0x080063a9
 8006260:	080062cd 	.word	0x080062cd
 8006264:	0800638b 	.word	0x0800638b
 8006268:	08006219 	.word	0x08006219
 800626c:	08006219 	.word	0x08006219
 8006270:	080063cb 	.word	0x080063cb
 8006274:	08006219 	.word	0x08006219
 8006278:	080062cd 	.word	0x080062cd
 800627c:	08006219 	.word	0x08006219
 8006280:	08006219 	.word	0x08006219
 8006284:	08006393 	.word	0x08006393
 8006288:	682b      	ldr	r3, [r5, #0]
 800628a:	1d1a      	adds	r2, r3, #4
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	602a      	str	r2, [r5, #0]
 8006290:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006294:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006298:	2301      	movs	r3, #1
 800629a:	e0a3      	b.n	80063e4 <_printf_i+0x1f4>
 800629c:	6820      	ldr	r0, [r4, #0]
 800629e:	6829      	ldr	r1, [r5, #0]
 80062a0:	0606      	lsls	r6, r0, #24
 80062a2:	f101 0304 	add.w	r3, r1, #4
 80062a6:	d50a      	bpl.n	80062be <_printf_i+0xce>
 80062a8:	680e      	ldr	r6, [r1, #0]
 80062aa:	602b      	str	r3, [r5, #0]
 80062ac:	2e00      	cmp	r6, #0
 80062ae:	da03      	bge.n	80062b8 <_printf_i+0xc8>
 80062b0:	232d      	movs	r3, #45	; 0x2d
 80062b2:	4276      	negs	r6, r6
 80062b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062b8:	485e      	ldr	r0, [pc, #376]	; (8006434 <_printf_i+0x244>)
 80062ba:	230a      	movs	r3, #10
 80062bc:	e019      	b.n	80062f2 <_printf_i+0x102>
 80062be:	680e      	ldr	r6, [r1, #0]
 80062c0:	602b      	str	r3, [r5, #0]
 80062c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80062c6:	bf18      	it	ne
 80062c8:	b236      	sxthne	r6, r6
 80062ca:	e7ef      	b.n	80062ac <_printf_i+0xbc>
 80062cc:	682b      	ldr	r3, [r5, #0]
 80062ce:	6820      	ldr	r0, [r4, #0]
 80062d0:	1d19      	adds	r1, r3, #4
 80062d2:	6029      	str	r1, [r5, #0]
 80062d4:	0601      	lsls	r1, r0, #24
 80062d6:	d501      	bpl.n	80062dc <_printf_i+0xec>
 80062d8:	681e      	ldr	r6, [r3, #0]
 80062da:	e002      	b.n	80062e2 <_printf_i+0xf2>
 80062dc:	0646      	lsls	r6, r0, #25
 80062de:	d5fb      	bpl.n	80062d8 <_printf_i+0xe8>
 80062e0:	881e      	ldrh	r6, [r3, #0]
 80062e2:	4854      	ldr	r0, [pc, #336]	; (8006434 <_printf_i+0x244>)
 80062e4:	2f6f      	cmp	r7, #111	; 0x6f
 80062e6:	bf0c      	ite	eq
 80062e8:	2308      	moveq	r3, #8
 80062ea:	230a      	movne	r3, #10
 80062ec:	2100      	movs	r1, #0
 80062ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80062f2:	6865      	ldr	r5, [r4, #4]
 80062f4:	60a5      	str	r5, [r4, #8]
 80062f6:	2d00      	cmp	r5, #0
 80062f8:	bfa2      	ittt	ge
 80062fa:	6821      	ldrge	r1, [r4, #0]
 80062fc:	f021 0104 	bicge.w	r1, r1, #4
 8006300:	6021      	strge	r1, [r4, #0]
 8006302:	b90e      	cbnz	r6, 8006308 <_printf_i+0x118>
 8006304:	2d00      	cmp	r5, #0
 8006306:	d04d      	beq.n	80063a4 <_printf_i+0x1b4>
 8006308:	4615      	mov	r5, r2
 800630a:	fbb6 f1f3 	udiv	r1, r6, r3
 800630e:	fb03 6711 	mls	r7, r3, r1, r6
 8006312:	5dc7      	ldrb	r7, [r0, r7]
 8006314:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006318:	4637      	mov	r7, r6
 800631a:	42bb      	cmp	r3, r7
 800631c:	460e      	mov	r6, r1
 800631e:	d9f4      	bls.n	800630a <_printf_i+0x11a>
 8006320:	2b08      	cmp	r3, #8
 8006322:	d10b      	bne.n	800633c <_printf_i+0x14c>
 8006324:	6823      	ldr	r3, [r4, #0]
 8006326:	07de      	lsls	r6, r3, #31
 8006328:	d508      	bpl.n	800633c <_printf_i+0x14c>
 800632a:	6923      	ldr	r3, [r4, #16]
 800632c:	6861      	ldr	r1, [r4, #4]
 800632e:	4299      	cmp	r1, r3
 8006330:	bfde      	ittt	le
 8006332:	2330      	movle	r3, #48	; 0x30
 8006334:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006338:	f105 35ff 	addle.w	r5, r5, #4294967295
 800633c:	1b52      	subs	r2, r2, r5
 800633e:	6122      	str	r2, [r4, #16]
 8006340:	f8cd a000 	str.w	sl, [sp]
 8006344:	464b      	mov	r3, r9
 8006346:	aa03      	add	r2, sp, #12
 8006348:	4621      	mov	r1, r4
 800634a:	4640      	mov	r0, r8
 800634c:	f7ff fee2 	bl	8006114 <_printf_common>
 8006350:	3001      	adds	r0, #1
 8006352:	d14c      	bne.n	80063ee <_printf_i+0x1fe>
 8006354:	f04f 30ff 	mov.w	r0, #4294967295
 8006358:	b004      	add	sp, #16
 800635a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800635e:	4835      	ldr	r0, [pc, #212]	; (8006434 <_printf_i+0x244>)
 8006360:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006364:	6829      	ldr	r1, [r5, #0]
 8006366:	6823      	ldr	r3, [r4, #0]
 8006368:	f851 6b04 	ldr.w	r6, [r1], #4
 800636c:	6029      	str	r1, [r5, #0]
 800636e:	061d      	lsls	r5, r3, #24
 8006370:	d514      	bpl.n	800639c <_printf_i+0x1ac>
 8006372:	07df      	lsls	r7, r3, #31
 8006374:	bf44      	itt	mi
 8006376:	f043 0320 	orrmi.w	r3, r3, #32
 800637a:	6023      	strmi	r3, [r4, #0]
 800637c:	b91e      	cbnz	r6, 8006386 <_printf_i+0x196>
 800637e:	6823      	ldr	r3, [r4, #0]
 8006380:	f023 0320 	bic.w	r3, r3, #32
 8006384:	6023      	str	r3, [r4, #0]
 8006386:	2310      	movs	r3, #16
 8006388:	e7b0      	b.n	80062ec <_printf_i+0xfc>
 800638a:	6823      	ldr	r3, [r4, #0]
 800638c:	f043 0320 	orr.w	r3, r3, #32
 8006390:	6023      	str	r3, [r4, #0]
 8006392:	2378      	movs	r3, #120	; 0x78
 8006394:	4828      	ldr	r0, [pc, #160]	; (8006438 <_printf_i+0x248>)
 8006396:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800639a:	e7e3      	b.n	8006364 <_printf_i+0x174>
 800639c:	0659      	lsls	r1, r3, #25
 800639e:	bf48      	it	mi
 80063a0:	b2b6      	uxthmi	r6, r6
 80063a2:	e7e6      	b.n	8006372 <_printf_i+0x182>
 80063a4:	4615      	mov	r5, r2
 80063a6:	e7bb      	b.n	8006320 <_printf_i+0x130>
 80063a8:	682b      	ldr	r3, [r5, #0]
 80063aa:	6826      	ldr	r6, [r4, #0]
 80063ac:	6961      	ldr	r1, [r4, #20]
 80063ae:	1d18      	adds	r0, r3, #4
 80063b0:	6028      	str	r0, [r5, #0]
 80063b2:	0635      	lsls	r5, r6, #24
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	d501      	bpl.n	80063bc <_printf_i+0x1cc>
 80063b8:	6019      	str	r1, [r3, #0]
 80063ba:	e002      	b.n	80063c2 <_printf_i+0x1d2>
 80063bc:	0670      	lsls	r0, r6, #25
 80063be:	d5fb      	bpl.n	80063b8 <_printf_i+0x1c8>
 80063c0:	8019      	strh	r1, [r3, #0]
 80063c2:	2300      	movs	r3, #0
 80063c4:	6123      	str	r3, [r4, #16]
 80063c6:	4615      	mov	r5, r2
 80063c8:	e7ba      	b.n	8006340 <_printf_i+0x150>
 80063ca:	682b      	ldr	r3, [r5, #0]
 80063cc:	1d1a      	adds	r2, r3, #4
 80063ce:	602a      	str	r2, [r5, #0]
 80063d0:	681d      	ldr	r5, [r3, #0]
 80063d2:	6862      	ldr	r2, [r4, #4]
 80063d4:	2100      	movs	r1, #0
 80063d6:	4628      	mov	r0, r5
 80063d8:	f7f9 fefa 	bl	80001d0 <memchr>
 80063dc:	b108      	cbz	r0, 80063e2 <_printf_i+0x1f2>
 80063de:	1b40      	subs	r0, r0, r5
 80063e0:	6060      	str	r0, [r4, #4]
 80063e2:	6863      	ldr	r3, [r4, #4]
 80063e4:	6123      	str	r3, [r4, #16]
 80063e6:	2300      	movs	r3, #0
 80063e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063ec:	e7a8      	b.n	8006340 <_printf_i+0x150>
 80063ee:	6923      	ldr	r3, [r4, #16]
 80063f0:	462a      	mov	r2, r5
 80063f2:	4649      	mov	r1, r9
 80063f4:	4640      	mov	r0, r8
 80063f6:	47d0      	blx	sl
 80063f8:	3001      	adds	r0, #1
 80063fa:	d0ab      	beq.n	8006354 <_printf_i+0x164>
 80063fc:	6823      	ldr	r3, [r4, #0]
 80063fe:	079b      	lsls	r3, r3, #30
 8006400:	d413      	bmi.n	800642a <_printf_i+0x23a>
 8006402:	68e0      	ldr	r0, [r4, #12]
 8006404:	9b03      	ldr	r3, [sp, #12]
 8006406:	4298      	cmp	r0, r3
 8006408:	bfb8      	it	lt
 800640a:	4618      	movlt	r0, r3
 800640c:	e7a4      	b.n	8006358 <_printf_i+0x168>
 800640e:	2301      	movs	r3, #1
 8006410:	4632      	mov	r2, r6
 8006412:	4649      	mov	r1, r9
 8006414:	4640      	mov	r0, r8
 8006416:	47d0      	blx	sl
 8006418:	3001      	adds	r0, #1
 800641a:	d09b      	beq.n	8006354 <_printf_i+0x164>
 800641c:	3501      	adds	r5, #1
 800641e:	68e3      	ldr	r3, [r4, #12]
 8006420:	9903      	ldr	r1, [sp, #12]
 8006422:	1a5b      	subs	r3, r3, r1
 8006424:	42ab      	cmp	r3, r5
 8006426:	dcf2      	bgt.n	800640e <_printf_i+0x21e>
 8006428:	e7eb      	b.n	8006402 <_printf_i+0x212>
 800642a:	2500      	movs	r5, #0
 800642c:	f104 0619 	add.w	r6, r4, #25
 8006430:	e7f5      	b.n	800641e <_printf_i+0x22e>
 8006432:	bf00      	nop
 8006434:	08006905 	.word	0x08006905
 8006438:	08006916 	.word	0x08006916

0800643c <memcpy>:
 800643c:	440a      	add	r2, r1
 800643e:	4291      	cmp	r1, r2
 8006440:	f100 33ff 	add.w	r3, r0, #4294967295
 8006444:	d100      	bne.n	8006448 <memcpy+0xc>
 8006446:	4770      	bx	lr
 8006448:	b510      	push	{r4, lr}
 800644a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800644e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006452:	4291      	cmp	r1, r2
 8006454:	d1f9      	bne.n	800644a <memcpy+0xe>
 8006456:	bd10      	pop	{r4, pc}

08006458 <memmove>:
 8006458:	4288      	cmp	r0, r1
 800645a:	b510      	push	{r4, lr}
 800645c:	eb01 0402 	add.w	r4, r1, r2
 8006460:	d902      	bls.n	8006468 <memmove+0x10>
 8006462:	4284      	cmp	r4, r0
 8006464:	4623      	mov	r3, r4
 8006466:	d807      	bhi.n	8006478 <memmove+0x20>
 8006468:	1e43      	subs	r3, r0, #1
 800646a:	42a1      	cmp	r1, r4
 800646c:	d008      	beq.n	8006480 <memmove+0x28>
 800646e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006472:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006476:	e7f8      	b.n	800646a <memmove+0x12>
 8006478:	4402      	add	r2, r0
 800647a:	4601      	mov	r1, r0
 800647c:	428a      	cmp	r2, r1
 800647e:	d100      	bne.n	8006482 <memmove+0x2a>
 8006480:	bd10      	pop	{r4, pc}
 8006482:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006486:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800648a:	e7f7      	b.n	800647c <memmove+0x24>

0800648c <_free_r>:
 800648c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800648e:	2900      	cmp	r1, #0
 8006490:	d044      	beq.n	800651c <_free_r+0x90>
 8006492:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006496:	9001      	str	r0, [sp, #4]
 8006498:	2b00      	cmp	r3, #0
 800649a:	f1a1 0404 	sub.w	r4, r1, #4
 800649e:	bfb8      	it	lt
 80064a0:	18e4      	addlt	r4, r4, r3
 80064a2:	f000 f913 	bl	80066cc <__malloc_lock>
 80064a6:	4a1e      	ldr	r2, [pc, #120]	; (8006520 <_free_r+0x94>)
 80064a8:	9801      	ldr	r0, [sp, #4]
 80064aa:	6813      	ldr	r3, [r2, #0]
 80064ac:	b933      	cbnz	r3, 80064bc <_free_r+0x30>
 80064ae:	6063      	str	r3, [r4, #4]
 80064b0:	6014      	str	r4, [r2, #0]
 80064b2:	b003      	add	sp, #12
 80064b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80064b8:	f000 b90e 	b.w	80066d8 <__malloc_unlock>
 80064bc:	42a3      	cmp	r3, r4
 80064be:	d908      	bls.n	80064d2 <_free_r+0x46>
 80064c0:	6825      	ldr	r5, [r4, #0]
 80064c2:	1961      	adds	r1, r4, r5
 80064c4:	428b      	cmp	r3, r1
 80064c6:	bf01      	itttt	eq
 80064c8:	6819      	ldreq	r1, [r3, #0]
 80064ca:	685b      	ldreq	r3, [r3, #4]
 80064cc:	1949      	addeq	r1, r1, r5
 80064ce:	6021      	streq	r1, [r4, #0]
 80064d0:	e7ed      	b.n	80064ae <_free_r+0x22>
 80064d2:	461a      	mov	r2, r3
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	b10b      	cbz	r3, 80064dc <_free_r+0x50>
 80064d8:	42a3      	cmp	r3, r4
 80064da:	d9fa      	bls.n	80064d2 <_free_r+0x46>
 80064dc:	6811      	ldr	r1, [r2, #0]
 80064de:	1855      	adds	r5, r2, r1
 80064e0:	42a5      	cmp	r5, r4
 80064e2:	d10b      	bne.n	80064fc <_free_r+0x70>
 80064e4:	6824      	ldr	r4, [r4, #0]
 80064e6:	4421      	add	r1, r4
 80064e8:	1854      	adds	r4, r2, r1
 80064ea:	42a3      	cmp	r3, r4
 80064ec:	6011      	str	r1, [r2, #0]
 80064ee:	d1e0      	bne.n	80064b2 <_free_r+0x26>
 80064f0:	681c      	ldr	r4, [r3, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	6053      	str	r3, [r2, #4]
 80064f6:	4421      	add	r1, r4
 80064f8:	6011      	str	r1, [r2, #0]
 80064fa:	e7da      	b.n	80064b2 <_free_r+0x26>
 80064fc:	d902      	bls.n	8006504 <_free_r+0x78>
 80064fe:	230c      	movs	r3, #12
 8006500:	6003      	str	r3, [r0, #0]
 8006502:	e7d6      	b.n	80064b2 <_free_r+0x26>
 8006504:	6825      	ldr	r5, [r4, #0]
 8006506:	1961      	adds	r1, r4, r5
 8006508:	428b      	cmp	r3, r1
 800650a:	bf04      	itt	eq
 800650c:	6819      	ldreq	r1, [r3, #0]
 800650e:	685b      	ldreq	r3, [r3, #4]
 8006510:	6063      	str	r3, [r4, #4]
 8006512:	bf04      	itt	eq
 8006514:	1949      	addeq	r1, r1, r5
 8006516:	6021      	streq	r1, [r4, #0]
 8006518:	6054      	str	r4, [r2, #4]
 800651a:	e7ca      	b.n	80064b2 <_free_r+0x26>
 800651c:	b003      	add	sp, #12
 800651e:	bd30      	pop	{r4, r5, pc}
 8006520:	200002dc 	.word	0x200002dc

08006524 <sbrk_aligned>:
 8006524:	b570      	push	{r4, r5, r6, lr}
 8006526:	4e0e      	ldr	r6, [pc, #56]	; (8006560 <sbrk_aligned+0x3c>)
 8006528:	460c      	mov	r4, r1
 800652a:	6831      	ldr	r1, [r6, #0]
 800652c:	4605      	mov	r5, r0
 800652e:	b911      	cbnz	r1, 8006536 <sbrk_aligned+0x12>
 8006530:	f000 f8bc 	bl	80066ac <_sbrk_r>
 8006534:	6030      	str	r0, [r6, #0]
 8006536:	4621      	mov	r1, r4
 8006538:	4628      	mov	r0, r5
 800653a:	f000 f8b7 	bl	80066ac <_sbrk_r>
 800653e:	1c43      	adds	r3, r0, #1
 8006540:	d00a      	beq.n	8006558 <sbrk_aligned+0x34>
 8006542:	1cc4      	adds	r4, r0, #3
 8006544:	f024 0403 	bic.w	r4, r4, #3
 8006548:	42a0      	cmp	r0, r4
 800654a:	d007      	beq.n	800655c <sbrk_aligned+0x38>
 800654c:	1a21      	subs	r1, r4, r0
 800654e:	4628      	mov	r0, r5
 8006550:	f000 f8ac 	bl	80066ac <_sbrk_r>
 8006554:	3001      	adds	r0, #1
 8006556:	d101      	bne.n	800655c <sbrk_aligned+0x38>
 8006558:	f04f 34ff 	mov.w	r4, #4294967295
 800655c:	4620      	mov	r0, r4
 800655e:	bd70      	pop	{r4, r5, r6, pc}
 8006560:	200002e0 	.word	0x200002e0

08006564 <_malloc_r>:
 8006564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006568:	1ccd      	adds	r5, r1, #3
 800656a:	f025 0503 	bic.w	r5, r5, #3
 800656e:	3508      	adds	r5, #8
 8006570:	2d0c      	cmp	r5, #12
 8006572:	bf38      	it	cc
 8006574:	250c      	movcc	r5, #12
 8006576:	2d00      	cmp	r5, #0
 8006578:	4607      	mov	r7, r0
 800657a:	db01      	blt.n	8006580 <_malloc_r+0x1c>
 800657c:	42a9      	cmp	r1, r5
 800657e:	d905      	bls.n	800658c <_malloc_r+0x28>
 8006580:	230c      	movs	r3, #12
 8006582:	603b      	str	r3, [r7, #0]
 8006584:	2600      	movs	r6, #0
 8006586:	4630      	mov	r0, r6
 8006588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800658c:	4e2e      	ldr	r6, [pc, #184]	; (8006648 <_malloc_r+0xe4>)
 800658e:	f000 f89d 	bl	80066cc <__malloc_lock>
 8006592:	6833      	ldr	r3, [r6, #0]
 8006594:	461c      	mov	r4, r3
 8006596:	bb34      	cbnz	r4, 80065e6 <_malloc_r+0x82>
 8006598:	4629      	mov	r1, r5
 800659a:	4638      	mov	r0, r7
 800659c:	f7ff ffc2 	bl	8006524 <sbrk_aligned>
 80065a0:	1c43      	adds	r3, r0, #1
 80065a2:	4604      	mov	r4, r0
 80065a4:	d14d      	bne.n	8006642 <_malloc_r+0xde>
 80065a6:	6834      	ldr	r4, [r6, #0]
 80065a8:	4626      	mov	r6, r4
 80065aa:	2e00      	cmp	r6, #0
 80065ac:	d140      	bne.n	8006630 <_malloc_r+0xcc>
 80065ae:	6823      	ldr	r3, [r4, #0]
 80065b0:	4631      	mov	r1, r6
 80065b2:	4638      	mov	r0, r7
 80065b4:	eb04 0803 	add.w	r8, r4, r3
 80065b8:	f000 f878 	bl	80066ac <_sbrk_r>
 80065bc:	4580      	cmp	r8, r0
 80065be:	d13a      	bne.n	8006636 <_malloc_r+0xd2>
 80065c0:	6821      	ldr	r1, [r4, #0]
 80065c2:	3503      	adds	r5, #3
 80065c4:	1a6d      	subs	r5, r5, r1
 80065c6:	f025 0503 	bic.w	r5, r5, #3
 80065ca:	3508      	adds	r5, #8
 80065cc:	2d0c      	cmp	r5, #12
 80065ce:	bf38      	it	cc
 80065d0:	250c      	movcc	r5, #12
 80065d2:	4629      	mov	r1, r5
 80065d4:	4638      	mov	r0, r7
 80065d6:	f7ff ffa5 	bl	8006524 <sbrk_aligned>
 80065da:	3001      	adds	r0, #1
 80065dc:	d02b      	beq.n	8006636 <_malloc_r+0xd2>
 80065de:	6823      	ldr	r3, [r4, #0]
 80065e0:	442b      	add	r3, r5
 80065e2:	6023      	str	r3, [r4, #0]
 80065e4:	e00e      	b.n	8006604 <_malloc_r+0xa0>
 80065e6:	6822      	ldr	r2, [r4, #0]
 80065e8:	1b52      	subs	r2, r2, r5
 80065ea:	d41e      	bmi.n	800662a <_malloc_r+0xc6>
 80065ec:	2a0b      	cmp	r2, #11
 80065ee:	d916      	bls.n	800661e <_malloc_r+0xba>
 80065f0:	1961      	adds	r1, r4, r5
 80065f2:	42a3      	cmp	r3, r4
 80065f4:	6025      	str	r5, [r4, #0]
 80065f6:	bf18      	it	ne
 80065f8:	6059      	strne	r1, [r3, #4]
 80065fa:	6863      	ldr	r3, [r4, #4]
 80065fc:	bf08      	it	eq
 80065fe:	6031      	streq	r1, [r6, #0]
 8006600:	5162      	str	r2, [r4, r5]
 8006602:	604b      	str	r3, [r1, #4]
 8006604:	4638      	mov	r0, r7
 8006606:	f104 060b 	add.w	r6, r4, #11
 800660a:	f000 f865 	bl	80066d8 <__malloc_unlock>
 800660e:	f026 0607 	bic.w	r6, r6, #7
 8006612:	1d23      	adds	r3, r4, #4
 8006614:	1af2      	subs	r2, r6, r3
 8006616:	d0b6      	beq.n	8006586 <_malloc_r+0x22>
 8006618:	1b9b      	subs	r3, r3, r6
 800661a:	50a3      	str	r3, [r4, r2]
 800661c:	e7b3      	b.n	8006586 <_malloc_r+0x22>
 800661e:	6862      	ldr	r2, [r4, #4]
 8006620:	42a3      	cmp	r3, r4
 8006622:	bf0c      	ite	eq
 8006624:	6032      	streq	r2, [r6, #0]
 8006626:	605a      	strne	r2, [r3, #4]
 8006628:	e7ec      	b.n	8006604 <_malloc_r+0xa0>
 800662a:	4623      	mov	r3, r4
 800662c:	6864      	ldr	r4, [r4, #4]
 800662e:	e7b2      	b.n	8006596 <_malloc_r+0x32>
 8006630:	4634      	mov	r4, r6
 8006632:	6876      	ldr	r6, [r6, #4]
 8006634:	e7b9      	b.n	80065aa <_malloc_r+0x46>
 8006636:	230c      	movs	r3, #12
 8006638:	603b      	str	r3, [r7, #0]
 800663a:	4638      	mov	r0, r7
 800663c:	f000 f84c 	bl	80066d8 <__malloc_unlock>
 8006640:	e7a1      	b.n	8006586 <_malloc_r+0x22>
 8006642:	6025      	str	r5, [r4, #0]
 8006644:	e7de      	b.n	8006604 <_malloc_r+0xa0>
 8006646:	bf00      	nop
 8006648:	200002dc 	.word	0x200002dc

0800664c <_realloc_r>:
 800664c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006650:	4680      	mov	r8, r0
 8006652:	4614      	mov	r4, r2
 8006654:	460e      	mov	r6, r1
 8006656:	b921      	cbnz	r1, 8006662 <_realloc_r+0x16>
 8006658:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800665c:	4611      	mov	r1, r2
 800665e:	f7ff bf81 	b.w	8006564 <_malloc_r>
 8006662:	b92a      	cbnz	r2, 8006670 <_realloc_r+0x24>
 8006664:	f7ff ff12 	bl	800648c <_free_r>
 8006668:	4625      	mov	r5, r4
 800666a:	4628      	mov	r0, r5
 800666c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006670:	f000 f838 	bl	80066e4 <_malloc_usable_size_r>
 8006674:	4284      	cmp	r4, r0
 8006676:	4607      	mov	r7, r0
 8006678:	d802      	bhi.n	8006680 <_realloc_r+0x34>
 800667a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800667e:	d812      	bhi.n	80066a6 <_realloc_r+0x5a>
 8006680:	4621      	mov	r1, r4
 8006682:	4640      	mov	r0, r8
 8006684:	f7ff ff6e 	bl	8006564 <_malloc_r>
 8006688:	4605      	mov	r5, r0
 800668a:	2800      	cmp	r0, #0
 800668c:	d0ed      	beq.n	800666a <_realloc_r+0x1e>
 800668e:	42bc      	cmp	r4, r7
 8006690:	4622      	mov	r2, r4
 8006692:	4631      	mov	r1, r6
 8006694:	bf28      	it	cs
 8006696:	463a      	movcs	r2, r7
 8006698:	f7ff fed0 	bl	800643c <memcpy>
 800669c:	4631      	mov	r1, r6
 800669e:	4640      	mov	r0, r8
 80066a0:	f7ff fef4 	bl	800648c <_free_r>
 80066a4:	e7e1      	b.n	800666a <_realloc_r+0x1e>
 80066a6:	4635      	mov	r5, r6
 80066a8:	e7df      	b.n	800666a <_realloc_r+0x1e>
	...

080066ac <_sbrk_r>:
 80066ac:	b538      	push	{r3, r4, r5, lr}
 80066ae:	4d06      	ldr	r5, [pc, #24]	; (80066c8 <_sbrk_r+0x1c>)
 80066b0:	2300      	movs	r3, #0
 80066b2:	4604      	mov	r4, r0
 80066b4:	4608      	mov	r0, r1
 80066b6:	602b      	str	r3, [r5, #0]
 80066b8:	f7fd f954 	bl	8003964 <_sbrk>
 80066bc:	1c43      	adds	r3, r0, #1
 80066be:	d102      	bne.n	80066c6 <_sbrk_r+0x1a>
 80066c0:	682b      	ldr	r3, [r5, #0]
 80066c2:	b103      	cbz	r3, 80066c6 <_sbrk_r+0x1a>
 80066c4:	6023      	str	r3, [r4, #0]
 80066c6:	bd38      	pop	{r3, r4, r5, pc}
 80066c8:	200002e4 	.word	0x200002e4

080066cc <__malloc_lock>:
 80066cc:	4801      	ldr	r0, [pc, #4]	; (80066d4 <__malloc_lock+0x8>)
 80066ce:	f000 b811 	b.w	80066f4 <__retarget_lock_acquire_recursive>
 80066d2:	bf00      	nop
 80066d4:	200002e8 	.word	0x200002e8

080066d8 <__malloc_unlock>:
 80066d8:	4801      	ldr	r0, [pc, #4]	; (80066e0 <__malloc_unlock+0x8>)
 80066da:	f000 b80c 	b.w	80066f6 <__retarget_lock_release_recursive>
 80066de:	bf00      	nop
 80066e0:	200002e8 	.word	0x200002e8

080066e4 <_malloc_usable_size_r>:
 80066e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066e8:	1f18      	subs	r0, r3, #4
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	bfbc      	itt	lt
 80066ee:	580b      	ldrlt	r3, [r1, r0]
 80066f0:	18c0      	addlt	r0, r0, r3
 80066f2:	4770      	bx	lr

080066f4 <__retarget_lock_acquire_recursive>:
 80066f4:	4770      	bx	lr

080066f6 <__retarget_lock_release_recursive>:
 80066f6:	4770      	bx	lr

080066f8 <_init>:
 80066f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066fa:	bf00      	nop
 80066fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066fe:	bc08      	pop	{r3}
 8006700:	469e      	mov	lr, r3
 8006702:	4770      	bx	lr

08006704 <_fini>:
 8006704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006706:	bf00      	nop
 8006708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800670a:	bc08      	pop	{r3}
 800670c:	469e      	mov	lr, r3
 800670e:	4770      	bx	lr
