\hypertarget{class_fsm_write_1_1simple}{}\section{simple Architecture Reference}
\label{class_fsm_write_1_1simple}\index{simple@{simple}}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_fsm_write_1_1simple_a679f645b58f799581c106ca494a4953b}{C\+O\+M\+B}{\bfseries  ( {\bfseries {\bfseries \hyperlink{class_fsm_write_1_1simple_a1374ca621da8c3ce3b11dc3a52dec0cf}{Qp}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_fsm_write_a2362aafea593a78b601ede05bb71edd7}{S\+T\+R}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_fsm_write_af29ebfe43178ab3fe4bfeb0538c18d1f}{F\+Baud}} \textcolor{vhdlchar}{ }} )}
\item 
\hyperlink{class_fsm_write_1_1simple_a596f3c3b24f9699291119d701202e7d2}{F\+F}{\bfseries  ( {\bfseries {\bfseries \hyperlink{class_fsm_write_a98682ef7de2714e5bab788a2e2ff1b7f}{R\+S\+T}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_fsm_write_ab5d0ea9e968d49d94da9db07a979d402}{C\+L\+K}} \textcolor{vhdlchar}{ }} )}
\item 
\hyperlink{class_fsm_write_1_1simple_a679f645b58f799581c106ca494a4953b}{C\+O\+M\+B}{\bfseries  ( {\bfseries {\bfseries \hyperlink{class_fsm_write_1_1simple_a1374ca621da8c3ce3b11dc3a52dec0cf}{Qp}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_fsm_write_a2362aafea593a78b601ede05bb71edd7}{S\+T\+R}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_fsm_write_af29ebfe43178ab3fe4bfeb0538c18d1f}{F\+Baud}} \textcolor{vhdlchar}{ }} )}
\item 
\hyperlink{class_fsm_write_1_1simple_a596f3c3b24f9699291119d701202e7d2}{F\+F}{\bfseries  ( {\bfseries {\bfseries \hyperlink{class_fsm_write_a98682ef7de2714e5bab788a2e2ff1b7f}{R\+S\+T}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{class_fsm_write_ab5d0ea9e968d49d94da9db07a979d402}{C\+L\+K}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_fsm_write_1_1simple_a1374ca621da8c3ce3b11dc3a52dec0cf}{Qp} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_fsm_write_1_1simple_a70a8d40eb6414ccea4a1bbd562251964}{Qn} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Function Documentation}
\hypertarget{class_fsm_write_1_1simple_a679f645b58f799581c106ca494a4953b}{}\index{Fsm\+Write\+::simple@{Fsm\+Write\+::simple}!C\+O\+M\+B@{C\+O\+M\+B}}
\index{C\+O\+M\+B@{C\+O\+M\+B}!Fsm\+Write\+::simple@{Fsm\+Write\+::simple}}
\subsubsection[{C\+O\+M\+B}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} C\+O\+M\+B(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf Qp}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf S\+T\+R}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf F\+Baud}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{class_fsm_write_1_1simple_a679f645b58f799581c106ca494a4953b}
\hypertarget{class_fsm_write_1_1simple_a679f645b58f799581c106ca494a4953b}{}\index{Fsm\+Write\+::simple@{Fsm\+Write\+::simple}!C\+O\+M\+B@{C\+O\+M\+B}}
\index{C\+O\+M\+B@{C\+O\+M\+B}!Fsm\+Write\+::simple@{Fsm\+Write\+::simple}}
\subsubsection[{C\+O\+M\+B}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} C\+O\+M\+B(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf Qp}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf S\+T\+R}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf F\+Baud}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{class_fsm_write_1_1simple_a679f645b58f799581c106ca494a4953b}
\hypertarget{class_fsm_write_1_1simple_a596f3c3b24f9699291119d701202e7d2}{}\index{Fsm\+Write\+::simple@{Fsm\+Write\+::simple}!F\+F@{F\+F}}
\index{F\+F@{F\+F}!Fsm\+Write\+::simple@{Fsm\+Write\+::simple}}
\subsubsection[{F\+F}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} F\+F(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf R\+S\+T}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf C\+L\+K}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{class_fsm_write_1_1simple_a596f3c3b24f9699291119d701202e7d2}
\hypertarget{class_fsm_write_1_1simple_a596f3c3b24f9699291119d701202e7d2}{}\index{Fsm\+Write\+::simple@{Fsm\+Write\+::simple}!F\+F@{F\+F}}
\index{F\+F@{F\+F}!Fsm\+Write\+::simple@{Fsm\+Write\+::simple}}
\subsubsection[{F\+F}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} F\+F(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf R\+S\+T}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf C\+L\+K}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{class_fsm_write_1_1simple_a596f3c3b24f9699291119d701202e7d2}


\subsection{Member Data Documentation}
\hypertarget{class_fsm_write_1_1simple_a70a8d40eb6414ccea4a1bbd562251964}{}\index{Fsm\+Write\+::simple@{Fsm\+Write\+::simple}!Qn@{Qn}}
\index{Qn@{Qn}!Fsm\+Write\+::simple@{Fsm\+Write\+::simple}}
\subsubsection[{Qn}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Qn} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_fsm_write_1_1simple_a70a8d40eb6414ccea4a1bbd562251964}
\hypertarget{class_fsm_write_1_1simple_a1374ca621da8c3ce3b11dc3a52dec0cf}{}\index{Fsm\+Write\+::simple@{Fsm\+Write\+::simple}!Qp@{Qp}}
\index{Qp@{Qp}!Fsm\+Write\+::simple@{Fsm\+Write\+::simple}}
\subsubsection[{Qp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Qp} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_fsm_write_1_1simple_a1374ca621da8c3ce3b11dc3a52dec0cf}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Write/\hyperlink{_fsm_write_8vhd}{Fsm\+Write.\+vhd}\end{DoxyCompactItemize}
