#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon May 20 20:13:19 2019
# Process ID: 5176
# Current directory: /home/christian/reconos/reconos/demos/reconf_sort_matrixmul
# Command line: vivado -mode batch -source ./scripts/design.tcl -notrace
# Log file: /home/christian/reconos/reconos/demos/reconf_sort_matrixmul/vivado.log
# Journal file: /home/christian/reconos/reconos/demos/reconf_sort_matrixmul/vivado.jou
#-----------------------------------------------------------
source ./scripts/design.tcl -notrace
Setting TCL dir to ./scripts/tcl
INFO: Found part matching xc7z020clg484-1
INFO: Found Vivado version 2016.2
Critical Warning: Specified script version 2017.1 does not match Vivado version 2016.2.
Either change the version of scripts being used or run with the correct version of Vivado.

#HD: List of modules to be synthesized:
| --------------- | ------------------ | ---------- | --------------------------- |
| Module          | Module Name        | Top Level  | Options                     |
| --------------- | ------------------ | ---------- | --------------------------- |
| sortdemo_hwt0   | design_1_slot_0_0  | 0          | -flatten_hierarchy rebuilt  |
| --------------- | ------------------ | ---------- | --------------------------- |
| matrixmul_hwt0  | design_1_slot_0_0  | 0          | -flatten_hierarchy rebuilt  |
| --------------- | ------------------ | ---------- | --------------------------- |
| sortdemo_hwt1   | design_1_slot_1_0  | 0          | -flatten_hierarchy rebuilt  |
| --------------- | ------------------ | ---------- | --------------------------- |
| matrixmul_hwt1  | design_1_slot_1_0  | 0          | -flatten_hierarchy rebuilt  |
| --------------- | ------------------ | ---------- | --------------------------- |

#HD: Defined modules not being synthesized:
	1. static (design_1_wrapper)

#HD: List of Configurations to be implemented:
| ----------------- | -------------------------- | ------------- | ---------- | --------------- |
| Configuration     | Reconfig Modules           | Static State  | pr_verify  | write_bistream  |
| ----------------- | -------------------------- | ------------- | ---------- | --------------- |
| config_sortdemo   | sortdemo_hwt0(implement)   | implement     | 1          | 1               |
| ----------------- | -------------------------- | ------------- | ---------- | --------------- |
|                   | sortdemo_hwt1(implement)   |               |            |                 |
| ----------------- | -------------------------- | ------------- | ---------- | --------------- |
| config_matrixmul  | matrixmul_hwt0(implement)  | import        | 1          | 1               |
| ----------------- | -------------------------- | ------------- | ---------- | --------------- |
|                   | matrixmul_hwt1(implement)  |               |            |                 |
| ----------------- | -------------------------- | ------------- | ---------- | --------------- |

#HD: Defined Implementations not being implemented:
	1. Flat
#HD: Running synthesis for block sortdemo_hwt0
	Writing results to: ./Synth/sortdemo_hwt0
	#HD: Setting Tcl Params:
	hd.visual == 1


	Parsing PRJ file: ./prj/sortdemo_hwt0.prj
	Info: No XDC file specified for sortdemo_hwt0
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top design_1_slot_0_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5180 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1027.039 ; gain = 132.137 ; free physical = 11487 ; free virtual = 13433
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_slot_0_0' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_0_0/synth/design_1_slot_0_0.vhd:80]
INFO: [Synth 8-3491] module 'rt_reconf' declared at '/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:10' bound to instance 'U0' of component 'rt_reconf' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_0_0/synth/design_1_slot_0_0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'rt_reconf' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:38]
	Parameter G_LEN bound to: 2048 - type: integer 
	Parameter G_AWIDTH bound to: 11 - type: integer 
	Parameter G_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'bubble_sorter' declared at '/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/bubble_sorter.vhd:26' bound to instance 'sorter_i' of component 'bubble_sorter' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:149]
INFO: [Synth 8-638] synthesizing module 'bubble_sorter' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/bubble_sorter.vhd:48]
	Parameter G_LEN bound to: 2048 - type: integer 
	Parameter G_AWIDTH bound to: 11 - type: integer 
	Parameter G_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bubble_sorter' (1#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/bubble_sorter.vhd:48]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd:1572]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd:1465]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_RAMAddr_reconos_2_reg' and it is trimmed from '32' to '11' bits. [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'rt_reconf' (2#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_slot_0_0' (3#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_0_0/synth/design_1_slot_0_0.vhd:80]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1068.477 ; gain = 173.574 ; free physical = 11442 ; free virtual = 13390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1068.477 ; gain = 173.574 ; free physical = 11442 ; free virtual = 13390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1076.480 ; gain = 181.578 ; free physical = 11442 ; free virtual = 13390
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bubble_sorter'
INFO: [Synth 8-5544] ROM "b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptr_max_new" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_osif[step]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "o_osif[hw2sw_data]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_osif[step]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                             0000 |                             0000
       state_load_wait_a |                             0001 |                             0011
            state_load_a |                             0010 |                             0001
            state_load_b |                             0011 |                             0010
           state_compare |                             0100 |                             0101
             state_write |                             0101 |                             0110
         state_load_next |                             0110 |                             0111
        state_start_over |                             0111 |                             1000
       state_load_wait_b |                             1000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bubble_sorter'
INFO: [Synth 8-3971] The signal local_ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.543 ; gain = 210.641 ; free physical = 11391 ; free virtual = 13363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   9 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 9     
	   6 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   9 Input     11 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   9 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bubble_sorter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   9 Input     11 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 11    
Module rt_reconf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 17    
	   6 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
	   6 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1176.863 ; gain = 281.961 ; free physical = 11319 ; free virtual = 13294
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.871 ; gain = 289.969 ; free physical = 11311 ; free virtual = 13286
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.871 ; gain = 289.969 ; free physical = 11311 ; free virtual = 13286

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal U0/local_ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|rt_reconf   | local_ram_reg | 2 K x 32               | W | R | 2 K x 32               | W | R | Port A and B     | 0      | 2      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/len_reg[30]' (FDCE) to 'U0/len_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[31]' (FDCE) to 'U0/len_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[29]' (FDCE) to 'U0/len_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[28]' (FDCE) to 'U0/len_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[27]' (FDCE) to 'U0/len_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[26]' (FDCE) to 'U0/len_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[25]' (FDCE) to 'U0/len_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[24]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[0]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[1]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[2]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[3]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[4]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[5]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[6]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[7]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[8]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[9]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[10]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[11]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[12]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[14]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[15]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[16]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[17]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[18]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[19]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[20]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[21]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[22]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/len_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/o_osif_reg[step][3] )
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][31]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][30]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][29]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][28]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][27]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][26]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][25]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][24]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][23]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][22]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][21]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][20]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][19]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][18]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][17]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][16]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][15]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][14]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][13]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][12]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][11]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_osif_reg[step][3]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[31]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[30]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[29]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[28]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[27]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[26]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[25]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[24]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[23]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[22]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[21]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[20]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[19]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[18]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[17]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[16]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[15]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[14]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[12]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[11]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[10]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[9]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[8]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[7]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[6]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[5]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[4]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[3]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[2]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[1]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[0]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[remm][0]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[mem_addr][0]) is unused and will be removed from module design_1_slot_0_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1211.207 ; gain = 316.305 ; free physical = 11282 ; free virtual = 13259
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1211.207 ; gain = 316.305 ; free physical = 11282 ; free virtual = 13259

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1211.207 ; gain = 316.305 ; free physical = 11282 ; free virtual = 13259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.223 ; gain = 325.320 ; free physical = 11273 ; free virtual = 13249
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.223 ; gain = 325.320 ; free physical = 11273 ; free virtual = 13249

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.223 ; gain = 325.320 ; free physical = 11273 ; free virtual = 13249
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U0/o_ram_reg[remm][31] is being inverted and renamed to U0/o_ram_reg[remm][31]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.223 ; gain = 325.320 ; free physical = 11273 ; free virtual = 13250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.223 ; gain = 325.320 ; free physical = 11273 ; free virtual = 13250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.223 ; gain = 325.320 ; free physical = 11273 ; free virtual = 13250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.223 ; gain = 325.320 ; free physical = 11273 ; free virtual = 13250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.223 ; gain = 325.320 ; free physical = 11273 ; free virtual = 13250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.223 ; gain = 325.320 ; free physical = 11273 ; free virtual = 13250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    36|
|2     |LUT1     |    92|
|3     |LUT2     |    59|
|4     |LUT3     |   109|
|5     |LUT4     |   125|
|6     |LUT5     |    79|
|7     |LUT6     |   142|
|8     |MUXF7    |     1|
|9     |RAMB36E1 |     2|
|10    |FDCE     |   331|
|11    |FDPE     |    23|
|12    |FDRE     |    32|
+------+---------+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |  1031|
|2     |  U0         |rt_reconf     |  1031|
|3     |    sorter_i |bubble_sorter |   349|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.223 ; gain = 325.320 ; free physical = 11273 ; free virtual = 13250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.223 ; gain = 238.180 ; free physical = 11273 ; free virtual = 13250
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.230 ; gain = 325.328 ; free physical = 11273 ; free virtual = 13250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1389.227 ; gain = 419.770 ; free physical = 11183 ; free virtual = 13182
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1831.766 ; gain = 0.000 ; free physical = 10873 ; free virtual = 12896
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/christian/reconos/reconos/demos/reconf_sort_matrixmul/.Xil/Vivado-5176-Lienen02/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 20 20:13:37 2019...
#HD: Synthesis of module sortdemo_hwt0 complete

#HD: Running synthesis for block matrixmul_hwt0
	Writing results to: ./Synth/matrixmul_hwt0
	#HD: Setting Tcl Params:
	hd.visual == 1


	Parsing PRJ file: ./prj/matrixmul_hwt0.prj
	Info: No XDC file specified for matrixmul_hwt0
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top design_1_slot_0_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5268 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10857 ; free virtual = 12890
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port data is neither a static name nor a globally static expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:354]
INFO: [Synth 8-638] synthesizing module 'design_1_slot_0_0' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_0_0/synth/design_1_slot_0_0.vhd:80]
INFO: [Synth 8-3491] module 'rt_reconf' declared at '/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:13' bound to instance 'U0' of component 'rt_reconf' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_0_0/synth/design_1_slot_0_0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'rt_reconf' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:42]
	Parameter G_LINE_LEN_MATRIX bound to: 128 - type: integer 
	Parameter G_RAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter G_RAM_SIZE_MATRIX_A_C bound to: 128 - type: integer 
	Parameter G_RAM_ADDR_WIDTH_MATRIX_A_C bound to: 7 - type: integer 
	Parameter G_RAM_SIZE_MATRIX_B bound to: 16384 - type: integer 
	Parameter G_RAM_ADDR_WIDTH_MATRIX_B bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'matrixmultiplier' declared at '/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/matrixmultiplier.vhd:23' bound to instance 'matrixmultiplier_i' of component 'matrixmultiplier' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:199]
INFO: [Synth 8-638] synthesizing module 'matrixmultiplier' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/matrixmultiplier.vhd:56]
	Parameter G_LINE_LEN_MATRIX bound to: 128 - type: integer 
	Parameter G_RAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter G_RAM_SIZE_MATRIX_A_C bound to: 128 - type: integer 
	Parameter G_RAM_ADDR_WIDTH_MATRIX_A_C bound to: 7 - type: integer 
	Parameter G_RAM_SIZE_MATRIX_B bound to: 16384 - type: integer 
	Parameter G_RAM_ADDR_WIDTH_MATRIX_B bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'matrixmultiplier' (1#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/matrixmultiplier.vhd:56]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd:1572]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd:1572]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd:1465]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_RAM_A_Addr_reconos_2_reg' and it is trimmed from '32' to '7' bits. [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:253]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_RAM_B_Addr_reconos_2_reg' and it is trimmed from '32' to '14' bits. [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:262]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_RAM_C_Addr_reconos_2_reg' and it is trimmed from '32' to '7' bits. [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:271]
WARNING: [Synth 8-3848] Net DEBUG in module/entity rt_reconf does not have driver. [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'rt_reconf' (2#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'design_1_slot_0_0' (3#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_0_0/synth/design_1_slot_0_0.vhd:80]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[110]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[109]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[108]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[107]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[106]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[105]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[104]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[103]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[102]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[101]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[100]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[99]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[98]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[97]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[96]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[95]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[94]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[93]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[92]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[91]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[90]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[89]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[88]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[87]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[86]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[85]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[84]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[83]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[82]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[81]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[80]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[79]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[78]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[77]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[76]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[75]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[74]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[73]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[72]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[71]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[70]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[69]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[68]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[67]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[66]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[65]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[64]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[63]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[62]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[61]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[60]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[59]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[58]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[57]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[56]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[55]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[54]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[53]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[52]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[51]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[50]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[49]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[48]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[47]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[46]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[45]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[44]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[43]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[42]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[41]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[40]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[39]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[38]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[37]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[36]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[35]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[34]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[33]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[32]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[31]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[30]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[29]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[28]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[27]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[26]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[25]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[24]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[23]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[22]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[21]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[20]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[19]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[18]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[17]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[16]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[15]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[14]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[13]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[12]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10844 ; free virtual = 12877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10844 ; free virtual = 12877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10844 ; free virtual = 12877
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "k" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addr2maddrs" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addr_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maddrs_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maddrs_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maddrs_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "o_osif[step]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_memif[step]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[hwt2mem_we]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[hwt2mem_we]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "o_osif[hw2sw_data]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_osif[step]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'len_data_MATRIX_B_reg' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:300]
WARNING: [Synth 8-327] inferring latch for variable 'len_data_MATRIX_A_C_reg' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:299]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10832 ; free virtual = 12865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 19    
	   2 Input     24 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 29    
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
	               4K Bit         RAMs := 2     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 36    
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 10    
	   8 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 102   
	   6 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrixmultiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
Module rt_reconf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     24 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 21    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---RAMs : 
	             512K Bit         RAMs := 1     
	               4K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 10    
	  10 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 99    
	   6 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10832 ; free virtual = 12865
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'k_reg[31:0]' into 'k_reg[31:0]' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/matrixmultiplier.vhd:100]
INFO: [Synth 8-4471] merging register 'j_reg[31:0]' into 'j_reg[31:0]' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/matrixmultiplier.vhd:99]
INFO: [Synth 8-5545] ROM "k" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP multOp, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP prod_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register prod_reg is absorbed into DSP prod_reg.
DSP Report: operator multOp is absorbed into DSP prod_reg.
DSP Report: operator multOp is absorbed into DSP prod_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP multOp.
DSP Report: register A is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP prod_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP prod_reg.
DSP Report: register prod_reg is absorbed into DSP prod_reg.
DSP Report: operator multOp is absorbed into DSP prod_reg.
DSP Report: operator multOp is absorbed into DSP prod_reg.
INFO: [Synth 8-5545] ROM "addr_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maddrs_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maddrs_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maddrs_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[hwt2mem_we]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[hwt2mem_we]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10832 ; free virtual = 12865
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10832 ; free virtual = 12865

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM U0/local_ram_b_reg to conserve power
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|rt_reconf   | local_ram_c_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|rt_reconf   | local_ram_a_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|rt_reconf   | local_ram_b_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixmultiplier | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matrixmultiplier | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixmultiplier | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmultiplier | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][0]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[0]'
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][1]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[1]'
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][2]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[2]'
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][3]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[3]'
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][4]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[4]'
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][5]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[5]'
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][6]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[6]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[30]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[31]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[29]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[28]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[27]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[26]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[25]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[24]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[30]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[31]' (LD) to 'U0/len_data_MATRIX_A_C_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[29]' (LD) to 'U0/len_data_MATRIX_A_C_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[28]' (LD) to 'U0/len_data_MATRIX_A_C_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[27]' (LD) to 'U0/len_data_MATRIX_A_C_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[26]' (LD) to 'U0/len_data_MATRIX_A_C_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[25]' (LD) to 'U0/len_data_MATRIX_A_C_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[24]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[0]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[1]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[2]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[3]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[4]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[5]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[6]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[7]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[8]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[9]' (LD) to 'U0/len_data_MATRIX_B_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[10]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[11]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[12]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[13]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[14]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[15]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[16]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[17]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[18]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[19]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[20]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[21]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[22]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[23]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[0]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[1]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[2]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[3]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[4]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[5]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[6]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[7]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[8]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[9]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[10]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[11]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[12]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[13]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[14]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[15]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/len_data_MATRIX_B_reg[16] )
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[17]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[18]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[19]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[20]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[21]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[22]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/len_data_MATRIX_B_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/o_ram_C_reg[ram_we] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/o_osif_reg[step][3] )
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[16]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[15]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[14]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[13]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[12]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[11]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[10]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[9]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[8]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[7]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[6]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[5]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[4]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[3]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[2]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[1]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[0]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[47]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[46]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[45]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[44]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[43]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[42]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[41]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[40]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[39]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[38]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[37]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[36]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[35]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[34]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[33]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[32]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[31]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[30]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[29]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[28]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[27]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[26]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[25]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[24]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[23]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[22]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[21]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[20]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[19]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[18]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[17]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[16]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[15]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[16]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[15]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[14]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[13]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[12]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[11]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[10]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[9]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[8]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[7]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[6]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[5]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[4]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[3]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[2]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[1]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[0]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[47]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[46]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[45]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[44]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[43]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[42]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[41]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[40]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[39]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[38]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[37]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[36]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[35]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[34]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[33]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[32]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[31]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[30]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[29]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[28]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[27]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[26]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[25]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[24]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[23]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[22]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[21]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[20]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[19]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[18]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[17]__0) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_A_reg[ram_addr][31]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_A_reg[ram_addr][30]) is unused and will be removed from module design_1_slot_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_c_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_a_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U0/o_ram_B_reg[remm][31] is being inverted and renamed to U0/o_ram_B_reg[remm][31]_inv.
INFO: [Synth 8-5365] Flop U0/o_ram_A_reg[remm][31] is being inverted and renamed to U0/o_ram_A_reg[remm][31]_inv.
INFO: [Synth 8-5365] Flop U0/o_ram_C_reg[remm][31] is being inverted and renamed to U0/o_ram_C_reg[remm][31]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   142|
|2     |DSP48E1  |     3|
|3     |LUT1     |   430|
|4     |LUT2     |   271|
|5     |LUT3     |   192|
|6     |LUT4     |   153|
|7     |LUT5     |    93|
|8     |LUT6     |   330|
|9     |RAMB18E1 |     2|
|10    |RAMB36E1 |    16|
|11    |FDCE     |   675|
|12    |FDPE     |     4|
|13    |FDRE     |   145|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------+-----------------+------+
|      |Instance               |Module           |Cells |
+------+-----------------------+-----------------+------+
|1     |top                    |                 |  2456|
|2     |  U0                   |rt_reconf        |  2456|
|3     |    matrixmultiplier_i |matrixmultiplier |   409|
+------+-----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 343 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.766 ; gain = 0.000 ; free physical = 10816 ; free virtual = 12849
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1831.766 ; gain = 936.863 ; free physical = 10816 ; free virtual = 12849
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_slot_0_0' is not ideal for floorplanning, since the cellview 'rt_reconf' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
397 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1831.766 ; gain = 0.000 ; free physical = 10795 ; free virtual = 12828
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1873.770 ; gain = 0.000 ; free physical = 10791 ; free virtual = 12825
#HD: Synthesis of module matrixmul_hwt0 complete

#HD: Running synthesis for block sortdemo_hwt1
	Writing results to: ./Synth/sortdemo_hwt1
	#HD: Setting Tcl Params:
	hd.visual == 1


	Parsing PRJ file: ./prj/sortdemo_hwt1.prj
	Info: No XDC file specified for sortdemo_hwt1
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top design_1_slot_1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5317 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10789 ; free virtual = 12823
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_slot_1_0' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd:80]
INFO: [Synth 8-3491] module 'rt_reconf' declared at '/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:10' bound to instance 'U0' of component 'rt_reconf' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'rt_reconf' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:38]
	Parameter G_LEN bound to: 2048 - type: integer 
	Parameter G_AWIDTH bound to: 11 - type: integer 
	Parameter G_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'bubble_sorter' declared at '/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/bubble_sorter.vhd:26' bound to instance 'sorter_i' of component 'bubble_sorter' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:149]
INFO: [Synth 8-638] synthesizing module 'bubble_sorter' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/bubble_sorter.vhd:48]
	Parameter G_LEN bound to: 2048 - type: integer 
	Parameter G_AWIDTH bound to: 11 - type: integer 
	Parameter G_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bubble_sorter' (1#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/bubble_sorter.vhd:48]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd:1572]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd:1465]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_RAMAddr_reconos_2_reg' and it is trimmed from '32' to '11' bits. [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'rt_reconf' (2#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_sortdemo/vhdl/rt_sortdemo.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_slot_1_0' (3#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd:80]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10788 ; free virtual = 12822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10788 ; free virtual = 12822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10788 ; free virtual = 12822
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bubble_sorter'
INFO: [Synth 8-5544] ROM "b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptr_max_new" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DEBUG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_osif[step]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "o_osif[hw2sw_data]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_osif[step]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                             0000 |                             0000
       state_load_wait_a |                             0001 |                             0011
            state_load_a |                             0010 |                             0001
            state_load_b |                             0011 |                             0010
           state_compare |                             0100 |                             0101
             state_write |                             0101 |                             0110
         state_load_next |                             0110 |                             0111
        state_start_over |                             0111 |                             1000
       state_load_wait_b |                             1000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bubble_sorter'
INFO: [Synth 8-3971] The signal local_ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10783 ; free virtual = 12817
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   9 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 9     
	   6 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   9 Input     11 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   9 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bubble_sorter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   9 Input     11 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 11    
Module rt_reconf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 17    
	   6 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
	   6 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10783 ; free virtual = 12817
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10783 ; free virtual = 12817
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10783 ; free virtual = 12817

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal U0/local_ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|rt_reconf   | local_ram_reg | 2 K x 32               | W | R | 2 K x 32               | W | R | Port A and B     | 0      | 2      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/len_reg[30]' (FDCE) to 'U0/len_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[31]' (FDCE) to 'U0/len_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[29]' (FDCE) to 'U0/len_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[28]' (FDCE) to 'U0/len_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[27]' (FDCE) to 'U0/len_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[26]' (FDCE) to 'U0/len_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[25]' (FDCE) to 'U0/len_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[24]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[0]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[1]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[2]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[3]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[4]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[5]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[6]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[7]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[8]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[9]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[10]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[11]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[12]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[14]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[15]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[16]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[17]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[18]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[19]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[20]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[21]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_reg[22]' (FDCE) to 'U0/len_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/len_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/o_osif_reg[step][3] )
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][31]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][30]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][29]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][28]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][27]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][26]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][25]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][24]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][23]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][22]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][21]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][20]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][19]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][18]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][17]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][16]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][15]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][14]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][13]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][12]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[ram_addr][11]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_osif_reg[step][3]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[31]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[30]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[29]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[28]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[27]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[26]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[25]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[24]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[23]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[22]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[21]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[20]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[19]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[18]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[17]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[16]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[15]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[14]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[12]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[11]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[10]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[9]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[8]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[7]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[6]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[5]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[4]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[3]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[2]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[1]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/len_reg[0]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[remm][0]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_reg[mem_addr][0]) is unused and will be removed from module design_1_slot_1_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12809
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12809

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12808
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12808

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12808
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U0/o_ram_reg[remm][31] is being inverted and renamed to U0/o_ram_reg[remm][31]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12808
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12808
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    36|
|2     |LUT1     |    92|
|3     |LUT2     |    59|
|4     |LUT3     |   109|
|5     |LUT4     |   125|
|6     |LUT5     |    79|
|7     |LUT6     |   142|
|8     |MUXF7    |     1|
|9     |RAMB36E1 |     2|
|10    |FDCE     |   331|
|11    |FDPE     |    23|
|12    |FDRE     |    32|
+------+---------+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |  1031|
|2     |  U0         |rt_reconf     |  1031|
|3     |    sorter_i |bubble_sorter |   349|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12808
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1873.770 ; gain = 0.000 ; free physical = 10775 ; free virtual = 12808
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1873.770 ; gain = 978.867 ; free physical = 10775 ; free virtual = 12808
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
534 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1873.770 ; gain = 0.000 ; free physical = 10776 ; free virtual = 12810
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1913.797 ; gain = 0.000 ; free physical = 10774 ; free virtual = 12808
#HD: Synthesis of module sortdemo_hwt1 complete

#HD: Running synthesis for block matrixmul_hwt1
	Writing results to: ./Synth/matrixmul_hwt1
	#HD: Setting Tcl Params:
	hd.visual == 1


	Parsing PRJ file: ./prj/matrixmul_hwt1.prj
	Info: No XDC file specified for matrixmul_hwt1
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top design_1_slot_1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5364 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10772 ; free virtual = 12806
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port data is neither a static name nor a globally static expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:354]
INFO: [Synth 8-638] synthesizing module 'design_1_slot_1_0' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd:80]
INFO: [Synth 8-3491] module 'rt_reconf' declared at '/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:13' bound to instance 'U0' of component 'rt_reconf' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'rt_reconf' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:42]
	Parameter G_LINE_LEN_MATRIX bound to: 128 - type: integer 
	Parameter G_RAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter G_RAM_SIZE_MATRIX_A_C bound to: 128 - type: integer 
	Parameter G_RAM_ADDR_WIDTH_MATRIX_A_C bound to: 7 - type: integer 
	Parameter G_RAM_SIZE_MATRIX_B bound to: 16384 - type: integer 
	Parameter G_RAM_ADDR_WIDTH_MATRIX_B bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'matrixmultiplier' declared at '/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/matrixmultiplier.vhd:23' bound to instance 'matrixmultiplier_i' of component 'matrixmultiplier' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:199]
INFO: [Synth 8-638] synthesizing module 'matrixmultiplier' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/matrixmultiplier.vhd:56]
	Parameter G_LINE_LEN_MATRIX bound to: 128 - type: integer 
	Parameter G_RAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter G_RAM_SIZE_MATRIX_A_C bound to: 128 - type: integer 
	Parameter G_RAM_ADDR_WIDTH_MATRIX_A_C bound to: 7 - type: integer 
	Parameter G_RAM_SIZE_MATRIX_B bound to: 16384 - type: integer 
	Parameter G_RAM_ADDR_WIDTH_MATRIX_B bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'matrixmultiplier' (1#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/matrixmultiplier.vhd:56]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd:1572]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd:1572]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd:1465]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_RAM_A_Addr_reconos_2_reg' and it is trimmed from '32' to '7' bits. [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:253]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_RAM_B_Addr_reconos_2_reg' and it is trimmed from '32' to '14' bits. [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:262]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_RAM_C_Addr_reconos_2_reg' and it is trimmed from '32' to '7' bits. [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:271]
WARNING: [Synth 8-3848] Net DEBUG in module/entity rt_reconf does not have driver. [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'rt_reconf' (2#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'design_1_slot_1_0' (3#1) [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_1_0/synth/design_1_slot_1_0.vhd:80]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[110]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[109]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[108]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[107]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[106]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[105]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[104]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[103]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[102]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[101]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[100]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[99]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[98]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[97]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[96]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[95]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[94]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[93]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[92]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[91]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[90]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[89]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[88]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[87]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[86]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[85]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[84]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[83]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[82]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[81]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[80]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[79]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[78]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[77]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[76]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[75]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[74]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[73]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[72]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[71]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[70]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[69]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[68]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[67]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[66]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[65]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[64]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[63]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[62]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[61]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[60]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[59]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[58]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[57]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[56]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[55]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[54]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[53]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[52]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[51]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[50]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[49]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[48]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[47]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[46]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[45]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[44]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[43]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[42]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[41]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[40]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[39]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[38]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[37]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[36]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[35]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[34]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[33]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[32]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[31]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[30]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[29]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[28]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[27]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[26]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[25]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[24]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[23]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[22]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[21]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[20]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[19]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[18]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[17]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[16]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[15]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[14]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[13]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[12]
WARNING: [Synth 8-3331] design rt_reconf has unconnected port DEBUG[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10771 ; free virtual = 12805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10771 ; free virtual = 12804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10771 ; free virtual = 12804
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "k" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addr2maddrs" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addr_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maddrs_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maddrs_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maddrs_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "o_osif[step]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_memif[step]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[hwt2mem_we]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[hwt2mem_we]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "o_osif[hw2sw_data]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_osif[step]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'len_data_MATRIX_B_reg' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:300]
WARNING: [Synth 8-327] inferring latch for variable 'len_data_MATRIX_A_C_reg' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/rt_matrixmul.vhd:299]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10770 ; free virtual = 12804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 19    
	   2 Input     24 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 29    
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
	               4K Bit         RAMs := 2     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 36    
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 10    
	   8 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 102   
	   6 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrixmultiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
Module rt_reconf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     24 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 21    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---RAMs : 
	             512K Bit         RAMs := 1     
	               4K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 10    
	  10 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 99    
	   6 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10770 ; free virtual = 12804
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'k_reg[31:0]' into 'k_reg[31:0]' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/matrixmultiplier.vhd:100]
INFO: [Synth 8-4471] merging register 'j_reg[31:0]' into 'j_reg[31:0]' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/src/rt_matrixmul/vhdl/matrixmultiplier.vhd:99]
INFO: [Synth 8-5545] ROM "k" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP multOp, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP prod_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register prod_reg is absorbed into DSP prod_reg.
DSP Report: operator multOp is absorbed into DSP prod_reg.
DSP Report: operator multOp is absorbed into DSP prod_reg.
DSP Report: Generating DSP multOp, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP multOp.
DSP Report: register A is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP prod_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP prod_reg.
DSP Report: register prod_reg is absorbed into DSP prod_reg.
DSP Report: operator multOp is absorbed into DSP prod_reg.
DSP Report: operator multOp is absorbed into DSP prod_reg.
INFO: [Synth 8-5545] ROM "addr_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maddrs_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maddrs_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maddrs_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[hwt2mem_we]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[step]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[hwt2mem_we]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_memif[mem2hwt_re]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10771 ; free virtual = 12805
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10771 ; free virtual = 12805

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM U0/local_ram_b_reg to conserve power
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|rt_reconf   | local_ram_c_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|rt_reconf   | local_ram_a_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|rt_reconf   | local_ram_b_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixmultiplier | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matrixmultiplier | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixmultiplier | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmultiplier | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][0]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[0]'
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][1]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[1]'
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][2]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[2]'
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][3]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[3]'
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][4]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[4]'
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][5]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[5]'
INFO: [Synth 8-3886] merging instance 'U0/o_ram_C_reg[ram_addr][6]' (FDCE) to 'U0/o_ram_C_reg[ram_addr]_rep[6]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[30]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[31]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[29]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[28]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[27]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[26]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[25]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[24]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[30]' (LD) to 'U0/len_data_MATRIX_A_C_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[31]' (LD) to 'U0/len_data_MATRIX_A_C_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[29]' (LD) to 'U0/len_data_MATRIX_A_C_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[28]' (LD) to 'U0/len_data_MATRIX_A_C_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[27]' (LD) to 'U0/len_data_MATRIX_A_C_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[26]' (LD) to 'U0/len_data_MATRIX_A_C_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[25]' (LD) to 'U0/len_data_MATRIX_A_C_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[24]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[0]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[1]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[2]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[3]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[4]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[5]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[6]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[7]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[8]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[9]' (LD) to 'U0/len_data_MATRIX_B_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[10]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[11]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[12]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[13]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[14]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[15]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[16]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[17]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[18]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[19]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[20]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[21]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[22]' (LD) to 'U0/len_data_MATRIX_A_C_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_A_C_reg[23]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[0]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[1]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[2]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[3]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[4]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[5]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[6]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[7]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[8]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[9]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[10]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[11]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[12]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[13]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[14]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[15]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/len_data_MATRIX_B_reg[16] )
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[17]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[18]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[19]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[20]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[21]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/len_data_MATRIX_B_reg[22]' (LD) to 'U0/len_data_MATRIX_B_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/len_data_MATRIX_B_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/o_ram_C_reg[ram_we] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/o_osif_reg[step][3] )
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[16]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[15]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[14]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[13]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[12]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[11]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[10]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[9]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[8]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[7]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[6]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[5]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[4]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[3]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[2]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[1]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[0]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[47]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[46]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[45]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[44]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[43]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[42]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[41]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[40]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[39]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[38]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[37]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[36]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[35]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[34]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[33]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[32]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[31]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[30]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[29]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[28]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[27]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[26]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[25]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[24]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[23]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[22]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[21]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[20]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[19]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[18]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[17]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[16]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[15]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[16]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[15]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[14]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[13]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[12]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[11]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[10]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[9]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[8]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[7]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[6]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[5]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[4]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[3]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[2]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[1]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/delay_reg[0]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[47]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[46]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[45]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[44]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[43]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[42]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[41]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[40]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[39]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[38]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[37]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[36]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[35]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[34]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[33]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[32]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[31]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[30]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[29]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[28]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[27]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[26]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[25]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[24]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[23]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[22]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[21]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[20]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[19]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[18]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/matrixmultiplier_i/prod_reg[17]__0) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_A_reg[ram_addr][31]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_ram_A_reg[ram_addr][30]) is unused and will be removed from module design_1_slot_1_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_c_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_a_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/local_ram_b_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U0/o_ram_B_reg[remm][31] is being inverted and renamed to U0/o_ram_B_reg[remm][31]_inv.
INFO: [Synth 8-5365] Flop U0/o_ram_A_reg[remm][31] is being inverted and renamed to U0/o_ram_A_reg[remm][31]_inv.
INFO: [Synth 8-5365] Flop U0/o_ram_C_reg[remm][31] is being inverted and renamed to U0/o_ram_C_reg[remm][31]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   142|
|2     |DSP48E1  |     3|
|3     |LUT1     |   430|
|4     |LUT2     |   271|
|5     |LUT3     |   192|
|6     |LUT4     |   153|
|7     |LUT5     |    93|
|8     |LUT6     |   330|
|9     |RAMB18E1 |     2|
|10    |RAMB36E1 |    16|
|11    |FDCE     |   675|
|12    |FDPE     |     4|
|13    |FDRE     |   145|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------+-----------------+------+
|      |Instance               |Module           |Cells |
+------+-----------------------+-----------------+------+
|1     |top                    |                 |  2456|
|2     |  U0                   |rt_reconf        |  2456|
|3     |    matrixmultiplier_i |matrixmultiplier |   409|
+------+-----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 343 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1913.797 ; gain = 0.000 ; free physical = 10765 ; free virtual = 12799
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1913.797 ; gain = 1018.895 ; free physical = 10765 ; free virtual = 12799
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_slot_1_0' is not ideal for floorplanning, since the cellview 'rt_reconf' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
794 Infos, 228 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1913.797 ; gain = 0.000 ; free physical = 10766 ; free virtual = 12800
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1921.801 ; gain = 0.000 ; free physical = 10764 ; free virtual = 12798
#HD: Synthesis of module matrixmul_hwt1 complete

#HD: Running implementation config_sortdemo
	Writing results to: ./Implement/config_sortdemo
	Writing reports to: ./Implement/config_sortdemo/reports
	#HD: Setting Tcl Params:
	hd.visual == 1


	#HD: Adding file ./build.hw/myReconOS.runs/synth_1/design_1_wrapper.dcp for design_1_wrapper
	Adding XDC files
	#HD: Running link_design for design_1_wrapper [Mon May 20 20:14:02 2019]
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/constrs_1/new/design_1_pblocks.xdc]
Finished Parsing XDC File [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/constrs_1/new/design_1_pblocks.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_slot_0_0' instantiated as 'design_1_i/slot_0' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4199]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_slot_1_0' instantiated as 'design_1_i/slot_1' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4218]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 123 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 26 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

	Reading in checkpoint ./Synth/sortdemo_hwt0/design_1_slot_0_0_synth.dcp for design_1_i/slot_0 (sortdemo_hwt0) [Mon May 20 20:14:03 2019]
Command: read_checkpoint -cell design_1_i/slot_0 ./Synth/sortdemo_hwt0/design_1_slot_0_0_synth.dcp -strict
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
	INFO: No cell XDC file specified for design_1_i/slot_0
	Reading in checkpoint ./Synth/sortdemo_hwt1/design_1_slot_1_0_synth.dcp for design_1_i/slot_1 (sortdemo_hwt1) [Mon May 20 20:14:04 2019]
Command: read_checkpoint -cell design_1_i/slot_1 ./Synth/sortdemo_hwt1/design_1_slot_1_0_synth.dcp -strict
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
	INFO: No cell XDC file specified for design_1_i/slot_1
	INFO: Skipping top-level XDC files because design_1_wrapper is set to implement
	#HD: Completed link_design
	##########################

	Running report_drc with ruledeck methodology_checks.
	Results saved to ./Implement/config_sortdemo/reports/design_1_wrapper_drc_methodology_checks.rpt
WARNING: [Coretcl 2-1291] -name option used when not in GUI mode. A DRC tab will not be created, but the results will be stored for use with 'get_drc_violations -name design_1_wrapper'
INFO: [Coretcl 2-1504] The methodology_checks rule-deck will be removed in a future release of Vivado. Please use the report_methodology command to access these checks.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/christian/reconos/reconos/demos/reconf_sort_matrixmul/Implement/config_sortdemo/reports/design_1_wrapper_drc_methodology_checks.rpt.
	Advisories: 2; Warnings: 1002; Critical Warnings: 0; Errors: 0;
	Running report_drc with ruledeck timing_checks.
	Results saved to ./Implement/config_sortdemo/reports/design_1_wrapper_drc_timing_checks.rpt
WARNING: [Coretcl 2-1291] -name option used when not in GUI mode. A DRC tab will not be created, but the results will be stored for use with 'get_drc_violations -name design_1_wrapper'
INFO: [Coretcl 2-1506] The timing_checks rule-deck will be removed in a future release of Vivado. Please use the report_methodology command to access these checks.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/christian/reconos/reconos/demos/reconf_sort_matrixmul/Implement/config_sortdemo/reports/design_1_wrapper_drc_timing_checks.rpt.
	Advisories: 0; Warnings: 1002; Critical Warnings: 0; Errors: 0;
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running opt_design for design_1_wrapper
	Writing Results to ./Implement/config_sortdemo/design_1_wrapper_opt_design.log
	opt_design start time: [Mon May 20 20:14:08 2019]
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2032.848 ; gain = 8.004 ; free physical = 10721 ; free virtual = 12765
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 140c0e6e7
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 81d9e03d

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2032.848 ; gain = 0.000 ; free physical = 10721 ; free virtual = 12765

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 15 load pin(s).
INFO: [Opt 31-10] Eliminated 404 cells.
Phase 2 Constant Propagation | Checksum: 4ef85129

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2032.848 ; gain = 0.000 ; free physical = 10686 ; free virtual = 12731

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 778 unconnected nets.
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[29], DEBUG[30], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[36], DEBUG[37], DEBUG[38], DEBUG[39], DEBUG[40], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[45], DEBUG[46], DEBUG[47], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[61], DEBUG[62], DEBUG[63], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[68], DEBUG[69], DEBUG[70], DEBUG[71], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[82], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[88], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[103], DEBUG[104], DEBUG[105], and DEBUG[106]' in reconfigurable module 'design_1_i/slot_0' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[29], DEBUG[30], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[36], DEBUG[37], DEBUG[38], DEBUG[39], DEBUG[40], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[45], DEBUG[46], DEBUG[47], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[61], DEBUG[62], DEBUG[63], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[68], DEBUG[69], DEBUG[70], DEBUG[71], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[82], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[88], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[103], DEBUG[104], DEBUG[105], and DEBUG[106]' in reconfigurable module 'design_1_i/slot_1' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
INFO: [Opt 31-11] Eliminated 482 unconnected cells.
Phase 3 Sweep | Checksum: 15cc0bb00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.848 ; gain = 0.000 ; free physical = 10682 ; free virtual = 12727

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2032.848 ; gain = 0.000 ; free physical = 10682 ; free virtual = 12727
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[29], DEBUG[30], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[36], DEBUG[37], DEBUG[38], DEBUG[39], DEBUG[40], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[45], DEBUG[46], DEBUG[47], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[61], DEBUG[62], DEBUG[63], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[68], DEBUG[69], DEBUG[70], DEBUG[71], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[82], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[88], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[103], DEBUG[104], DEBUG[105], and DEBUG[106]' in reconfigurable module 'design_1_i/slot_0' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[29], DEBUG[30], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[36], DEBUG[37], DEBUG[38], DEBUG[39], DEBUG[40], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[45], DEBUG[46], DEBUG[47], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[61], DEBUG[62], DEBUG[63], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[68], DEBUG[69], DEBUG[70], DEBUG[71], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[82], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[88], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[103], DEBUG[104], DEBUG[105], and DEBUG[106]' in reconfigurable module 'design_1_i/slot_1' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
Ending Logic Optimization Task | Checksum: 15cc0bb00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.848 ; gain = 0.000 ; free physical = 10682 ; free virtual = 12727

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 15cc0bb00

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2032.848 ; gain = 0.000 ; free physical = 10668 ; free virtual = 12719
INFO: [Common 17-83] Releasing license: Implementation
847 Infos, 230 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
	#HD: Completed: opt_design
	################################

INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running place_design for design_1_wrapper
	Writing Results to ./Implement/config_sortdemo/design_1_wrapper_place_design.log
	place_design start time: [Mon May 20 20:14:11 2019]
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[6] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[7] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[8] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[9] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[10] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[4]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[11] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[3]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[12] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[2]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[13] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[1]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[14] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[0]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[4] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[10]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[5] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[9]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[6] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[8]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[7] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[7]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[8] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[6]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[9] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[5]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/WEA[0] (net: design_1_i/slot_0/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/WEA[1] (net: design_1_i/slot_0/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/WEBWE[0] (net: design_1_i/slot_0/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_0/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/WEBWE[1] (net: design_1_i/slot_0/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_0/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[6] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[7] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[8] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[9] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[4]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[3]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[2]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[1]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[14] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[0]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[4] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[10]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[5] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[9]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[6] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[8]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[7] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[7]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[8] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[6]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[5]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/WEA[0] (net: design_1_i/slot_0/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/WEA[1] (net: design_1_i/slot_0/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/WEBWE[0] (net: design_1_i/slot_0/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_0/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/WEBWE[1] (net: design_1_i/slot_0/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_0/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[10] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[11] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[12] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[13] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[14] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[4] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[5] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[6] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[7] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[8] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[9] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[10] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[4]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[11] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[3]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[12] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[2]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[13] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[1]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[14] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[0]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[4] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[10]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[5] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[9]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[6] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[8]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[7] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[7]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[8] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[6]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[9] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[5]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/WEA[0] (net: design_1_i/slot_1/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/WEA[1] (net: design_1_i/slot_1/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/WEBWE[0] (net: design_1_i/slot_1/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_1/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/WEBWE[1] (net: design_1_i/slot_1/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_1/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[10] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[11] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[12] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[13] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[14] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[4] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[5] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[6] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[7] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[8] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[9] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[4]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[3]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[2]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[1]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[14] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[0]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[4] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[10]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[5] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[9]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[6] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[8]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[7] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[7]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[8] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[6]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[5]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 104 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2035.848 ; gain = 0.000 ; free physical = 10662 ; free virtual = 12719
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2035.848 ; gain = 0.000 ; free physical = 10662 ; free virtual = 12719

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2035.848 ; gain = 0.000 ; free physical = 10662 ; free virtual = 12719

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 00000000

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2035.848 ; gain = 0.000 ; free physical = 10662 ; free virtual = 12719

Phase 1.1.1.5 IOLockPlacementChecker

Phase 1.1.1.6 IOBufferPlacementChecker

Phase 1.1.1.4 DSPChecker

Phase 1.1.1.3 ClockRegionPlacementChecker
Phase 1.1.1.4 DSPChecker | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718
Phase 1.1.1.5 IOLockPlacementChecker | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.6 IOBufferPlacementChecker | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 00000000

Phase 1.1.1.11 DisallowedInsts

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718

Phase 1.1.1.12 HdioRelatedChecker
Phase 1.1.1.11 DisallowedInsts | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.12 HdioRelatedChecker | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718
Phase 1.1.1.3 ClockRegionPlacementChecker | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10661 ; free virtual = 12718
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10690 ; free virtual = 12748
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10690 ; free virtual = 12748

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10690 ; free virtual = 12748

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 34caf169

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10690 ; free virtual = 12748
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 34caf169

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10690 ; free virtual = 12748
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8b535290

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10690 ; free virtual = 12748

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1381109fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10688 ; free virtual = 12749
Phase 1.2.1 Place Init Design | Checksum: b0ed083c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10688 ; free virtual = 12749
Phase 1.2 Build Placer Netlist Model | Checksum: b0ed083c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10688 ; free virtual = 12749

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: b0ed083c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10688 ; free virtual = 12748

Phase 1.4 Constrain UC2 PartPins
Phase 1.4 Constrain UC2 PartPins | Checksum: b0ed083c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10688 ; free virtual = 12749
Phase 1 Placer Initialization | Checksum: b0ed083c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.855 ; gain = 16.008 ; free physical = 10688 ; free virtual = 12749

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 139addffa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10666 ; free virtual = 12729

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 139addffa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10666 ; free virtual = 12729

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1690b4e3a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10666 ; free virtual = 12729

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17f07b737

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10666 ; free virtual = 12729

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Place Remaining
Phase 3.4.1 Place Remaining | Checksum: c53f9166

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10663 ; free virtual = 12727
Phase 3.4 Small Shape Detail Placement | Checksum: c53f9166

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10663 ; free virtual = 12727

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: c53f9166

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10663 ; free virtual = 12726

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: c53f9166

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10663 ; free virtual = 12726
Phase 3 Detail Placement | Checksum: c53f9166

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10663 ; free virtual = 12726

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: c53f9166

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10663 ; free virtual = 12726

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: c53f9166

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10663 ; free virtual = 12726

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: c53f9166

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10663 ; free virtual = 12726

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: c53f9166

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10663 ; free virtual = 12726

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 128a536a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10663 ; free virtual = 12726
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 128a536a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10663 ; free virtual = 12726
Ending Placer Task | Checksum: 11b1eec6a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.875 ; gain = 61.027 ; free physical = 10663 ; free virtual = 12726
INFO: [Common 17-83] Releasing license: Implementation
859 Infos, 330 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2096.875 ; gain = 64.027 ; free physical = 10663 ; free virtual = 12726
	#HD: Completed: place_design
	################################

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2096.875 ; gain = 0.000 ; free physical = 10651 ; free virtual = 12726
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running phys_opt_design for design_1_wrapper
	Writing Results to ./Implement/config_sortdemo/design_1_wrapper_phys_opt_design.log
	phys_opt_design start time: [Mon May 20 20:14:20 2019]
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.875 ; gain = 0.000 ; free physical = 10659 ; free virtual = 12726

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1 Physical Synthesis Initialization | Checksum: 1b0331301

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2096.875 ; gain = 0.000 ; free physical = 10659 ; free virtual = 12726
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 23467198d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2096.875 ; gain = 0.000 ; free physical = 10659 ; free virtual = 12726
INFO: [Common 17-83] Releasing license: Implementation
865 Infos, 330 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
	#HD: Completed: phys_opt_design
	################################

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2096.875 ; gain = 0.000 ; free physical = 10648 ; free virtual = 12726
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running route_design for design_1_wrapper
	Writing Results to ./Implement/config_sortdemo/design_1_wrapper_route_design.log
	route_design start time: [Mon May 20 20:14:22 2019]
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7117ab9e ConstDB: 0 ShapeSum: e85caa4b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 143f72ae9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2128.516 ; gain = 31.641 ; free physical = 10544 ; free virtual = 12617

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 143f72ae9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2142.613 ; gain = 45.738 ; free physical = 10505 ; free virtual = 12580

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 143f72ae9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2142.613 ; gain = 45.738 ; free physical = 10505 ; free virtual = 12580
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1c7666689

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2163.668 ; gain = 66.793 ; free physical = 10483 ; free virtual = 12558

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a03a0211

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2163.668 ; gain = 66.793 ; free physical = 10483 ; free virtual = 12558

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 616
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: ec5842e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.668 ; gain = 66.793 ; free physical = 10483 ; free virtual = 12558
Phase 4 Rip-up And Reroute | Checksum: ec5842e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.668 ; gain = 66.793 ; free physical = 10483 ; free virtual = 12558

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: ec5842e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.668 ; gain = 66.793 ; free physical = 10483 ; free virtual = 12558

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: ec5842e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.668 ; gain = 66.793 ; free physical = 10483 ; free virtual = 12558
Phase 6 Post Hold Fix | Checksum: ec5842e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.668 ; gain = 66.793 ; free physical = 10483 ; free virtual = 12558

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.83437 %
  Global Horizontal Routing Utilization  = 2.05984 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
Phase 7 Route finalize | Checksum: ec5842e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.668 ; gain = 66.793 ; free physical = 10483 ; free virtual = 12558

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ec5842e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.668 ; gain = 66.793 ; free physical = 10483 ; free virtual = 12558

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1654d1ef4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.668 ; gain = 66.793 ; free physical = 10483 ; free virtual = 12558
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2163.668 ; gain = 66.793 ; free physical = 10483 ; free virtual = 12558

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
874 Infos, 330 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2163.668 ; gain = 66.793 ; free physical = 10483 ; free virtual = 12558
	#HD: Completed: route_design
	################################

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2163.668 ; gain = 0.000 ; free physical = 10468 ; free virtual = 12558
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2163.668 ; gain = 0.000 ; free physical = 10476 ; free virtual = 12556
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
	Running report_drc with ruledeck bitstream_checks.
	Results saved to ./Implement/config_sortdemo/reports/design_1_wrapper_drc_bitstream_checks.rpt
WARNING: [Coretcl 2-1291] -name option used when not in GUI mode. A DRC tab will not be created, but the results will be stored for use with 'get_drc_violations -name design_1_wrapper'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/christian/reconos/reconos/demos/reconf_sort_matrixmul/Implement/config_sortdemo/reports/design_1_wrapper_drc_bitstream_checks.rpt.
	Advisories: 0; Warnings: 106; Critical Warnings: 0; Errors: 0;
Command: debug::report_design_status
PR Design Status: 
 
Static Logic: 
------------------------------------------------------------
   Number of Reconfigurable Modules...............: 2
   Cells Info: 
       Number of Leaf Cells.......................: 7431
   Nets Info: 
       Number of Signal Nets......................: 9699
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 16)
       MMCME2_ADV Usage...........................: 0% (0 of 4)
       PLLE2_ADV Usage............................: 50% (2 of 4)
       BUFG/BUFGCTRL Usage........................: 6.25% (2 of 32)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 0% (0 of 4)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (0 of 0)
       IODELAYE2 Usage............................: 0% (0 of 200)
       IOBUF Usage................................: 0% (0 of 18486)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 0% (0 of 200)
       RAMB36E1 Usage.............................: 0% (0 of 100)
       DSP48E1 Usage..............................: 0% (0 of 140)
       SLICE Usage................................: 11.9108% (1203 of 10100)
           LUT Usage..............................: 7.28712% (2944 of 40400)
           FF Usage...............................: 4.45668% (3601 of 80800)
           Carry4 Usage...........................: 1.23762% (125 of 10100)
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: design_1_i/slot_1
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 1019
   Nets Info: 
       Number of Signal Nets......................: 1393
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 0)
       MMCME2_ADV Usage...........................: 0% (0 of 0)
       PLLE2_ADV Usage............................: 0% (0 of 0)
       BUFG/BUFGCTRL Usage........................: 0% (0 of 0)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 0% (0 of 0)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (0 of 0)
       IODELAYE2 Usage............................: 0% (0 of 0)
       IOBUF Usage................................: 0% (0 of 2720)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 0% (0 of 40)
       RAMB36E1 Usage.............................: 10% (2 of 20)
       DSP48E1 Usage..............................: 0% (0 of 40)
       SLICE Usage................................: 10.5% (168 of 1600)
           LUT Usage..............................: 7.375% (472 of 6400)
           FF Usage...............................: 3.01562% (386 of 12800)
           Carry4 Usage...........................: 2.25% (36 of 1600)
   PPLOCs Info:
       Number of PPLOCs...........................: 139
           Number of PPLOCs in INT Tile...........: 138
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 62
       Number of INT Tiles in PBLOCK..............: 1000
       Average Number of PPLOCs per INT Tile......: 2.22
       Maximum Number of PPLOCs per INT Tile......: 5
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 33
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 33
------------------------------------------------------------
 
Reconfigurable Module: design_1_i/slot_0
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 1019
   Nets Info: 
       Number of Signal Nets......................: 1393
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 0)
       MMCME2_ADV Usage...........................: 0% (0 of 0)
       PLLE2_ADV Usage............................: 0% (0 of 0)
       BUFG/BUFGCTRL Usage........................: 0% (0 of 0)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 0% (0 of 0)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (0 of 0)
       IODELAYE2 Usage............................: 0% (0 of 0)
       IOBUF Usage................................: 0% (0 of 2720)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 0% (0 of 40)
       RAMB36E1 Usage.............................: 10% (2 of 20)
       DSP48E1 Usage..............................: 0% (0 of 40)
       SLICE Usage................................: 11.25% (180 of 1600)
           LUT Usage..............................: 7.39062% (473 of 6400)
           FF Usage...............................: 3.01562% (386 of 12800)
           Carry4 Usage...........................: 2.25% (36 of 1600)
   PPLOCs Info:
       Number of PPLOCs...........................: 139
           Number of PPLOCs in INT Tile...........: 138
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 75
       Number of INT Tiles in PBLOCK..............: 1000
       Average Number of PPLOCs per INT Tile......: 1.84
       Maximum Number of PPLOCs per INT Tile......: 5
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 33
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 33
------------------------------------------------------------
WARNING: [Vivado 12-180] No cells matched 'design_1_wrapper'.
WARNING: [Vivado 12-1032] No pblocks found for command 'get_pblocks -of [get_cells design_1_wrapper]'.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2195.684 ; gain = 0.000 ; free physical = 10472 ; free virtual = 12555
	Carving out design_1_i/slot_0 to be a black box [Mon May 20 20:14:40 2019]
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell design_1_i/slot_0. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2228.684 ; gain = 0.000 ; free physical = 10470 ; free virtual = 12554
	Carving out design_1_i/slot_1 to be a black box [Mon May 20 20:14:42 2019]
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell design_1_i/slot_1. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
	Locking design_1_wrapper and exporting results [Mon May 20 20:14:43 2019]
Locking Netlist...
Locking Placement...
Locking Routing...
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10456 ; free virtual = 12550
#HD: Implementation config_sortdemo complete

#HD: Running implementation config_matrixmul
	Writing results to: ./Implement/config_matrixmul
	Writing reports to: ./Implement/config_matrixmul/reports
	#HD: Setting Tcl Params:
	hd.visual == 1


	#HD: Adding file ./Checkpoint/design_1_wrapper_static.dcp for design_1_wrapper
	#HD: Running link_design for design_1_wrapper [Mon May 20 20:14:45 2019]
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/.Xil/Vivado-5176-Lienen02/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/.Xil/Vivado-5176-Lienen02/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10445 ; free virtual = 12547
Restored from archive | CPU: 0.320000 secs | Memory: 7.768082 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10445 ; free virtual = 12547
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_slot_0_0_bb' instantiated as 'design_1_i/slot_0' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4199]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_slot_1_0_bb' instantiated as 'design_1_i/slot_1' [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4218]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 123 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 26 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

	Reading in checkpoint ./Synth/matrixmul_hwt0/design_1_slot_0_0_synth.dcp for design_1_i/slot_0 (matrixmul_hwt0) [Mon May 20 20:14:47 2019]
Command: read_checkpoint -cell design_1_i/slot_0 ./Synth/matrixmul_hwt0/design_1_slot_0_0_synth.dcp -strict
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
	INFO: No cell XDC file specified for design_1_i/slot_0
	Reading in checkpoint ./Synth/matrixmul_hwt1/design_1_slot_1_0_synth.dcp for design_1_i/slot_1 (matrixmul_hwt1) [Mon May 20 20:14:48 2019]
Command: read_checkpoint -cell design_1_i/slot_1 ./Synth/matrixmul_hwt1/design_1_slot_1_0_synth.dcp -strict
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
	INFO: No cell XDC file specified for design_1_i/slot_1
	INFO: No post-link_design XDC file specified for config_matrixmul
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10438 ; free virtual = 12540
	#HD: Completed link_design
	##########################

	Running report_drc with ruledeck methodology_checks.
	Results saved to ./Implement/config_matrixmul/reports/design_1_wrapper_drc_methodology_checks.rpt
WARNING: [Coretcl 2-1291] -name option used when not in GUI mode. A DRC tab will not be created, but the results will be stored for use with 'get_drc_violations -name design_1_wrapper'
INFO: [Coretcl 2-1504] The methodology_checks rule-deck will be removed in a future release of Vivado. Please use the report_methodology command to access these checks.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/christian/reconos/reconos/demos/reconf_sort_matrixmul/Implement/config_matrixmul/reports/design_1_wrapper_drc_methodology_checks.rpt.
	Advisories: 1; Warnings: 1002; Critical Warnings: 0; Errors: 0;
	Running report_drc with ruledeck timing_checks.
	Results saved to ./Implement/config_matrixmul/reports/design_1_wrapper_drc_timing_checks.rpt
WARNING: [Coretcl 2-1291] -name option used when not in GUI mode. A DRC tab will not be created, but the results will be stored for use with 'get_drc_violations -name design_1_wrapper'
INFO: [Coretcl 2-1506] The timing_checks rule-deck will be removed in a future release of Vivado. Please use the report_methodology command to access these checks.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/christian/reconos/reconos/demos/reconf_sort_matrixmul/Implement/config_matrixmul/reports/design_1_wrapper_drc_timing_checks.rpt.
	Advisories: 0; Warnings: 1002; Critical Warnings: 0; Errors: 0;
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running opt_design for design_1_wrapper
	Writing Results to ./Implement/config_matrixmul/design_1_wrapper_opt_design.log
	opt_design start time: [Mon May 20 20:14:53 2019]
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10444 ; free virtual = 12537
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 303a26616
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 34 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 32438cfbe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10443 ; free virtual = 12537

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 32438cfbe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10443 ; free virtual = 12537

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1092 unconnected nets.
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[29], DEBUG[14], DEBUG[10], DEBUG[39], DEBUG[48], DEBUG[36], DEBUG[47], DEBUG[25], DEBUG[46], DEBUG[31], DEBUG[45], DEBUG[57], DEBUG[18], DEBUG[4], DEBUG[6], DEBUG[22], DEBUG[42], DEBUG[50], DEBUG[56], DEBUG[53], DEBUG[38], DEBUG[58], DEBUG[52], DEBUG[32], DEBUG[23], DEBUG[26], DEBUG[30], DEBUG[54], DEBUG[24], DEBUG[35], DEBUG[16], DEBUG[8], DEBUG[71], DEBUG[49], DEBUG[51], DEBUG[11], DEBUG[41], DEBUG[9], DEBUG[55], DEBUG[7], DEBUG[17], DEBUG[33], DEBUG[43], DEBUG[27], DEBUG[5], DEBUG[61], DEBUG[63], DEBUG[62], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[82], DEBUG[12], DEBUG[37], DEBUG[68], DEBUG[19], DEBUG[59], DEBUG[69], DEBUG[70], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[88], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[20], DEBUG[103], DEBUG[104], DEBUG[105], DEBUG[106], DEBUG[107], DEBUG[108], DEBUG[21], DEBUG[109], DEBUG[110], DEBUG[60], DEBUG[28], DEBUG[13], DEBUG[3], DEBUG[2], DEBUG[1], DEBUG[0], DEBUG[34], DEBUG[40], DEBUG[44], and DEBUG[15]' in reconfigurable module 'design_1_i/slot_0' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[95], DEBUG[62], DEBUG[101], DEBUG[103], DEBUG[93], DEBUG[100], DEBUG[107], DEBUG[106], DEBUG[92], DEBUG[105], DEBUG[102], DEBUG[12], DEBUG[14], DEBUG[90], DEBUG[49], DEBUG[48], DEBUG[69], DEBUG[2], DEBUG[47], DEBUG[59], DEBUG[84], DEBUG[45], DEBUG[0], DEBUG[6], DEBUG[4], DEBUG[44], DEBUG[87], DEBUG[43], DEBUG[104], DEBUG[110], DEBUG[96], DEBUG[16], DEBUG[18], DEBUG[66], DEBUG[56], DEBUG[36], DEBUG[34], DEBUG[57], DEBUG[27], DEBUG[54], DEBUG[33], DEBUG[53], DEBUG[52], DEBUG[35], DEBUG[108], DEBUG[75], DEBUG[64], DEBUG[74], DEBUG[65], DEBUG[99], DEBUG[55], DEBUG[32], DEBUG[94], DEBUG[71], DEBUG[50], DEBUG[38], DEBUG[68], DEBUG[67], DEBUG[31], DEBUG[51], DEBUG[41], DEBUG[19], DEBUG[25], DEBUG[26], DEBUG[9], DEBUG[23], DEBUG[22], DEBUG[29], DEBUG[10], DEBUG[39], DEBUG[28], DEBUG[40], DEBUG[24], DEBUG[21], DEBUG[46], DEBUG[17], DEBUG[97], DEBUG[70], DEBUG[42], DEBUG[11], DEBUG[37], DEBUG[89], DEBUG[91], DEBUG[20], DEBUG[1], DEBUG[3], DEBUG[8], DEBUG[60], DEBUG[5], DEBUG[73], DEBUG[88], DEBUG[7], DEBUG[82], DEBUG[81], DEBUG[86], DEBUG[80], DEBUG[78], DEBUG[79], DEBUG[13], DEBUG[61], DEBUG[63], DEBUG[72], DEBUG[109], DEBUG[76], DEBUG[77], DEBUG[30], DEBUG[58], DEBUG[85], DEBUG[83], DEBUG[15], and DEBUG[98]' in reconfigurable module 'design_1_i/slot_1' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 38b3ca39e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10443 ; free virtual = 12537

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10443 ; free virtual = 12537
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[29], DEBUG[14], DEBUG[10], DEBUG[39], DEBUG[48], DEBUG[36], DEBUG[47], DEBUG[25], DEBUG[46], DEBUG[31], DEBUG[45], DEBUG[57], DEBUG[18], DEBUG[4], DEBUG[6], DEBUG[22], DEBUG[42], DEBUG[50], DEBUG[56], DEBUG[53], DEBUG[38], DEBUG[58], DEBUG[52], DEBUG[32], DEBUG[23], DEBUG[26], DEBUG[30], DEBUG[54], DEBUG[24], DEBUG[35], DEBUG[16], DEBUG[8], DEBUG[71], DEBUG[49], DEBUG[51], DEBUG[11], DEBUG[41], DEBUG[9], DEBUG[55], DEBUG[7], DEBUG[17], DEBUG[33], DEBUG[43], DEBUG[27], DEBUG[5], DEBUG[61], DEBUG[63], DEBUG[62], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[82], DEBUG[12], DEBUG[37], DEBUG[68], DEBUG[19], DEBUG[59], DEBUG[69], DEBUG[70], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[88], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[20], DEBUG[103], DEBUG[104], DEBUG[105], DEBUG[106], DEBUG[107], DEBUG[108], DEBUG[21], DEBUG[109], DEBUG[110], DEBUG[60], DEBUG[28], DEBUG[13], DEBUG[3], DEBUG[2], DEBUG[1], DEBUG[0], DEBUG[34], DEBUG[40], DEBUG[44], and DEBUG[15]' in reconfigurable module 'design_1_i/slot_0' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[95], DEBUG[62], DEBUG[101], DEBUG[103], DEBUG[93], DEBUG[100], DEBUG[107], DEBUG[106], DEBUG[92], DEBUG[105], DEBUG[102], DEBUG[12], DEBUG[14], DEBUG[90], DEBUG[49], DEBUG[48], DEBUG[69], DEBUG[2], DEBUG[47], DEBUG[59], DEBUG[84], DEBUG[45], DEBUG[0], DEBUG[6], DEBUG[4], DEBUG[44], DEBUG[87], DEBUG[43], DEBUG[104], DEBUG[110], DEBUG[96], DEBUG[16], DEBUG[18], DEBUG[66], DEBUG[56], DEBUG[36], DEBUG[34], DEBUG[57], DEBUG[27], DEBUG[54], DEBUG[33], DEBUG[53], DEBUG[52], DEBUG[35], DEBUG[108], DEBUG[75], DEBUG[64], DEBUG[74], DEBUG[65], DEBUG[99], DEBUG[55], DEBUG[32], DEBUG[94], DEBUG[71], DEBUG[50], DEBUG[38], DEBUG[68], DEBUG[67], DEBUG[31], DEBUG[51], DEBUG[41], DEBUG[19], DEBUG[25], DEBUG[26], DEBUG[9], DEBUG[23], DEBUG[22], DEBUG[29], DEBUG[10], DEBUG[39], DEBUG[28], DEBUG[40], DEBUG[24], DEBUG[21], DEBUG[46], DEBUG[17], DEBUG[97], DEBUG[70], DEBUG[42], DEBUG[11], DEBUG[37], DEBUG[89], DEBUG[91], DEBUG[20], DEBUG[1], DEBUG[3], DEBUG[8], DEBUG[60], DEBUG[5], DEBUG[73], DEBUG[88], DEBUG[7], DEBUG[82], DEBUG[81], DEBUG[86], DEBUG[80], DEBUG[78], DEBUG[79], DEBUG[13], DEBUG[61], DEBUG[63], DEBUG[72], DEBUG[109], DEBUG[76], DEBUG[77], DEBUG[30], DEBUG[58], DEBUG[85], DEBUG[83], DEBUG[15], and DEBUG[98]' in reconfigurable module 'design_1_i/slot_1' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
Ending Logic Optimization Task | Checksum: 38b3ca39e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10443 ; free virtual = 12537

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 38b3ca39e

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10430 ; free virtual = 12524
INFO: [Common 17-83] Releasing license: Implementation
943 Infos, 335 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
	#HD: Completed: opt_design
	################################

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10418 ; free virtual = 12524
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running place_design for design_1_wrapper
	Writing Results to ./Implement/config_matrixmul/design_1_wrapper_place_design.log
	place_design start time: [Mon May 20 20:14:58 2019]
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][11]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][12]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][13]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[1] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[2] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[3] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[6] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[7] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[8] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[9] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[10] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[4]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[11] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[3]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[12] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[2]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[13] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[1]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[14] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[0]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[1] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[13]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[2] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[12]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[3] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[11]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[4] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[10]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[5] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[9]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[6] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[8]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[7] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[7]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[8] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[6]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[9] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[5]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ENARDEN (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ENBWREN (net: design_1_i/slot_0/U0/matrixmultiplier_i_n_3) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_C_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][11]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][12]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][13]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[1] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[2] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[3] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[6] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[7] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[8] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[9] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[10] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[4]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[11] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[3]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[12] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[2]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[13] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[1]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[14] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[0]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[1] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[13]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[2] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[12]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[3] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[11]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[4] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[10]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[5] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[9]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[6] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[8]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[7] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[7]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[8] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[6]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[9] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[5]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ENARDEN (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ENBWREN (net: design_1_i/slot_0/U0/matrixmultiplier_i_n_3) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_C_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][11]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][12]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][13]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[1] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[2] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[3] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[6] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[7] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[8] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[9] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[10] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[4]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[11] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[3]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[12] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[2]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[13] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[1]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[14] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[0]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[1] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[13]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[2] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[12]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[3] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[11]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[4] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[10]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[5] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[9]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[6] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[8]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[7] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[7]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[8] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[6]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[9] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[5]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ENARDEN (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ENBWREN (net: design_1_i/slot_0/U0/matrixmultiplier_i_n_3) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_C_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_11 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_11/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_11 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_11/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_11 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_11/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][11]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_11 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_11/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][12]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_11 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_11/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][13]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_11 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_11/ADDRARDADDR[1] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_11 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_11/ADDRARDADDR[2] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_11 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_11/ADDRARDADDR[3] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_11 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_11/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_11 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_11/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1034 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10426 ; free virtual = 12524
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10426 ; free virtual = 12524

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: f7fc9697

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10426 ; free virtual = 12525

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: f7fc9697

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.691 ; gain = 0.000 ; free physical = 10426 ; free virtual = 12525

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.4 DSPChecker

Phase 1.1.1.6 IOLockPlacementChecker

Phase 1.1.1.5 ClockRegionPlacementChecker
Phase 1.1.1.4 DSPChecker | Checksum: f7fc9697

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.6 IOLockPlacementChecker | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.1.1.8 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.1.1.9 DisallowedInsts
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.1.1.10 OverlappingPBlocksChecker
Phase 1.1.1.5 ClockRegionPlacementChecker | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.1.1.11 CheckerForUnsupportedConstraints
Phase 1.1.1.8 CheckerForMandatoryPrePlacedCells | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.1.1.12 CascadeElementConstraintsChecker
Phase 1.1.1.9 DisallowedInsts | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.10 OverlappingPBlocksChecker | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524
Phase 1.1.1.11 CheckerForUnsupportedConstraints | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.1.1.14 ShapesExcludeCompatibilityChecker
Phase 1.1.1.12 CascadeElementConstraintsChecker | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.1.1.15 HdioRelatedChecker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.1.1.16 ShapePlacementValidityChecker
Phase 1.1.1.14 ShapesExcludeCompatibilityChecker | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.15 HdioRelatedChecker | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524
Phase 1.1.1.16 ShapePlacementValidityChecker | Checksum: f7fc9697

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: f7fc9697

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10425 ; free virtual = 12524
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: f7fc9697

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10425 ; free virtual = 12524

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: f7fc9697

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10425 ; free virtual = 12524

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: f7fc9697

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10425 ; free virtual = 12524
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: f7fc9697

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10425 ; free virtual = 12524
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12239c165

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10425 ; free virtual = 12524

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1ce21e47b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524
Phase 1.2.1 Place Init Design | Checksum: 1cb5a600f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524
Phase 1.2 Build Placer Netlist Model | Checksum: 1cb5a600f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1cb5a600f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 1.4 Constrain UC2 PartPins
Phase 1.4 Constrain UC2 PartPins | Checksum: 1cb5a600f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524
Phase 1 Placer Initialization | Checksum: 1cb5a600f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2245.699 ; gain = 16.008 ; free physical = 10426 ; free virtual = 12524

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: fbcba6df

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10423 ; free virtual = 12521

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fbcba6df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10423 ; free virtual = 12521

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1054f0feb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10425 ; free virtual = 12524

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a3c8e747

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10427 ; free virtual = 12526

Phase 3.4 Small Shape Detail Placement
Phase 3.4 Small Shape Detail Placement | Checksum: 1cfce72af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10426 ; free virtual = 12525

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1cfce72af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10426 ; free virtual = 12525

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1cfce72af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10426 ; free virtual = 12525
Phase 3 Detail Placement | Checksum: 1cfce72af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10426 ; free virtual = 12525

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1cfce72af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10426 ; free virtual = 12525

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1cfce72af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10426 ; free virtual = 12525

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1cfce72af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10426 ; free virtual = 12525

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 2a47af1a3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10426 ; free virtual = 12525

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 2d4f44af1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10426 ; free virtual = 12525
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d4f44af1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10426 ; free virtual = 12525
Ending Placer Task | Checksum: 21dc6314c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10426 ; free virtual = 12525
INFO: [Common 17-83] Releasing license: Implementation
955 Infos, 435 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2285.719 ; gain = 56.027 ; free physical = 10426 ; free virtual = 12525
	#HD: Completed: place_design
	################################

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10410 ; free virtual = 12525
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running phys_opt_design for design_1_wrapper
	Writing Results to ./Implement/config_matrixmul/design_1_wrapper_phys_opt_design.log
	phys_opt_design start time: [Mon May 20 20:15:07 2019]
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10422 ; free virtual = 12525
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1 Physical Synthesis Initialization | Checksum: 1a534dcfd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10422 ; free virtual = 12525
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 31009f9b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10422 ; free virtual = 12525
INFO: [Common 17-83] Releasing license: Implementation
962 Infos, 435 Warnings, 12 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
	#HD: Completed: phys_opt_design
	################################

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10378 ; free virtual = 12497
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running route_design for design_1_wrapper
	Writing Results to ./Implement/config_matrixmul/design_1_wrapper_route_design.log
	route_design start time: [Mon May 20 20:15:10 2019]
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f989c939 ConstDB: 0 ShapeSum: 4d39ec96 RouteDB: d4ac7ef4

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d8a68028

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10412 ; free virtual = 12519

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18d0d7776

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10408 ; free virtual = 12516

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18d0d7776

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10408 ; free virtual = 12516
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1dfdd905c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10405 ; free virtual = 12512

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22c8ca24e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12506

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 215e978e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12506
Phase 4 Rip-up And Reroute | Checksum: 215e978e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12506

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 215e978e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12506

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 215e978e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12506
Phase 6 Post Hold Fix | Checksum: 215e978e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12506

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.813814 %
  Global Horizontal Routing Utilization  = 0.984787 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0769%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70%, No Congested Regions.
Phase 7 Route finalize | Checksum: 215e978e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12506

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 215e978e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12506

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 220b58fb7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12506
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12506

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
971 Infos, 435 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12506
	#HD: Completed: route_design
	################################

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10380 ; free virtual = 12505
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10390 ; free virtual = 12502
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
	Running report_drc with ruledeck bitstream_checks.
	Results saved to ./Implement/config_matrixmul/reports/design_1_wrapper_drc_bitstream_checks.rpt
WARNING: [Coretcl 2-1291] -name option used when not in GUI mode. A DRC tab will not be created, but the results will be stored for use with 'get_drc_violations -name design_1_wrapper'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/christian/reconos/reconos/demos/reconf_sort_matrixmul/Implement/config_matrixmul/reports/design_1_wrapper_drc_bitstream_checks.rpt.
	Advisories: 0; Warnings: 1044; Critical Warnings: 0; Errors: 0;
Command: debug::report_design_status
PR Design Status: 
 
Static Logic: 
------------------------------------------------------------
   Number of Reconfigurable Modules...............: 2
   Cells Info: 
       Number of Leaf Cells.......................: 7431
   Nets Info: 
       Number of Signal Nets......................: 9693
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 16)
       MMCME2_ADV Usage...........................: 0% (0 of 4)
       PLLE2_ADV Usage............................: 50% (2 of 4)
       BUFG/BUFGCTRL Usage........................: 6.25% (2 of 32)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 0% (0 of 4)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (0 of 0)
       IODELAYE2 Usage............................: 0% (0 of 200)
       IOBUF Usage................................: 0% (0 of 18486)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 0% (0 of 200)
       RAMB36E1 Usage.............................: 0% (0 of 100)
       DSP48E1 Usage..............................: 0% (0 of 140)
       SLICE Usage................................: 11.9108% (1203 of 10100)
           LUT Usage..............................: 7.28712% (2944 of 40400)
           FF Usage...............................: 4.45668% (3601 of 80800)
           Carry4 Usage...........................: 1.23762% (125 of 10100)
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: design_1_i/slot_1
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 2165
   Nets Info: 
       Number of Signal Nets......................: 3037
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 0)
       MMCME2_ADV Usage...........................: 0% (0 of 0)
       PLLE2_ADV Usage............................: 0% (0 of 0)
       BUFG/BUFGCTRL Usage........................: 0% (0 of 0)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 0% (0 of 0)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (0 of 0)
       IODELAYE2 Usage............................: 0% (0 of 0)
       IOBUF Usage................................: 0% (0 of 2720)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 5% (2 of 40)
       RAMB36E1 Usage.............................: 80% (16 of 20)
       DSP48E1 Usage..............................: 7.5% (3 of 40)
       SLICE Usage................................: 23.9375% (383 of 1600)
           LUT Usage..............................: 14.7343% (943 of 6400)
           FF Usage...............................: 6.4375% (824 of 12800)
           Carry4 Usage...........................: 8.875% (142 of 1600)
   PPLOCs Info:
       Number of PPLOCs...........................: 139
           Number of PPLOCs in INT Tile...........: 138
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 62
       Number of INT Tiles in PBLOCK..............: 1000
       Average Number of PPLOCs per INT Tile......: 2.22
       Maximum Number of PPLOCs per INT Tile......: 5
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: design_1_i/slot_0
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 2165
   Nets Info: 
       Number of Signal Nets......................: 3037
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 0)
       MMCME2_ADV Usage...........................: 0% (0 of 0)
       PLLE2_ADV Usage............................: 0% (0 of 0)
       BUFG/BUFGCTRL Usage........................: 0% (0 of 0)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 0% (0 of 0)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (0 of 0)
       IODELAYE2 Usage............................: 0% (0 of 0)
       IOBUF Usage................................: 0% (0 of 2720)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 5% (2 of 40)
       RAMB36E1 Usage.............................: 80% (16 of 20)
       DSP48E1 Usage..............................: 7.5% (3 of 40)
       SLICE Usage................................: 24.0625% (385 of 1600)
           LUT Usage..............................: 14.7343% (943 of 6400)
           FF Usage...............................: 6.4375% (824 of 12800)
           Carry4 Usage...........................: 8.875% (142 of 1600)
   PPLOCs Info:
       Number of PPLOCs...........................: 139
           Number of PPLOCs in INT Tile...........: 138
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 75
       Number of INT Tiles in PBLOCK..............: 1000
       Average Number of PPLOCs per INT Tile......: 1.84
       Maximum Number of PPLOCs per INT Tile......: 5
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
WARNING: [Vivado 12-180] No cells matched 'design_1_wrapper'.
WARNING: [Vivado 12-1032] No pblocks found for command 'get_pblocks -of [get_cells design_1_wrapper]'.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10385 ; free virtual = 12502
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10383 ; free virtual = 12502
#HD: Implementation config_matrixmul complete

#HD: Running pr_verify between initial config config_sortdemo and additional configurations config_matrixmul
Command: pr_verify -full_check -initial ./Implement/config_sortdemo/design_1_wrapper_route_design.dcp -additional ./Implement/config_matrixmul/design_1_wrapper_route_design.dcp
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/.Xil/Vivado-5176-Lienen02/dcp_2/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/.Xil/Vivado-5176-Lienen02/dcp_2/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10355 ; free virtual = 12501
Restored from archive | CPU: 0.380000 secs | Memory: 9.738190 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10355 ; free virtual = 12501
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 123 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 26 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
INFO: [Vivado 12-3501] pr_verify ./Implement/config_sortdemo/design_1_wrapper_route_design.dcp ./Implement/config_matrixmul/design_1_wrapper_route_design.dcp
INFO: [Netlist 29-17] Analyzing 538 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/.Xil/Vivado-5176-Lienen02/dcp_2/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/.Xil/Vivado-5176-Lienen02/dcp_2/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10347 ; free virtual = 12501
Restored from archive | CPU: 0.470000 secs | Memory: 12.763321 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10347 ; free virtual = 12501
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 123 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 26 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./Implement/config_sortdemo/design_1_wrapper_route_design.dcp
  Number of reconfigurable modules compared = 2
  Number of partition pins compared         = 278
  Number of static tiles compared           = 4896
  Number of static sites compared           = 1450
  Number of static cells compared           = 7870
  Number of static routed nodes compared    = 99334
  Number of static routed pips compared     = 92218

DCP2: ./Implement/config_matrixmul/design_1_wrapper_route_design.dcp
  Number of reconfigurable modules compared = 2
  Number of partition pins compared         = 278
  Number of static tiles compared           = 4896
  Number of static sites compared           = 1450
  Number of static cells compared           = 7870
  Number of static routed nodes compared    = 99334
  Number of static routed pips compared     = 92218
INFO: [Vivado 12-3253] PR_VERIFY: check points ./Implement/config_sortdemo/design_1_wrapper_route_design.dcp and ./Implement/config_matrixmul/design_1_wrapper_route_design.dcp are compatible
pr_verify: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10383 ; free virtual = 12499
	#HD: Parsing log file "pr_verify_results.log":


INFO: [Vivado 12-3253] PR_VERIFY: check points ./Implement/config_sortdemo/design_1_wrapper_route_design.dcp and ./Implement/config_matrixmul/design_1_wrapper_route_design.dcp are compatible

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| pr_verify           | 00h:00m:06s   | 20:15:31 Mon May 20 2019  | 2 Configurations                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
	#HD: Running write_bitstream on config_sortdemo
Command: open_checkpoint ./Implement/config_sortdemo/design_1_wrapper_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10383 ; free virtual = 12499
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/.Xil/Vivado-5176-Lienen02/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/.Xil/Vivado-5176-Lienen02/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10368 ; free virtual = 12499
Restored from archive | CPU: 0.380000 secs | Memory: 9.928719 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2285.719 ; gain = 0.000 ; free physical = 10368 ; free virtual = 12499
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 123 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 26 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
	#HD: Parsing log file "./Bitstreams/open_checkpoint_config_sortdemo.log":


Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_reg is a gated clock net sourced by a combinational pin design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ARREADY_INST_0_i_1/O, cell design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ARREADY_INST_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_reg is a gated clock net sourced by a combinational pin design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ARREADY_INST_0_i_1/O, cell design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ARREADY_INST_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[6] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[7] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[8] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[9] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[10] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[4]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[11] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[3]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[12] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[2]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[13] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[1]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[14] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[0]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[4] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[10]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[5] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[9]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[6] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[8]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[7] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[7]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[8] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[6]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[9] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[5]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/WEA[0] (net: design_1_i/slot_0/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/WEA[1] (net: design_1_i/slot_0/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/WEBWE[0] (net: design_1_i/slot_0/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_0/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/WEBWE[1] (net: design_1_i/slot_0/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_0/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[6] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[7] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[8] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[9] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[4]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[3]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[2]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[1]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[14] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[0]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[4] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[10]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[5] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[9]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[6] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[8]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[7] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[7]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[8] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[6]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[5]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/WEA[0] (net: design_1_i/slot_0/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/WEA[1] (net: design_1_i/slot_0/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/WEBWE[0] (net: design_1_i/slot_0/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_0/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/WEBWE[1] (net: design_1_i/slot_0/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_0/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[10] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[11] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[12] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[13] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[14] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[4] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[5] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[6] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[7] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[8] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[9] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[10] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[4]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[11] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[3]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[12] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[2]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[13] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[1]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[14] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[0]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[4] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[10]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[5] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[9]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[6] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[8]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[7] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[7]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[8] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[6]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[9] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[5]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/WEA[0] (net: design_1_i/slot_1/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/WEA[1] (net: design_1_i/slot_1/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/WEBWE[0] (net: design_1_i/slot_1/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_1/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/WEBWE[1] (net: design_1_i/slot_1/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_1/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[10] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[11] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[12] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[13] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[14] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[4] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[5] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[6] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[7] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[8] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[9] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[4]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[3]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[2]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[1]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[14] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[0]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[4] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[10]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[5] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[9]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[6] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[8]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[7] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[7]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 106 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_slot_0" Reconfigurable Module "design_1_i/slot_0"
Partition "pblock_slot_1" Reconfigurable Module "design_1_i/slot_1"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/config_sortdemo.bit...
Process Partition "pblock_slot_0"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_slot_0" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 6861920 bits.
Writing bitstream ./Bitstreams/config_sortdemo_pblock_slot_0_partial.bit...
Process Partition "pblock_slot_1"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_slot_1" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 6861920 bits.
Writing bitstream ./Bitstreams/config_sortdemo_pblock_slot_1_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2388.348 ; gain = 102.629 ; free physical = 10116 ; free virtual = 12243
	#HD: Parsing log file "./Bitstreams/config_sortdemo.log":



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:00m:18s   | 20:15:37 Mon May 20 2019  | config_sortdemo                                                   |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
	#HD: Generating PCAP formatted BIN file for sortdemo_hwt0 of Configuration config_sortdemo
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./Bitstreams/config_sortdemo_pblock_slot_0_partial.bit
WARNING: [Writecfgmem 68-34] Bitfile ./Bitstreams/config_sortdemo_pblock_slot_0_partial.bit is a partial reconfiguration bitfile. It is not possible to validate that this bitfile is compatible with the SMAPX32 interface.
Memory size is calculated to be 1 MB
Writing file ./Bitstreams/config_sortdemo_pblock_slot_0_partial_pcap.bin
Writing log file ./Bitstreams/config_sortdemo_pblock_slot_0_partial_pcap.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               1M
Start Address      0x00000000
End Address        0x000FFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000D168B    May 20 20:15:50 2019    ./Bitstreams/config_sortdemo_pblock_slot_0_partial.bit
	#HD: Parsing log file "./Bitstreams/write_cfgmem_config_sortdemo_sortdemo_hwt0_pcap.log":



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:01s   | 20:15:55 Mon May 20 2019  | Generate PCAP format bin file for config_sortdemo(sortdemo_hwt0)  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
	#HD: Generating PCAP formatted BIN file for sortdemo_hwt1 of Configuration config_sortdemo
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./Bitstreams/config_sortdemo_pblock_slot_1_partial.bit
WARNING: [Writecfgmem 68-34] Bitfile ./Bitstreams/config_sortdemo_pblock_slot_1_partial.bit is a partial reconfiguration bitfile. It is not possible to validate that this bitfile is compatible with the SMAPX32 interface.
Memory size is calculated to be 1 MB
Writing file ./Bitstreams/config_sortdemo_pblock_slot_1_partial_pcap.bin
Writing log file ./Bitstreams/config_sortdemo_pblock_slot_1_partial_pcap.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               1M
Start Address      0x00000000
End Address        0x000FFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000D168B    May 20 20:15:55 2019    ./Bitstreams/config_sortdemo_pblock_slot_1_partial.bit
	#HD: Parsing log file "./Bitstreams/write_cfgmem_config_sortdemo_sortdemo_hwt1_pcap.log":



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:00s   | 20:15:56 Mon May 20 2019  | Generate PCAP format bin file for config_sortdemo(sortdemo_hwt1)  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
	#HD: Parsing log file "./Bitstreams/temp.log":


	#HD: Running write_bitstream on config_matrixmul
Command: open_checkpoint ./Implement/config_matrixmul/design_1_wrapper_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.348 ; gain = 0.000 ; free physical = 10113 ; free virtual = 12243
INFO: [Netlist 29-17] Analyzing 538 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/.Xil/Vivado-5176-Lienen02/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/christian/reconos/reconos/demos/reconf_sort_matrixmul/.Xil/Vivado-5176-Lienen02/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2388.348 ; gain = 0.000 ; free physical = 10094 ; free virtual = 12243
Restored from archive | CPU: 0.470000 secs | Memory: 12.763321 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2388.348 ; gain = 0.000 ; free physical = 10094 ; free virtual = 12243
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 123 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 26 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
	#HD: Parsing log file "./Bitstreams/open_checkpoint_config_matrixmul.log":


Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/slot_0/U0/matrixmultiplier_i/multOp__0 output design_1_i/slot_0/U0/matrixmultiplier_i/multOp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/slot_1/U0/matrixmultiplier_i/multOp__0 output design_1_i/slot_1/U0/matrixmultiplier_i/multOp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/slot_0/U0/matrixmultiplier_i/multOp multiplier stage design_1_i/slot_0/U0/matrixmultiplier_i/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/slot_0/U0/matrixmultiplier_i/multOp__0 multiplier stage design_1_i/slot_0/U0/matrixmultiplier_i/multOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/slot_0/U0/matrixmultiplier_i/prod_reg multiplier stage design_1_i/slot_0/U0/matrixmultiplier_i/prod_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/slot_1/U0/matrixmultiplier_i/multOp multiplier stage design_1_i/slot_1/U0/matrixmultiplier_i/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/slot_1/U0/matrixmultiplier_i/multOp__0 multiplier stage design_1_i/slot_1/U0/matrixmultiplier_i/multOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/slot_1/U0/matrixmultiplier_i/prod_reg multiplier stage design_1_i/slot_1/U0/matrixmultiplier_i/prod_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_reg is a gated clock net sourced by a combinational pin design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ARREADY_INST_0_i_1/O, cell design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ARREADY_INST_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_reg is a gated clock net sourced by a combinational pin design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ARREADY_INST_0_i_1/O, cell design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ARREADY_INST_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][11]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][12]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][13]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[1] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[2] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[3] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[6] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[7] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[8] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRARDADDR[9] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[10] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[4]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[11] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[3]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[12] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[2]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[13] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[1]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[14] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[0]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[1] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[13]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[2] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[12]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[3] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[11]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[4] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[10]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[5] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[9]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[6] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[8]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[7] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[7]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[8] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[6]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ADDRBWRADDR[9] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[5]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ENARDEN (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_0/ENBWREN (net: design_1_i/slot_0/U0/matrixmultiplier_i_n_3) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_C_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][11]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][12]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][13]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[1] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[2] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[3] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[6] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[7] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[8] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRARDADDR[9] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[10] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[4]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[11] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[3]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[12] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[2]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[13] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[1]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[14] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[0]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[1] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[13]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[2] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[12]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[3] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[11]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[4] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[10]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[5] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[9]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[6] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[8]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[7] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[7]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[8] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[6]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ADDRBWRADDR[9] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[5]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ENARDEN (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_1/ENBWREN (net: design_1_i/slot_0/U0/matrixmultiplier_i_n_3) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_C_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][11]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][12]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][13]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[1] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[2] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[3] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[6] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[7] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[8] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRARDADDR[9] (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[10] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[4]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[11] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[3]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[12] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[2]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[13] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[1]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[14] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[0]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[1] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[13]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[2] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[12]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[3] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[11]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[4] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[10]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[5] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[9]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[6] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[8]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[7] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[7]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[8] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[6]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ADDRBWRADDR[9] (net: design_1_i/slot_0/U0/o_RAM_B_Addr_mul[5]) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_B_Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ENARDEN (net: design_1_i/slot_0/U0/o_ram_B_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_B_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_b_reg_10 has an input control pin design_1_i/slot_0/U0/local_ram_b_reg_10/ENBWREN (net: design_1_i/slot_0/U0/matrixmultiplier_i_n_3) which is driven by a register (design_1_i/slot_0/U0/matrixmultiplier_i/o_RAM_C_WE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1044 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_slot_1" Reconfigurable Module "design_1_i/slot_1"
Partition "pblock_slot_0" Reconfigurable Module "design_1_i/slot_0"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/config_matrixmul.bit...
Process Partition "pblock_slot_1"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_slot_1" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 6861920 bits.
Writing bitstream ./Bitstreams/config_matrixmul_pblock_slot_1_partial.bit...
Process Partition "pblock_slot_0"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_slot_0" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 6861920 bits.
Writing bitstream ./Bitstreams/config_matrixmul_pblock_slot_0_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2420.363 ; gain = 32.016 ; free physical = 10045 ; free virtual = 12185
	#HD: Parsing log file "./Bitstreams/config_matrixmul.log":



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:00m:21s   | 20:15:56 Mon May 20 2019  | config_matrixmul                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
	#HD: Generating PCAP formatted BIN file for matrixmul_hwt0 of Configuration config_matrixmul
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./Bitstreams/config_matrixmul_pblock_slot_0_partial.bit
WARNING: [Writecfgmem 68-34] Bitfile ./Bitstreams/config_matrixmul_pblock_slot_0_partial.bit is a partial reconfiguration bitfile. It is not possible to validate that this bitfile is compatible with the SMAPX32 interface.
Memory size is calculated to be 1 MB
Writing file ./Bitstreams/config_matrixmul_pblock_slot_0_partial_pcap.bin
Writing log file ./Bitstreams/config_matrixmul_pblock_slot_0_partial_pcap.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               1M
Start Address      0x00000000
End Address        0x000FFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000D168B    May 20 20:16:17 2019    ./Bitstreams/config_matrixmul_pblock_slot_0_partial.bit
	#HD: Parsing log file "./Bitstreams/write_cfgmem_config_matrixmul_matrixmul_hwt0_pcap.log":



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:01s   | 20:16:17 Mon May 20 2019  | Generate PCAP format bin file for config_matrixmul(matrixmul_hwt0) |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
	#HD: Generating PCAP formatted BIN file for matrixmul_hwt1 of Configuration config_matrixmul
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./Bitstreams/config_matrixmul_pblock_slot_1_partial.bit
WARNING: [Writecfgmem 68-34] Bitfile ./Bitstreams/config_matrixmul_pblock_slot_1_partial.bit is a partial reconfiguration bitfile. It is not possible to validate that this bitfile is compatible with the SMAPX32 interface.
Memory size is calculated to be 1 MB
Writing file ./Bitstreams/config_matrixmul_pblock_slot_1_partial_pcap.bin
Writing log file ./Bitstreams/config_matrixmul_pblock_slot_1_partial_pcap.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               1M
Start Address      0x00000000
End Address        0x000FFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000D168B    May 20 20:16:11 2019    ./Bitstreams/config_matrixmul_pblock_slot_1_partial.bit
	#HD: Parsing log file "./Bitstreams/write_cfgmem_config_matrixmul_matrixmul_hwt1_pcap.log":



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_cfgmem        | 00h:00m:00s   | 20:16:18 Mon May 20 2019  | Generate PCAP format bin file for config_matrixmul(matrixmul_hwt1) |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
	#HD: Parsing log file "./Bitstreams/temp.log":


INFO: [Common 17-206] Exiting Vivado at Mon May 20 20:16:18 2019...
