

================================================================
== Vivado HLS Report for 'aes128_expand_key_hw'
================================================================
* Date:           Tue Apr  9 20:29:31 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.498|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  994|  1794|  994|  1794|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   32|    32|         2|          -|          -|    16|    no    |
        |- Loop 2     |  960|  1760|  24 ~ 44 |          -|          -|    40|    no    |
        | + Loop 2.1  |   12|    12|         3|          -|          -|     4|    no    |
        | + Loop 2.2  |    6|     6|         2|          -|          -|     3|    no    |
        | + Loop 2.3  |   12|    12|         3|          -|          -|     4|    no    |
        | + Loop 2.4  |    8|     8|         2|          -|          -|     4|    no    |
        +-------------+-----+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    254|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|    126|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    401|
|Register         |        -|      -|     342|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     342|    781|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |aes128_encrypt_bldEe_U1  |aes128_encrypt_bldEe  |        0|      0|  0|  21|
    |aes128_encrypt_bleOg_U2  |aes128_encrypt_bleOg  |        0|      0|  0|  21|
    |aes128_encrypt_bleOg_U3  |aes128_encrypt_bleOg  |        0|      0|  0|  21|
    |aes128_encrypt_bleOg_U4  |aes128_encrypt_bleOg  |        0|      0|  0|  21|
    |aes128_encrypt_bleOg_U5  |aes128_encrypt_bleOg  |        0|      0|  0|  21|
    |aes128_encrypt_bleOg_U6  |aes128_encrypt_bleOg  |        0|      0|  0|  21|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0| 126|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |sbox_hw_U  |aes128_expand_keybkb  |        1|  0|   0|   256|    8|     1|         2048|
    |rcon_hw_U  |aes128_expand_keycud  |        1|  0|   0|   255|    8|     1|         2040|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        2|  0|   0|   511|   16|     2|         4088|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_10_fu_841_p2        |     +    |      0|  0|  12|           3|           1|
    |i_7_fu_646_p2         |     +    |      0|  0|  12|           3|           1|
    |i_8_fu_693_p2         |     +    |      0|  0|  10|           2|           1|
    |i_9_fu_774_p2         |     +    |      0|  0|  12|           3|           1|
    |j_5_fu_806_p2         |     +    |      0|  0|  39|          32|           1|
    |size_3_fu_829_p2      |     +    |      0|  0|  15|           8|           3|
    |size_4_fu_887_p2      |     +    |      0|  0|  15|           1|           8|
    |tmp_18_fu_662_p2      |     +    |      0|  0|  15|           8|           8|
    |tmp_23_fu_847_p2      |     +    |      0|  0|  15|           6|           8|
    |tmp_s_fu_614_p2       |     +    |      0|  0|  15|           5|           1|
    |exitcond1_fu_768_p2   |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_640_p2   |   icmp   |      0|  0|   9|           3|           4|
    |exitcond3_fu_608_p2   |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_835_p2    |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_i_fu_687_p2  |   icmp   |      0|  0|   8|           2|           2|
    |tmp_16_fu_634_p2      |   icmp   |      0|  0|  11|           8|           8|
    |tmp_17_fu_681_p2      |   icmp   |      0|  0|   9|           4|           1|
    |tmp_0_4_fu_713_p3     |  select  |      0|  0|   8|           1|           8|
    |tmp_0_3_fu_822_p2     |    xor   |      0|  0|   8|           8|           8|
    |tmp_26_fu_876_p2      |    xor   |      0|  0|   8|           8|           8|
    |tmp_fu_652_p2         |    xor   |      0|  0|   4|           3|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 254|         119|          90|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  65|         16|    1|         16|
    |expanded_key_address0         |  27|          5|    8|         40|
    |expanded_key_d0               |  15|          3|    8|         24|
    |i_1_reg_449                   |   9|          2|    3|          6|
    |i_2_reg_583                   |   9|          2|    3|          6|
    |i_i_reg_380                   |   9|          2|    2|          4|
    |i_reg_264                     |   9|          2|    3|          6|
    |j_fu_64                       |   9|          2|   32|         64|
    |size_1_reg_208                |   9|          2|    8|         16|
    |size_2_reg_594                |   9|          2|    8|         16|
    |size_reg_149                  |   9|          2|    5|         10|
    |tmp_0_1_reg_571               |   9|          2|    8|         16|
    |tmp_0_be_reg_514              |   9|          2|    8|         16|
    |tmp_0_s_reg_439               |   9|          2|    8|         16|
    |tmp_1_2_reg_369               |   9|          2|    8|         16|
    |tmp_1_3_be_reg_496            |   9|          2|    8|         16|
    |tmp_1_3_reg_428               |   9|          2|    8|         16|
    |tmp_1_5_reg_558               |   9|          2|    8|         16|
    |tmp_29_be_reg_329             |   9|          2|    8|         16|
    |tmp_2_2_reg_358               |   9|          2|    8|         16|
    |tmp_2_3_be_reg_478            |   9|          2|    8|         16|
    |tmp_2_3_reg_417               |   9|          2|    8|         16|
    |tmp_2_5_reg_545               |   9|          2|    8|         16|
    |tmp_33_reg_253                |   9|          2|    8|         16|
    |tmp_3_3_be_reg_460            |   9|          2|    8|         16|
    |tmp_3_3_reg_406               |   9|          2|    8|         16|
    |tmp_3_5_reg_532               |   9|          2|    8|         16|
    |word_1_read_assign_reg_242    |   9|          2|    8|         16|
    |word_1_read_assign_s_reg_311  |   9|          2|    8|         16|
    |word_2_read_assign_reg_231    |   9|          2|    8|         16|
    |word_2_read_assign_s_reg_293  |   9|          2|    8|         16|
    |word_3_read_assign_reg_220    |   9|          2|    8|         16|
    |word_3_read_assign_s_reg_275  |   9|          2|    8|         16|
    |word_i_13_reg_392             |  15|          3|    8|         24|
    |write_flag_i_reg_347          |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 401|         89|  266|        586|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  15|   0|   15|          0|
    |i_10_reg_1018                 |   3|   0|    3|          0|
    |i_1_reg_449                   |   3|   0|    3|          0|
    |i_2_reg_583                   |   3|   0|    3|          0|
    |i_7_reg_920                   |   3|   0|    3|          0|
    |i_8_reg_955                   |   2|   0|    2|          0|
    |i_9_reg_983                   |   3|   0|    3|          0|
    |i_i_reg_380                   |   2|   0|    2|          0|
    |i_reg_264                     |   3|   0|    3|          0|
    |j_fu_64                       |  32|   0|   32|          0|
    |size_1_reg_208                |   8|   0|    8|          0|
    |size_2_reg_594                |   8|   0|    8|          0|
    |size_3_reg_1010               |   8|   0|    8|          0|
    |size_reg_149                  |   5|   0|    5|          0|
    |tmp_0_1_reg_571               |   8|   0|    8|          0|
    |tmp_0_be_reg_514              |   8|   0|    8|          0|
    |tmp_0_reg_196                 |   8|   0|    8|          0|
    |tmp_0_s_reg_439               |   8|   0|    8|          0|
    |tmp_17_reg_934                |   1|   0|    1|          0|
    |tmp_1_2_reg_369               |   8|   0|    8|          0|
    |tmp_1_3_be_reg_496            |   8|   0|    8|          0|
    |tmp_1_3_reg_428               |   8|   0|    8|          0|
    |tmp_1_5_reg_558               |   8|   0|    8|          0|
    |tmp_1_reg_184                 |   8|   0|    8|          0|
    |tmp_25_reg_1028               |   8|   0|    8|          0|
    |tmp_29_be_reg_329             |   8|   0|    8|          0|
    |tmp_2_2_reg_358               |   8|   0|    8|          0|
    |tmp_2_3_be_reg_478            |   8|   0|    8|          0|
    |tmp_2_3_reg_417               |   8|   0|    8|          0|
    |tmp_2_5_reg_545               |   8|   0|    8|          0|
    |tmp_2_reg_172                 |   8|   0|    8|          0|
    |tmp_30_reg_930                |   2|   0|    2|          0|
    |tmp_31_reg_988                |   2|   0|    2|          0|
    |tmp_33_reg_253                |   8|   0|    8|          0|
    |tmp_3_3_be_reg_460            |   8|   0|    8|          0|
    |tmp_3_3_reg_406               |   8|   0|    8|          0|
    |tmp_3_5_reg_532               |   8|   0|    8|          0|
    |tmp_3_reg_160                 |   8|   0|    8|          0|
    |tmp_s_reg_896                 |   5|   0|    5|          0|
    |word_1_read_assign_reg_242    |   8|   0|    8|          0|
    |word_1_read_assign_s_reg_311  |   8|   0|    8|          0|
    |word_2_read_assign_reg_231    |   8|   0|    8|          0|
    |word_2_read_assign_s_reg_293  |   8|   0|    8|          0|
    |word_3_read_assign_reg_220    |   8|   0|    8|          0|
    |word_3_read_assign_s_reg_275  |   8|   0|    8|          0|
    |word_i_13_reg_392             |   8|   0|    8|          0|
    |word_i_fu_68                  |   8|   0|    8|          0|
    |write_flag_be_i_reg_960       |   1|   0|    1|          0|
    |write_flag_i_reg_347          |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 342|   0|  342|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | aes128_expand_key_hw | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | aes128_expand_key_hw | return value |
|ap_start               |  in |    1| ap_ctrl_hs | aes128_expand_key_hw | return value |
|ap_done                | out |    1| ap_ctrl_hs | aes128_expand_key_hw | return value |
|ap_idle                | out |    1| ap_ctrl_hs | aes128_expand_key_hw | return value |
|ap_ready               | out |    1| ap_ctrl_hs | aes128_expand_key_hw | return value |
|key_address0           | out |    4|  ap_memory |          key         |     array    |
|key_ce0                | out |    1|  ap_memory |          key         |     array    |
|key_q0                 |  in |    8|  ap_memory |          key         |     array    |
|expanded_key_address0  | out |    8|  ap_memory |     expanded_key     |     array    |
|expanded_key_ce0       | out |    1|  ap_memory |     expanded_key     |     array    |
|expanded_key_we0       | out |    1|  ap_memory |     expanded_key     |     array    |
|expanded_key_d0        | out |    8|  ap_memory |     expanded_key     |     array    |
|expanded_key_q0        |  in |    8|  ap_memory |     expanded_key     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	4  / (exitcond3)
3 --> 
	2  / true
4 --> 
	5  / (tmp_16)
5 --> 
	6  / (!exitcond2)
	13  / (exitcond2 & !tmp_17)
	8  / (exitcond2 & tmp_17)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / (!exitcond_i)
	10  / (exitcond_i)
9 --> 
	8  / true
10 --> 
	11  / (!exitcond1)
	13  / (exitcond1)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond)
	4  / (exitcond)
15 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:53]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%size = phi i5 [ 0, %0 ], [ %tmp_s, %2 ]" [AES_HLS_ECE1155/src/aes_hw.cpp:54]   --->   Operation 17 'phi' 'size' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %size, -16" [AES_HLS_ECE1155/src/aes_hw.cpp:53]   --->   Operation 18 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%tmp_s = add i5 %size, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:54]   --->   Operation 20 'add' 'tmp_s' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:53]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_14 = zext i5 %size to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:54]   --->   Operation 22 'zext' 'tmp_14' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%key_addr = getelementptr [16 x i8]* %key, i64 0, i64 %tmp_14" [AES_HLS_ECE1155/src/aes_hw.cpp:54]   --->   Operation 23 'getelementptr' 'key_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%key_load = load i8* %key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:54]   --->   Operation 24 'load' 'key_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32"   --->   Operation 25 'alloca' 'j' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "store i32 1, i32* %j"   --->   Operation 26 'store' <Predicate = (exitcond3)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader4" [AES_HLS_ECE1155/src/aes_hw.cpp:57]   --->   Operation 27 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 28 [1/2] (2.32ns)   --->   "%key_load = load i8* %key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:54]   --->   Operation 28 'load' 'key_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_15 = zext i5 %tmp_s to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:54]   --->   Operation 29 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%expanded_key_addr = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %tmp_15" [AES_HLS_ECE1155/src/aes_hw.cpp:54]   --->   Operation 30 'getelementptr' 'expanded_key_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (3.25ns)   --->   "store i8 %key_load, i8* %expanded_key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:54]   --->   Operation 31 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = phi i8 [ undef, %.preheader4.preheader ], [ %tmp_3_5, %.preheader4.loopexit ]" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 33 'phi' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = phi i8 [ undef, %.preheader4.preheader ], [ %tmp_2_5, %.preheader4.loopexit ]" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 34 'phi' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = phi i8 [ undef, %.preheader4.preheader ], [ %tmp_1_5, %.preheader4.loopexit ]" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 35 'phi' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_0 = phi i8 [ undef, %.preheader4.preheader ], [ %tmp_0_1, %.preheader4.loopexit ]" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 36 'phi' 'tmp_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%size_1 = phi i8 [ 16, %.preheader4.preheader ], [ %size_3, %.preheader4.loopexit ]"   --->   Operation 37 'phi' 'size_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.55ns)   --->   "%tmp_16 = icmp ult i8 %size_1, -80" [AES_HLS_ECE1155/src/aes_hw.cpp:57]   --->   Operation 38 'icmp' 'tmp_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)"   --->   Operation 39 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %.preheader.preheader, label %10" [AES_HLS_ECE1155/src/aes_hw.cpp:57]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:28->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 41 'br' <Predicate = (tmp_16)> <Delay = 1.76>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:73]   --->   Operation 42 'ret' <Predicate = (!tmp_16)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.16>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%word_3_read_assign = phi i8 [ %tmp_3, %.preheader.preheader ], [ %word_3_read_assign_s, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 43 'phi' 'word_3_read_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%word_2_read_assign = phi i8 [ %tmp_2, %.preheader.preheader ], [ %word_2_read_assign_s, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 44 'phi' 'word_2_read_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%word_1_read_assign = phi i8 [ %tmp_1, %.preheader.preheader ], [ %word_1_read_assign_s, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 45 'phi' 'word_1_read_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_33 = phi i8 [ %tmp_0, %.preheader.preheader ], [ %tmp_29_be, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 46 'phi' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %.preheader.preheader ], [ %i_7, %.preheader.backedge ]"   --->   Operation 47 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %i, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 48 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 49 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.65ns)   --->   "%i_7 = add i3 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 50 'add' 'i_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %3" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp = xor i3 %i, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:59]   --->   Operation 52 'xor' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_cast_cast = sext i3 %tmp to i8" [AES_HLS_ECE1155/src/aes_hw.cpp:59]   --->   Operation 53 'sext' 'tmp_cast_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_18 = add i8 %size_1, %tmp_cast_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:59]   --->   Operation 54 'add' 'tmp_18' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_19 = zext i8 %tmp_18 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:59]   --->   Operation 55 'zext' 'tmp_19' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%expanded_key_addr_1 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %tmp_19" [AES_HLS_ECE1155/src/aes_hw.cpp:59]   --->   Operation 56 'getelementptr' 'expanded_key_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (3.25ns)   --->   "%tmp_0_6 = load i8* %expanded_key_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:59]   --->   Operation 57 'load' 'tmp_0_6' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i3 %i to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:59]   --->   Operation 58 'trunc' 'tmp_30' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i8 %size_1 to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:57]   --->   Operation 59 'trunc' 'tmp_29' <Predicate = (exitcond2)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.30ns)   --->   "%tmp_17 = icmp eq i4 %tmp_29, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:61]   --->   Operation 60 'icmp' 'tmp_17' <Predicate = (exitcond2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.76ns)   --->   "br i1 %tmp_17, label %branch0.i.preheader, label %._crit_edge" [AES_HLS_ECE1155/src/aes_hw.cpp:61]   --->   Operation 61 'br' <Predicate = (exitcond2)> <Delay = 1.76>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%word_i = alloca i8"   --->   Operation 62 'alloca' 'word_i' <Predicate = (exitcond2 & tmp_17)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.76ns)   --->   "br label %branch0.i" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 63 'br' <Predicate = (exitcond2 & tmp_17)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 64 [1/2] (3.25ns)   --->   "%tmp_0_6 = load i8* %expanded_key_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:59]   --->   Operation 64 'load' 'tmp_0_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 65 [1/1] (1.76ns)   --->   "switch i2 %tmp_30, label %branch7 [
    i2 0, label %.preheader.backedge
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [AES_HLS_ECE1155/src/aes_hw.cpp:59]   --->   Operation 65 'switch' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:59]   --->   Operation 66 'br' <Predicate = (tmp_30 == 2)> <Delay = 1.76>
ST_6 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:59]   --->   Operation 67 'br' <Predicate = (tmp_30 == 1)> <Delay = 1.76>
ST_6 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:59]   --->   Operation 68 'br' <Predicate = (tmp_30 == 3)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%word_3_read_assign_s = phi i8 [ %tmp_0_6, %branch7 ], [ %word_3_read_assign, %branch6 ], [ %word_3_read_assign, %branch5 ], [ %word_3_read_assign, %3 ]"   --->   Operation 69 'phi' 'word_3_read_assign_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%word_2_read_assign_s = phi i8 [ %word_2_read_assign, %branch7 ], [ %tmp_0_6, %branch6 ], [ %word_2_read_assign, %branch5 ], [ %word_2_read_assign, %3 ]"   --->   Operation 70 'phi' 'word_2_read_assign_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%word_1_read_assign_s = phi i8 [ %word_1_read_assign, %branch7 ], [ %word_1_read_assign, %branch6 ], [ %tmp_0_6, %branch5 ], [ %word_1_read_assign, %3 ]"   --->   Operation 71 'phi' 'word_1_read_assign_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_29_be = phi i8 [ %tmp_33, %branch7 ], [ %tmp_33, %branch6 ], [ %tmp_33, %branch5 ], [ %tmp_0_6, %3 ]"   --->   Operation 72 'phi' 'tmp_29_be' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.95>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%write_flag_i = phi i1 [ %write_flag_be_i, %branch5.i ], [ false, %branch0.i.preheader ]" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 74 'phi' 'write_flag_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2_2 = phi i8 [ %word2_be_i, %branch5.i ], [ %word_2_read_assign, %branch0.i.preheader ]" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 75 'phi' 'tmp_2_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1_2 = phi i8 [ %word12_be_i, %branch5.i ], [ %word_1_read_assign, %branch0.i.preheader ]" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 76 'phi' 'tmp_1_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ %i_8, %branch5.i ], [ 0, %branch0.i.preheader ]"   --->   Operation 77 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %i_i, -1" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 78 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 79 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.56ns)   --->   "%i_8 = add i2 %i_i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 80 'add' 'i_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %rotate_word_hw.exit, label %5" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.81ns)   --->   "switch i2 %i_i, label %branch7.i [
    i2 0, label %branch5.i
    i2 1, label %branch6.i
  ]" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 82 'switch' <Predicate = (!exitcond_i)> <Delay = 1.81>
ST_8 : Operation 83 [1/1] (1.81ns)   --->   "br label %branch5.i" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 83 'br' <Predicate = (!exitcond_i & i_i == 1)> <Delay = 1.81>
ST_8 : Operation 84 [1/1] (1.81ns)   --->   "br label %branch5.i" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 84 'br' <Predicate = (!exitcond_i & i_i != 0 & i_i != 1)> <Delay = 1.81>
ST_8 : Operation 85 [1/1] (1.95ns)   --->   "%write_flag_be_i = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 %write_flag_i, i1 %write_flag_i, i1 %write_flag_i, i2 %i_i)" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 85 'mux' 'write_flag_be_i' <Predicate = (!exitcond_i)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%word_i_load = load i8* %word_i" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 86 'load' 'word_i_load' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.24ns)   --->   "%tmp_0_4 = select i1 %write_flag_i, i8 %word_i_load, i8 %tmp_33" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 87 'select' 'tmp_0_4' <Predicate = (exitcond_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (1.76ns)   --->   "br label %branch0" [AES_HLS_ECE1155/src/aes_hw.cpp:63]   --->   Operation 88 'br' <Predicate = (exitcond_i)> <Delay = 1.76>

State 9 <SV = 5> <Delay = 1.95>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%word_i_13 = phi i8 [ %tmp_2_2, %branch6.i ], [ %word_3_read_assign, %branch7.i ], [ %tmp_1_2, %5 ]"   --->   Operation 89 'phi' 'word_i_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%word_i_load_1 = load i8* %word_i"   --->   Operation 90 'load' 'word_i_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.95ns)   --->   "%word12_be_i = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_1_2, i8 %word_i_13, i8 %tmp_1_2, i8 %tmp_1_2, i2 %i_i)" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 91 'mux' 'word12_be_i' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (1.95ns)   --->   "%word2_be_i = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_2_2, i8 %tmp_2_2, i8 %word_i_13, i8 %word_i_13, i2 %i_i)" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 92 'mux' 'word2_be_i' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (1.95ns)   --->   "%word_be_i = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %word_i_13, i8 %word_i_load_1, i8 %word_i_load_1, i8 %word_i_load_1, i2 %i_i)" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 93 'mux' 'word_be_i' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "store i8 %word_be_i, i8* %word_i" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "br label %branch0.i"   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.21>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3_3 = phi i8 [ %tmp_33, %rotate_word_hw.exit ], [ %tmp_3_3_be, %branch0.backedge ]"   --->   Operation 96 'phi' 'tmp_3_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_2_3 = phi i8 [ %tmp_2_2, %rotate_word_hw.exit ], [ %tmp_2_3_be, %branch0.backedge ]"   --->   Operation 97 'phi' 'tmp_2_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1_3 = phi i8 [ %tmp_1_2, %rotate_word_hw.exit ], [ %tmp_1_3_be, %branch0.backedge ]"   --->   Operation 98 'phi' 'tmp_1_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_0_s = phi i8 [ %tmp_0_4, %rotate_word_hw.exit ], [ %tmp_0_be, %branch0.backedge ]"   --->   Operation 99 'phi' 'tmp_0_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %rotate_word_hw.exit ], [ %i_9, %branch0.backedge ]"   --->   Operation 100 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i_1, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:63]   --->   Operation 101 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 102 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (1.65ns)   --->   "%i_9 = add i3 %i_1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:63]   --->   Operation 103 'add' 'i_9' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %7, label %6" [AES_HLS_ECE1155/src/aes_hw.cpp:63]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i3 %i_1 to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 105 'trunc' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.95ns)   --->   "%tmp_21 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_0_s, i8 %tmp_1_3, i8 %tmp_2_3, i8 %tmp_3_3, i2 %tmp_31)" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 106 'mux' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_22 = zext i8 %tmp_21 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 107 'zext' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%sbox_hw_addr = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_22" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 108 'getelementptr' 'sbox_hw_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 109 [2/2] (3.25ns)   --->   "%tmp_0_7 = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 109 'load' 'tmp_0_7' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 255> <ROM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%j_load = load i32* %j" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 110 'load' 'j_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (2.55ns)   --->   "%j_5 = add nsw i32 %j_load, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 111 'add' 'j_5' <Predicate = (exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_20 = sext i32 %j_load to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 112 'sext' 'tmp_20' <Predicate = (exitcond1)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%rcon_hw_addr = getelementptr inbounds [255 x i8]* @rcon_hw, i64 0, i64 %tmp_20" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 113 'getelementptr' 'rcon_hw_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_10 : Operation 114 [2/2] (3.25ns)   --->   "%rcon_hw_load = load i8* %rcon_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 114 'load' 'rcon_hw_load' <Predicate = (exitcond1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 255> <ROM>
ST_10 : Operation 115 [1/1] (1.76ns)   --->   "store i32 %j_5, i32* %j" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 115 'store' <Predicate = (exitcond1)> <Delay = 1.76>

State 11 <SV = 6> <Delay = 3.25>
ST_11 : Operation 116 [1/2] (3.25ns)   --->   "%tmp_0_7 = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 116 'load' 'tmp_0_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 255> <ROM>
ST_11 : Operation 117 [1/1] (1.76ns)   --->   "switch i2 %tmp_31, label %branch3 [
    i2 0, label %branch0.backedge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 117 'switch' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 118 [1/1] (1.76ns)   --->   "br label %branch0.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 118 'br' <Predicate = (tmp_31 == 2)> <Delay = 1.76>
ST_11 : Operation 119 [1/1] (1.76ns)   --->   "br label %branch0.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 119 'br' <Predicate = (tmp_31 == 1)> <Delay = 1.76>
ST_11 : Operation 120 [1/1] (1.76ns)   --->   "br label %branch0.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 120 'br' <Predicate = (tmp_31 == 3)> <Delay = 1.76>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_3_3_be = phi i8 [ %tmp_0_7, %branch3 ], [ %tmp_3_3, %branch2 ], [ %tmp_3_3, %branch1 ], [ %tmp_3_3, %6 ]"   --->   Operation 121 'phi' 'tmp_3_3_be' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_2_3_be = phi i8 [ %tmp_2_3, %branch3 ], [ %tmp_0_7, %branch2 ], [ %tmp_2_3, %branch1 ], [ %tmp_2_3, %6 ]"   --->   Operation 122 'phi' 'tmp_2_3_be' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1_3_be = phi i8 [ %tmp_1_3, %branch3 ], [ %tmp_1_3, %branch2 ], [ %tmp_0_7, %branch1 ], [ %tmp_1_3, %6 ]"   --->   Operation 123 'phi' 'tmp_1_3_be' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_0_be = phi i8 [ %tmp_0_s, %branch3 ], [ %tmp_0_s, %branch2 ], [ %tmp_0_s, %branch1 ], [ %tmp_0_7, %6 ]"   --->   Operation 124 'phi' 'tmp_0_be' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 6.01>
ST_13 : Operation 126 [1/2] (3.25ns)   --->   "%rcon_hw_load = load i8* %rcon_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 126 'load' 'rcon_hw_load' <Predicate = (tmp_17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 255> <ROM>
ST_13 : Operation 127 [1/1] (0.99ns)   --->   "%tmp_0_3 = xor i8 %rcon_hw_load, %tmp_0_s" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 127 'xor' 'tmp_0_3' <Predicate = (tmp_17)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (1.76ns)   --->   "br label %._crit_edge" [AES_HLS_ECE1155/src/aes_hw.cpp:67]   --->   Operation 128 'br' <Predicate = (tmp_17)> <Delay = 1.76>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3_5 = phi i8 [ %tmp_3_3, %7 ], [ %word_3_read_assign, %4 ]" [AES_HLS_ECE1155/src/aes_hw.cpp:66]   --->   Operation 129 'phi' 'tmp_3_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_2_5 = phi i8 [ %tmp_2_3, %7 ], [ %word_2_read_assign, %4 ]" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 130 'phi' 'tmp_2_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_1_5 = phi i8 [ %tmp_1_3, %7 ], [ %word_1_read_assign, %4 ]" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 131 'phi' 'tmp_1_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_0_1 = phi i8 [ %tmp_0_3, %7 ], [ %tmp_33, %4 ]"   --->   Operation 132 'phi' 'tmp_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (1.91ns)   --->   "%size_3 = add i8 %size_1, 4" [AES_HLS_ECE1155/src/aes_hw.cpp:54]   --->   Operation 133 'add' 'size_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (1.76ns)   --->   "br label %8" [AES_HLS_ECE1155/src/aes_hw.cpp:68]   --->   Operation 134 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 7> <Delay = 5.16>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%i_2 = phi i3 [ 0, %._crit_edge ], [ %i_10, %9 ]"   --->   Operation 135 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%size_2 = phi i8 [ %size_1, %._crit_edge ], [ %size_4, %9 ]"   --->   Operation 136 'phi' 'size_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %i_2, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:68]   --->   Operation 137 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 138 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (1.65ns)   --->   "%i_10 = add i3 %i_2, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:68]   --->   Operation 139 'add' 'i_10' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader4.loopexit, label %9" [AES_HLS_ECE1155/src/aes_hw.cpp:68]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (1.91ns)   --->   "%tmp_23 = add i8 -16, %size_2" [AES_HLS_ECE1155/src/aes_hw.cpp:69]   --->   Operation 141 'add' 'tmp_23' <Predicate = (!exitcond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_24 = zext i8 %tmp_23 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:69]   --->   Operation 142 'zext' 'tmp_24' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%expanded_key_addr_2 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %tmp_24" [AES_HLS_ECE1155/src/aes_hw.cpp:69]   --->   Operation 143 'getelementptr' 'expanded_key_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 144 [2/2] (3.25ns)   --->   "%expanded_key_load = load i8* %expanded_key_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:69]   --->   Operation 144 'load' 'expanded_key_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i3 %i_2 to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:69]   --->   Operation 145 'trunc' 'tmp_32' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (1.95ns)   --->   "%tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_0_1, i8 %tmp_1_5, i8 %tmp_2_5, i8 %tmp_3_5, i2 %tmp_32)" [AES_HLS_ECE1155/src/aes_hw.cpp:69]   --->   Operation 146 'mux' 'tmp_25' <Predicate = (!exitcond)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 147 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 7.49>
ST_15 : Operation 148 [1/2] (3.25ns)   --->   "%expanded_key_load = load i8* %expanded_key_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:69]   --->   Operation 148 'load' 'expanded_key_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_15 : Operation 149 [1/1] (0.99ns)   --->   "%tmp_26 = xor i8 %expanded_key_load, %tmp_25" [AES_HLS_ECE1155/src/aes_hw.cpp:69]   --->   Operation 149 'xor' 'tmp_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_27 = zext i8 %size_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:69]   --->   Operation 150 'zext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%expanded_key_addr_3 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %tmp_27" [AES_HLS_ECE1155/src/aes_hw.cpp:69]   --->   Operation 151 'getelementptr' 'expanded_key_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (3.25ns)   --->   "store i8 %tmp_26, i8* %expanded_key_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:69]   --->   Operation 152 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_15 : Operation 153 [1/1] (1.91ns)   --->   "%size_4 = add i8 1, %size_2" [AES_HLS_ECE1155/src/aes_hw.cpp:70]   --->   Operation 153 'add' 'size_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "br label %8" [AES_HLS_ECE1155/src/aes_hw.cpp:68]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ expanded_key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sbox_hw]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rcon_hw]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16          (br               ) [ 0111000000000000]
size                 (phi              ) [ 0010000000000000]
exitcond3            (icmp             ) [ 0011000000000000]
empty                (speclooptripcount) [ 0000000000000000]
tmp_s                (add              ) [ 0111000000000000]
StgValue_21          (br               ) [ 0000000000000000]
tmp_14               (zext             ) [ 0000000000000000]
key_addr             (getelementptr    ) [ 0001000000000000]
j                    (alloca           ) [ 0011111111111111]
StgValue_26          (store            ) [ 0000000000000000]
StgValue_27          (br               ) [ 0011111111111111]
key_load             (load             ) [ 0000000000000000]
tmp_15               (zext             ) [ 0000000000000000]
expanded_key_addr    (getelementptr    ) [ 0000000000000000]
StgValue_31          (store            ) [ 0000000000000000]
StgValue_32          (br               ) [ 0111000000000000]
tmp_3                (phi              ) [ 0000111100000000]
tmp_2                (phi              ) [ 0000111100000000]
tmp_1                (phi              ) [ 0000111100000000]
tmp_0                (phi              ) [ 0000111100000000]
size_1               (phi              ) [ 0000111111111111]
tmp_16               (icmp             ) [ 0000111111111111]
empty_10             (speclooptripcount) [ 0000000000000000]
StgValue_40          (br               ) [ 0000000000000000]
StgValue_41          (br               ) [ 0000111111111111]
StgValue_42          (ret              ) [ 0000000000000000]
word_3_read_assign   (phi              ) [ 0000011111111100]
word_2_read_assign   (phi              ) [ 0000011111111100]
word_1_read_assign   (phi              ) [ 0000011111111100]
tmp_33               (phi              ) [ 0000011111111100]
i                    (phi              ) [ 0000010000000000]
exitcond2            (icmp             ) [ 0000111111111111]
empty_11             (speclooptripcount) [ 0000000000000000]
i_7                  (add              ) [ 0000111111111111]
StgValue_51          (br               ) [ 0000000000000000]
tmp                  (xor              ) [ 0000000000000000]
tmp_cast_cast        (sext             ) [ 0000000000000000]
tmp_18               (add              ) [ 0000000000000000]
tmp_19               (zext             ) [ 0000000000000000]
expanded_key_addr_1  (getelementptr    ) [ 0000001000000000]
tmp_30               (trunc            ) [ 0000001000000000]
tmp_29               (trunc            ) [ 0000000000000000]
tmp_17               (icmp             ) [ 0000111111111111]
StgValue_61          (br               ) [ 0000111111111111]
word_i               (alloca           ) [ 0000000011000000]
StgValue_63          (br               ) [ 0000111111111111]
tmp_0_6              (load             ) [ 0000111111111111]
StgValue_65          (switch           ) [ 0000111111111111]
StgValue_66          (br               ) [ 0000111111111111]
StgValue_67          (br               ) [ 0000111111111111]
StgValue_68          (br               ) [ 0000111111111111]
word_3_read_assign_s (phi              ) [ 0000110111111111]
word_2_read_assign_s (phi              ) [ 0000110111111111]
word_1_read_assign_s (phi              ) [ 0000110111111111]
tmp_29_be            (phi              ) [ 0000110111111111]
StgValue_73          (br               ) [ 0000111111111111]
write_flag_i         (phi              ) [ 0000000010000000]
tmp_2_2              (phi              ) [ 0000000011111000]
tmp_1_2              (phi              ) [ 0000000011111000]
i_i                  (phi              ) [ 0000000011000000]
exitcond_i           (icmp             ) [ 0000111111111111]
empty_12             (speclooptripcount) [ 0000000000000000]
i_8                  (add              ) [ 0000111111111111]
StgValue_81          (br               ) [ 0000000000000000]
StgValue_82          (switch           ) [ 0000111111111111]
StgValue_83          (br               ) [ 0000111111111111]
StgValue_84          (br               ) [ 0000111111111111]
write_flag_be_i      (mux              ) [ 0000111111111111]
word_i_load          (load             ) [ 0000000000000000]
tmp_0_4              (select           ) [ 0000111111111111]
StgValue_88          (br               ) [ 0000111111111111]
word_i_13            (phi              ) [ 0000000001000000]
word_i_load_1        (load             ) [ 0000000000000000]
word12_be_i          (mux              ) [ 0000111111111111]
word2_be_i           (mux              ) [ 0000111111111111]
word_be_i            (mux              ) [ 0000000000000000]
StgValue_94          (store            ) [ 0000000000000000]
StgValue_95          (br               ) [ 0000111111111111]
tmp_3_3              (phi              ) [ 0000111100111111]
tmp_2_3              (phi              ) [ 0000111100111111]
tmp_1_3              (phi              ) [ 0000111100111111]
tmp_0_s              (phi              ) [ 0000111100111111]
i_1                  (phi              ) [ 0000000000100000]
exitcond1            (icmp             ) [ 0000111111111111]
empty_14             (speclooptripcount) [ 0000000000000000]
i_9                  (add              ) [ 0000111111111111]
StgValue_104         (br               ) [ 0000000000000000]
tmp_31               (trunc            ) [ 0000000000010000]
tmp_21               (mux              ) [ 0000000000000000]
tmp_22               (zext             ) [ 0000000000000000]
sbox_hw_addr         (getelementptr    ) [ 0000000000010000]
j_load               (load             ) [ 0000000000000000]
j_5                  (add              ) [ 0000000000000000]
tmp_20               (sext             ) [ 0000000000000000]
rcon_hw_addr         (getelementptr    ) [ 0000111100000111]
StgValue_115         (store            ) [ 0000000000000000]
tmp_0_7              (load             ) [ 0000111111111111]
StgValue_117         (switch           ) [ 0000111111111111]
StgValue_118         (br               ) [ 0000111111111111]
StgValue_119         (br               ) [ 0000111111111111]
StgValue_120         (br               ) [ 0000111111111111]
tmp_3_3_be           (phi              ) [ 0000111111101111]
tmp_2_3_be           (phi              ) [ 0000111111101111]
tmp_1_3_be           (phi              ) [ 0000111111101111]
tmp_0_be             (phi              ) [ 0000111111101111]
StgValue_125         (br               ) [ 0000111111111111]
rcon_hw_load         (load             ) [ 0000000000000000]
tmp_0_3              (xor              ) [ 0000000000000000]
StgValue_128         (br               ) [ 0000000000000000]
tmp_3_5              (phi              ) [ 0010100011111111]
tmp_2_5              (phi              ) [ 0010100011111111]
tmp_1_5              (phi              ) [ 0010100011111111]
tmp_0_1              (phi              ) [ 0010100011111111]
size_3               (add              ) [ 0010100000000011]
StgValue_134         (br               ) [ 0000111111111111]
i_2                  (phi              ) [ 0000000000000010]
size_2               (phi              ) [ 0000000000000011]
exitcond             (icmp             ) [ 0000111111111111]
empty_15             (speclooptripcount) [ 0000000000000000]
i_10                 (add              ) [ 0000111111111111]
StgValue_140         (br               ) [ 0000000000000000]
tmp_23               (add              ) [ 0000000000000000]
tmp_24               (zext             ) [ 0000000000000000]
expanded_key_addr_2  (getelementptr    ) [ 0000000000000001]
tmp_32               (trunc            ) [ 0000000000000000]
tmp_25               (mux              ) [ 0000000000000001]
StgValue_147         (br               ) [ 0010111111111111]
expanded_key_load    (load             ) [ 0000000000000000]
tmp_26               (xor              ) [ 0000000000000000]
tmp_27               (zext             ) [ 0000000000000000]
expanded_key_addr_3  (getelementptr    ) [ 0000000000000000]
StgValue_152         (store            ) [ 0000000000000000]
size_4               (add              ) [ 0000111111111111]
StgValue_154         (br               ) [ 0000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="expanded_key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox_hw">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox_hw"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rcon_hw">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rcon_hw"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="word_i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="word_i/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="key_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="key_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="expanded_key_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_31/3 tmp_0_6/5 expanded_key_load/14 StgValue_152/15 "/>
</bind>
</comp>

<comp id="99" class="1004" name="expanded_key_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_addr_1/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sbox_hw_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_hw_addr/10 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_0_7/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="rcon_hw_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rcon_hw_addr/10 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rcon_hw_load/10 "/>
</bind>
</comp>

<comp id="133" class="1004" name="expanded_key_addr_2_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_addr_2/14 "/>
</bind>
</comp>

<comp id="141" class="1004" name="expanded_key_addr_3_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_addr_3/15 "/>
</bind>
</comp>

<comp id="149" class="1005" name="size_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="1"/>
<pin id="151" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="size (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="size_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="size/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="tmp_3_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_3_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="8" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_2_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="1"/>
<pin id="174" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_2_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="8" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmp_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_1_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="8" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="8" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0/4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="size_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="size_1 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="size_1_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="8" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="size_1/4 "/>
</bind>
</comp>

<comp id="220" class="1005" name="word_3_read_assign_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2"/>
<pin id="222" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="word_3_read_assign (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="word_3_read_assign_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="8" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_3_read_assign/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="word_2_read_assign_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="1"/>
<pin id="233" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_2_read_assign (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="word_2_read_assign_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="8" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_2_read_assign/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="word_1_read_assign_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_1_read_assign (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="word_1_read_assign_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="8" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_1_read_assign/5 "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_33_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="1"/>
<pin id="255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_33_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="8" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="1"/>
<pin id="266" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="275" class="1005" name="word_3_read_assign_s_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_3_read_assign_s (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="word_3_read_assign_s_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="8" slack="2"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="4" bw="8" slack="2"/>
<pin id="285" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="8" slack="2"/>
<pin id="287" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_3_read_assign_s/7 "/>
</bind>
</comp>

<comp id="293" class="1005" name="word_2_read_assign_s_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_2_read_assign_s (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="word_2_read_assign_s_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="2"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="8" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="4" bw="8" slack="2"/>
<pin id="303" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="6" bw="8" slack="2"/>
<pin id="305" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_2_read_assign_s/7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="word_1_read_assign_s_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_1_read_assign_s (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="word_1_read_assign_s_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="2"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="8" slack="2"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="4" bw="8" slack="1"/>
<pin id="321" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="6" bw="8" slack="2"/>
<pin id="323" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_1_read_assign_s/7 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_29_be_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29_be (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_29_be_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="2"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="8" slack="2"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="4" bw="8" slack="2"/>
<pin id="339" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="6" bw="8" slack="1"/>
<pin id="341" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_29_be/7 "/>
</bind>
</comp>

<comp id="347" class="1005" name="write_flag_i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_i (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="write_flag_i_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_i/8 "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_2_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="1"/>
<pin id="360" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_2 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_2_2_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="8" slack="1"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_2/8 "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_1_2_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="1"/>
<pin id="371" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_1_2_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="8" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_2/8 "/>
</bind>
</comp>

<comp id="380" class="1005" name="i_i_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="1"/>
<pin id="382" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="i_i_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="1"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/8 "/>
</bind>
</comp>

<comp id="392" class="1005" name="word_i_13_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="394" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_i_13 (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="word_i_13_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="8" slack="2"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="4" bw="8" slack="1"/>
<pin id="401" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_i_13/9 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_3_3_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3 (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_3_3_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="2"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="8" slack="1"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3_3/10 "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_2_3_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="1"/>
<pin id="419" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_2_3_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="8" slack="1"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_3/10 "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_1_3_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="1"/>
<pin id="430" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_3 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_1_3_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="1"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="8" slack="1"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_3/10 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_0_s_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="1"/>
<pin id="441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_s (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_0_s_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="1"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="8" slack="1"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_s/10 "/>
</bind>
</comp>

<comp id="449" class="1005" name="i_1_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="1"/>
<pin id="451" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="i_1_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="3" slack="0"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_3_3_be_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3_be (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_3_3_be_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="1"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="8" slack="2"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="4" bw="8" slack="2"/>
<pin id="470" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="6" bw="8" slack="2"/>
<pin id="472" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3_3_be/12 "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_2_3_be_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="1"/>
<pin id="480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3_be (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_2_3_be_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="2"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="8" slack="1"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="4" bw="8" slack="2"/>
<pin id="488" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="6" bw="8" slack="2"/>
<pin id="490" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_3_be/12 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_1_3_be_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="1"/>
<pin id="498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_3_be (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_1_3_be_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="2"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="8" slack="2"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="4" bw="8" slack="1"/>
<pin id="506" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="6" bw="8" slack="2"/>
<pin id="508" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_3_be/12 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_0_be_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="1"/>
<pin id="516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_be (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_0_be_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="2"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="8" slack="2"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="4" bw="8" slack="2"/>
<pin id="524" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="6" bw="8" slack="1"/>
<pin id="526" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_be/12 "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_3_5_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="1"/>
<pin id="534" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_5 (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_3_5_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="1"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="8" slack="3"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3_5/13 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_2_5_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="1"/>
<pin id="547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_5 (phireg) "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_2_5_phi_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="1"/>
<pin id="551" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="2" bw="8" slack="3"/>
<pin id="553" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_5/13 "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_1_5_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="1"/>
<pin id="560" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_5 (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_1_5_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="1"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="8" slack="3"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_5/13 "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_0_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="1"/>
<pin id="573" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_1 (phireg) "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_0_1_phi_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="2" bw="8" slack="3"/>
<pin id="579" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="580" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_1/13 "/>
</bind>
</comp>

<comp id="583" class="1005" name="i_2_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="3" slack="1"/>
<pin id="585" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="587" class="1004" name="i_2_phi_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="590" dir="0" index="2" bw="3" slack="0"/>
<pin id="591" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="592" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/14 "/>
</bind>
</comp>

<comp id="594" class="1005" name="size_2_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="size_2 (phireg) "/>
</bind>
</comp>

<comp id="597" class="1004" name="size_2_phi_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="5"/>
<pin id="599" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="600" dir="0" index="2" bw="8" slack="1"/>
<pin id="601" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="size_2/14 "/>
</bind>
</comp>

<comp id="605" class="1004" name="grp_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="word_i_load/8 word_i_load_1/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="exitcond3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="0" index="1" bw="5" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_s_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_14_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="StgValue_26_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_15_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="1"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_16_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="exitcond2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="0"/>
<pin id="642" dir="0" index="1" bw="3" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="i_7_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="0"/>
<pin id="654" dir="0" index="1" bw="3" slack="0"/>
<pin id="655" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_cast_cast_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="0"/>
<pin id="660" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_cast/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_18_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="0" index="1" bw="3" slack="0"/>
<pin id="665" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_19_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_30_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="0"/>
<pin id="675" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_29_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="1"/>
<pin id="679" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_17_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="0"/>
<pin id="683" dir="0" index="1" bw="4" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="exitcond_i_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="2" slack="0"/>
<pin id="689" dir="0" index="1" bw="2" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="i_8_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="2" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="write_flag_be_i_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="0" index="3" bw="1" slack="0"/>
<pin id="704" dir="0" index="4" bw="1" slack="0"/>
<pin id="705" dir="0" index="5" bw="2" slack="0"/>
<pin id="706" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag_be_i/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_0_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="8" slack="0"/>
<pin id="716" dir="0" index="2" bw="8" slack="1"/>
<pin id="717" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_0_4/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="word12_be_i_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="1"/>
<pin id="724" dir="0" index="2" bw="8" slack="0"/>
<pin id="725" dir="0" index="3" bw="8" slack="1"/>
<pin id="726" dir="0" index="4" bw="8" slack="1"/>
<pin id="727" dir="0" index="5" bw="2" slack="1"/>
<pin id="728" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="word12_be_i/9 "/>
</bind>
</comp>

<comp id="735" class="1004" name="word2_be_i_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="1"/>
<pin id="738" dir="0" index="2" bw="8" slack="1"/>
<pin id="739" dir="0" index="3" bw="8" slack="0"/>
<pin id="740" dir="0" index="4" bw="8" slack="0"/>
<pin id="741" dir="0" index="5" bw="2" slack="1"/>
<pin id="742" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="word2_be_i/9 "/>
</bind>
</comp>

<comp id="749" class="1004" name="word_be_i_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="0" index="2" bw="8" slack="0"/>
<pin id="753" dir="0" index="3" bw="8" slack="0"/>
<pin id="754" dir="0" index="4" bw="8" slack="0"/>
<pin id="755" dir="0" index="5" bw="2" slack="1"/>
<pin id="756" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="word_be_i/9 "/>
</bind>
</comp>

<comp id="763" class="1004" name="StgValue_94_store_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="2"/>
<pin id="766" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="exitcond1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="0" index="1" bw="3" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="i_9_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="3" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/10 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_31_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="3" slack="0"/>
<pin id="782" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/10 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_21_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="0"/>
<pin id="786" dir="0" index="1" bw="8" slack="0"/>
<pin id="787" dir="0" index="2" bw="8" slack="0"/>
<pin id="788" dir="0" index="3" bw="8" slack="0"/>
<pin id="789" dir="0" index="4" bw="8" slack="0"/>
<pin id="790" dir="0" index="5" bw="2" slack="0"/>
<pin id="791" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_21/10 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_22_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="803" class="1004" name="j_load_load_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="4"/>
<pin id="805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/10 "/>
</bind>
</comp>

<comp id="806" class="1004" name="j_5_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_20_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="817" class="1004" name="StgValue_115_store_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="4"/>
<pin id="820" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_115/10 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_0_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="1"/>
<pin id="825" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_0_3/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="size_3_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="4"/>
<pin id="831" dir="0" index="1" bw="4" slack="0"/>
<pin id="832" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="size_3/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="exitcond_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="3" slack="0"/>
<pin id="837" dir="0" index="1" bw="3" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="841" class="1004" name="i_10_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="3" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/14 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_23_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="5" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="0"/>
<pin id="850" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_24_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="0"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_32_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="0"/>
<pin id="860" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/14 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_25_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="0" index="1" bw="8" slack="1"/>
<pin id="865" dir="0" index="2" bw="8" slack="1"/>
<pin id="866" dir="0" index="3" bw="8" slack="1"/>
<pin id="867" dir="0" index="4" bw="8" slack="1"/>
<pin id="868" dir="0" index="5" bw="2" slack="0"/>
<pin id="869" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_25/14 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_26_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="8" slack="1"/>
<pin id="879" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26/15 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_27_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="1"/>
<pin id="884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/15 "/>
</bind>
</comp>

<comp id="887" class="1004" name="size_4_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="8" slack="1"/>
<pin id="890" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="size_4/15 "/>
</bind>
</comp>

<comp id="896" class="1005" name="tmp_s_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="5" slack="0"/>
<pin id="898" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="902" class="1005" name="key_addr_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="4" slack="1"/>
<pin id="904" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="key_addr "/>
</bind>
</comp>

<comp id="907" class="1005" name="j_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="920" class="1005" name="i_7_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="3" slack="0"/>
<pin id="922" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="925" class="1005" name="expanded_key_addr_1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="1"/>
<pin id="927" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expanded_key_addr_1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="tmp_30_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="2" slack="1"/>
<pin id="932" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="934" class="1005" name="tmp_17_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="3"/>
<pin id="936" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="938" class="1005" name="word_i_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="1"/>
<pin id="940" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_i "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_0_6_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="1"/>
<pin id="946" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_6 "/>
</bind>
</comp>

<comp id="955" class="1005" name="i_8_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="2" slack="0"/>
<pin id="957" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="960" class="1005" name="write_flag_be_i_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_be_i "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_0_4_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="1"/>
<pin id="967" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_4 "/>
</bind>
</comp>

<comp id="970" class="1005" name="word12_be_i_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="1"/>
<pin id="972" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word12_be_i "/>
</bind>
</comp>

<comp id="975" class="1005" name="word2_be_i_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="1"/>
<pin id="977" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word2_be_i "/>
</bind>
</comp>

<comp id="983" class="1005" name="i_9_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="3" slack="0"/>
<pin id="985" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_31_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="2" slack="1"/>
<pin id="990" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="992" class="1005" name="sbox_hw_addr_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="1"/>
<pin id="994" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_hw_addr "/>
</bind>
</comp>

<comp id="997" class="1005" name="rcon_hw_addr_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="1"/>
<pin id="999" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rcon_hw_addr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_0_7_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="1"/>
<pin id="1004" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_7 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="size_3_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="1"/>
<pin id="1012" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="size_3 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="i_10_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="3" slack="0"/>
<pin id="1020" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="expanded_key_addr_2_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="1"/>
<pin id="1025" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expanded_key_addr_2 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_25_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="1"/>
<pin id="1030" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="size_4_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="1"/>
<pin id="1035" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="size_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="79" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="229"><net_src comp="160" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="240"><net_src comp="172" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="251"><net_src comp="184" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="262"><net_src comp="196" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="289"><net_src comp="220" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="220" pin="1"/><net_sink comp="279" pin=4"/></net>

<net id="291"><net_src comp="220" pin="1"/><net_sink comp="279" pin=6"/></net>

<net id="292"><net_src comp="279" pin="8"/><net_sink comp="275" pin=0"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="307"><net_src comp="231" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="231" pin="1"/><net_sink comp="297" pin=4"/></net>

<net id="309"><net_src comp="231" pin="1"/><net_sink comp="297" pin=6"/></net>

<net id="310"><net_src comp="297" pin="8"/><net_sink comp="293" pin=0"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="325"><net_src comp="242" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="242" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="242" pin="1"/><net_sink comp="315" pin=6"/></net>

<net id="328"><net_src comp="315" pin="8"/><net_sink comp="311" pin=0"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="343"><net_src comp="253" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="253" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="253" pin="1"/><net_sink comp="333" pin=4"/></net>

<net id="346"><net_src comp="333" pin="8"/><net_sink comp="329" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="367"><net_src comp="231" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="368"><net_src comp="361" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="378"><net_src comp="242" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="379"><net_src comp="372" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="391"><net_src comp="384" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="403"><net_src comp="358" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="220" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="369" pin="1"/><net_sink comp="395" pin=4"/></net>

<net id="415"><net_src comp="253" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="409" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="426"><net_src comp="358" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="420" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="437"><net_src comp="369" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="431" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="448"><net_src comp="442" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="452"><net_src comp="30" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="460" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="474"><net_src comp="406" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="406" pin="1"/><net_sink comp="464" pin=4"/></net>

<net id="476"><net_src comp="406" pin="1"/><net_sink comp="464" pin=6"/></net>

<net id="477"><net_src comp="464" pin="8"/><net_sink comp="460" pin=0"/></net>

<net id="481"><net_src comp="478" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="492"><net_src comp="417" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="493"><net_src comp="417" pin="1"/><net_sink comp="482" pin=4"/></net>

<net id="494"><net_src comp="417" pin="1"/><net_sink comp="482" pin=6"/></net>

<net id="495"><net_src comp="482" pin="8"/><net_sink comp="478" pin=0"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="510"><net_src comp="428" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="511"><net_src comp="428" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="428" pin="1"/><net_sink comp="500" pin=6"/></net>

<net id="513"><net_src comp="500" pin="8"/><net_sink comp="496" pin=0"/></net>

<net id="517"><net_src comp="514" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="528"><net_src comp="439" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="529"><net_src comp="439" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="439" pin="1"/><net_sink comp="518" pin=4"/></net>

<net id="531"><net_src comp="518" pin="8"/><net_sink comp="514" pin=0"/></net>

<net id="535"><net_src comp="532" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="542"><net_src comp="406" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="220" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="544"><net_src comp="536" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="548"><net_src comp="545" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="555"><net_src comp="417" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="231" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="557"><net_src comp="549" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="561"><net_src comp="558" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="568"><net_src comp="428" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="242" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="570"><net_src comp="562" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="574"><net_src comp="571" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="581"><net_src comp="253" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="582"><net_src comp="575" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="586"><net_src comp="30" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="603"><net_src comp="208" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="597" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="612"><net_src comp="153" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="10" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="153" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="16" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="153" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="629"><net_src comp="20" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="630" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="638"><net_src comp="212" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="26" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="268" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="32" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="268" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="36" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="268" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="32" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="208" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="658" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="676"><net_src comp="268" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="208" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="38" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="384" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="48" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="384" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="42" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="707"><net_src comp="52" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="54" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="351" pin="4"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="351" pin="4"/><net_sink comp="699" pin=3"/></net>

<net id="711"><net_src comp="351" pin="4"/><net_sink comp="699" pin=4"/></net>

<net id="712"><net_src comp="384" pin="4"/><net_sink comp="699" pin=5"/></net>

<net id="718"><net_src comp="351" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="605" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="253" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="729"><net_src comp="56" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="369" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="395" pin="6"/><net_sink comp="721" pin=2"/></net>

<net id="732"><net_src comp="369" pin="1"/><net_sink comp="721" pin=3"/></net>

<net id="733"><net_src comp="369" pin="1"/><net_sink comp="721" pin=4"/></net>

<net id="734"><net_src comp="380" pin="1"/><net_sink comp="721" pin=5"/></net>

<net id="743"><net_src comp="56" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="358" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="358" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="395" pin="6"/><net_sink comp="735" pin=3"/></net>

<net id="747"><net_src comp="395" pin="6"/><net_sink comp="735" pin=4"/></net>

<net id="748"><net_src comp="380" pin="1"/><net_sink comp="735" pin=5"/></net>

<net id="757"><net_src comp="56" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="758"><net_src comp="395" pin="6"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="605" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="760"><net_src comp="605" pin="1"/><net_sink comp="749" pin=3"/></net>

<net id="761"><net_src comp="605" pin="1"/><net_sink comp="749" pin=4"/></net>

<net id="762"><net_src comp="380" pin="1"/><net_sink comp="749" pin=5"/></net>

<net id="767"><net_src comp="749" pin="6"/><net_sink comp="763" pin=0"/></net>

<net id="772"><net_src comp="453" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="32" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="453" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="36" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="453" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="792"><net_src comp="56" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="442" pin="4"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="431" pin="4"/><net_sink comp="784" pin=2"/></net>

<net id="795"><net_src comp="420" pin="4"/><net_sink comp="784" pin=3"/></net>

<net id="796"><net_src comp="409" pin="4"/><net_sink comp="784" pin=4"/></net>

<net id="797"><net_src comp="780" pin="1"/><net_sink comp="784" pin=5"/></net>

<net id="801"><net_src comp="784" pin="6"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="810"><net_src comp="803" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="20" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="803" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="821"><net_src comp="806" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="127" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="439" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="828"><net_src comp="822" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="833"><net_src comp="208" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="58" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="587" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="32" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="587" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="36" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="60" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="597" pin="4"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="861"><net_src comp="587" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="870"><net_src comp="56" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="871"><net_src comp="571" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="558" pin="1"/><net_sink comp="862" pin=2"/></net>

<net id="873"><net_src comp="545" pin="1"/><net_sink comp="862" pin=3"/></net>

<net id="874"><net_src comp="532" pin="1"/><net_sink comp="862" pin=4"/></net>

<net id="875"><net_src comp="858" pin="1"/><net_sink comp="862" pin=5"/></net>

<net id="880"><net_src comp="92" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="876" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="885"><net_src comp="594" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="891"><net_src comp="62" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="594" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="899"><net_src comp="614" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="905"><net_src comp="72" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="910"><net_src comp="64" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="913"><net_src comp="907" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="923"><net_src comp="646" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="928"><net_src comp="99" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="933"><net_src comp="673" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="681" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="68" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="947"><net_src comp="92" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="950"><net_src comp="944" pin="1"/><net_sink comp="315" pin=4"/></net>

<net id="951"><net_src comp="944" pin="1"/><net_sink comp="333" pin=6"/></net>

<net id="958"><net_src comp="693" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="963"><net_src comp="699" pin="6"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="968"><net_src comp="713" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="973"><net_src comp="721" pin="6"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="978"><net_src comp="735" pin="6"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="986"><net_src comp="774" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="991"><net_src comp="780" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="107" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="1000"><net_src comp="120" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1005"><net_src comp="114" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="500" pin=4"/></net>

<net id="1009"><net_src comp="1002" pin="1"/><net_sink comp="518" pin=6"/></net>

<net id="1013"><net_src comp="829" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1021"><net_src comp="841" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="1026"><net_src comp="133" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="1031"><net_src comp="862" pin="6"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1036"><net_src comp="887" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="597" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: key | {}
	Port: expanded_key | {3 15 }
	Port: sbox_hw | {}
	Port: rcon_hw | {}
 - Input state : 
	Port: aes128_expand_key_hw : key | {2 3 }
	Port: aes128_expand_key_hw : expanded_key | {5 6 14 15 }
	Port: aes128_expand_key_hw : sbox_hw | {10 11 }
	Port: aes128_expand_key_hw : rcon_hw | {10 13 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		tmp_s : 1
		StgValue_21 : 2
		tmp_14 : 1
		key_addr : 2
		key_load : 3
		StgValue_26 : 1
	State 3
		expanded_key_addr : 1
		StgValue_31 : 2
	State 4
		tmp_16 : 1
		StgValue_40 : 2
	State 5
		exitcond2 : 1
		i_7 : 1
		StgValue_51 : 2
		tmp : 1
		tmp_cast_cast : 1
		tmp_18 : 2
		tmp_19 : 3
		expanded_key_addr_1 : 4
		tmp_0_6 : 5
		tmp_30 : 1
		tmp_17 : 1
		StgValue_61 : 2
	State 6
	State 7
	State 8
		exitcond_i : 1
		i_8 : 1
		StgValue_81 : 2
		StgValue_82 : 1
		write_flag_be_i : 1
		tmp_0_4 : 1
	State 9
		word12_be_i : 1
		word2_be_i : 1
		word_be_i : 1
		StgValue_94 : 2
	State 10
		exitcond1 : 1
		i_9 : 1
		StgValue_104 : 2
		tmp_31 : 1
		tmp_21 : 2
		tmp_22 : 3
		sbox_hw_addr : 4
		tmp_0_7 : 5
		j_5 : 1
		tmp_20 : 1
		rcon_hw_addr : 2
		rcon_hw_load : 3
		StgValue_115 : 2
	State 11
	State 12
	State 13
		tmp_0_3 : 1
		tmp_3_5 : 1
		tmp_2_5 : 1
		tmp_1_5 : 1
		tmp_0_1 : 1
	State 14
		exitcond : 1
		i_10 : 1
		StgValue_140 : 2
		tmp_23 : 1
		tmp_24 : 2
		expanded_key_addr_2 : 3
		expanded_key_load : 4
		tmp_32 : 1
		tmp_25 : 2
	State 15
		tmp_26 : 1
		expanded_key_addr_3 : 1
		StgValue_152 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |      tmp_s_fu_614      |    0    |    15   |
|          |       i_7_fu_646       |    0    |    12   |
|          |      tmp_18_fu_662     |    0    |    15   |
|          |       i_8_fu_693       |    0    |    10   |
|    add   |       i_9_fu_774       |    0    |    12   |
|          |       j_5_fu_806       |    0    |    39   |
|          |      size_3_fu_829     |    0    |    15   |
|          |       i_10_fu_841      |    0    |    12   |
|          |      tmp_23_fu_847     |    0    |    15   |
|          |      size_4_fu_887     |    0    |    15   |
|----------|------------------------|---------|---------|
|          | write_flag_be_i_fu_699 |    0    |    21   |
|          |   word12_be_i_fu_721   |    0    |    21   |
|    mux   |    word2_be_i_fu_735   |    0    |    21   |
|          |    word_be_i_fu_749    |    0    |    21   |
|          |      tmp_21_fu_784     |    0    |    21   |
|          |      tmp_25_fu_862     |    0    |    21   |
|----------|------------------------|---------|---------|
|          |    exitcond3_fu_608    |    0    |    11   |
|          |      tmp_16_fu_634     |    0    |    11   |
|          |    exitcond2_fu_640    |    0    |    9    |
|   icmp   |      tmp_17_fu_681     |    0    |    9    |
|          |    exitcond_i_fu_687   |    0    |    8    |
|          |    exitcond1_fu_768    |    0    |    9    |
|          |     exitcond_fu_835    |    0    |    9    |
|----------|------------------------|---------|---------|
|          |       tmp_fu_652       |    0    |    3    |
|    xor   |     tmp_0_3_fu_822     |    0    |    8    |
|          |      tmp_26_fu_876     |    0    |    8    |
|----------|------------------------|---------|---------|
|  select  |     tmp_0_4_fu_713     |    0    |    8    |
|----------|------------------------|---------|---------|
|          |      tmp_14_fu_620     |    0    |    0    |
|          |      tmp_15_fu_630     |    0    |    0    |
|   zext   |      tmp_19_fu_668     |    0    |    0    |
|          |      tmp_22_fu_798     |    0    |    0    |
|          |      tmp_24_fu_853     |    0    |    0    |
|          |      tmp_27_fu_882     |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |  tmp_cast_cast_fu_658  |    0    |    0    |
|          |      tmp_20_fu_812     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_30_fu_673     |    0    |    0    |
|   trunc  |      tmp_29_fu_677     |    0    |    0    |
|          |      tmp_31_fu_780     |    0    |    0    |
|          |      tmp_32_fu_858     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   379   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| expanded_key_addr_1_reg_925|    8   |
|expanded_key_addr_2_reg_1023|    8   |
|        i_10_reg_1018       |    3   |
|         i_1_reg_449        |    3   |
|         i_2_reg_583        |    3   |
|         i_7_reg_920        |    3   |
|         i_8_reg_955        |    2   |
|         i_9_reg_983        |    3   |
|         i_i_reg_380        |    2   |
|          i_reg_264         |    3   |
|          j_reg_907         |   32   |
|      key_addr_reg_902      |    4   |
|    rcon_hw_addr_reg_997    |    8   |
|    sbox_hw_addr_reg_992    |    8   |
|       size_1_reg_208       |    8   |
|       size_2_reg_594       |    8   |
|       size_3_reg_1010      |    8   |
|       size_4_reg_1033      |    8   |
|        size_reg_149        |    5   |
|       tmp_0_1_reg_571      |    8   |
|       tmp_0_4_reg_965      |    8   |
|       tmp_0_6_reg_944      |    8   |
|      tmp_0_7_reg_1002      |    8   |
|      tmp_0_be_reg_514      |    8   |
|        tmp_0_reg_196       |    8   |
|       tmp_0_s_reg_439      |    8   |
|       tmp_17_reg_934       |    1   |
|       tmp_1_2_reg_369      |    8   |
|     tmp_1_3_be_reg_496     |    8   |
|       tmp_1_3_reg_428      |    8   |
|       tmp_1_5_reg_558      |    8   |
|        tmp_1_reg_184       |    8   |
|       tmp_25_reg_1028      |    8   |
|      tmp_29_be_reg_329     |    8   |
|       tmp_2_2_reg_358      |    8   |
|     tmp_2_3_be_reg_478     |    8   |
|       tmp_2_3_reg_417      |    8   |
|       tmp_2_5_reg_545      |    8   |
|        tmp_2_reg_172       |    8   |
|       tmp_30_reg_930       |    2   |
|       tmp_31_reg_988       |    2   |
|       tmp_33_reg_253       |    8   |
|     tmp_3_3_be_reg_460     |    8   |
|       tmp_3_3_reg_406      |    8   |
|       tmp_3_5_reg_532      |    8   |
|        tmp_3_reg_160       |    8   |
|        tmp_s_reg_896       |    5   |
|     word12_be_i_reg_970    |    8   |
|     word2_be_i_reg_975     |    8   |
| word_1_read_assign_reg_242 |    8   |
|word_1_read_assign_s_reg_311|    8   |
| word_2_read_assign_reg_231 |    8   |
|word_2_read_assign_s_reg_293|    8   |
| word_3_read_assign_reg_220 |    8   |
|word_3_read_assign_s_reg_275|    8   |
|      word_i_13_reg_392     |    8   |
|       word_i_reg_938       |    8   |
|   write_flag_be_i_reg_960  |    1   |
|    write_flag_i_reg_347    |    1   |
+----------------------------+--------+
|            Total           |   411  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_92 |  p0  |   6  |   8  |   48   ||    33   |
|  grp_access_fu_92 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   8  |   16   ||    9    |
|   tmp_3_reg_160   |  p0  |   2  |   8  |   16   ||    9    |
|   tmp_2_reg_172   |  p0  |   2  |   8  |   16   ||    9    |
|   tmp_1_reg_184   |  p0  |   2  |   8  |   16   ||    9    |
|   tmp_0_reg_196   |  p0  |   2  |   8  |   16   ||    9    |
|   size_1_reg_208  |  p0  |   2  |   8  |   16   ||    9    |
|    i_i_reg_380    |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  ||  19.642 ||   123   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   379  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   123  |
|  Register |    -   |   411  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   411  |   502  |
+-----------+--------+--------+--------+
