#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Wed Nov 13 12:12:35 2019
# Process ID: 28682
# Current directory: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project
# Command line: vivado
# Log file: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/vivado.log
# Journal file: /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.xpr
update_compile_order -fileset sources_1
open_project /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b/project_5b.xpr
update_compile_order -fileset sources_1
current_project final_project
current_project project_5b
current_project final_project
close [ open /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/display_8hex.sv w ]
add_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/display_8hex.sv
update_compile_order -fileset sources_1
current_project project_5b
current_project final_project
import_files -norecurse /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/clk_wiz_lab3.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v] -no_script -reset -force -quiet
remove_files  /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v
file delete -force /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/imports/6.111/clk_wiz_lab3.v
close [ open /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv w ]
add_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project project_5b
current_project final_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.CLK_OUT1_PORT {clock_out} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project project_5b
current_project final_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv] -no_script -reset -force -quiet
remove_files  /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv
file delete -force /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/new/clock_wizard.sv
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project project_5b
current_project final_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project project_5b
save_project_as project_5b_downgraded /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b_downgraded -force
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b_downgraded/project_5b_downgraded.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b_downgraded/project_5b_downgraded.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b_downgraded/project_5b_downgraded.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
current_project final_project
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/project_5b_downgraded/project_5b_downgraded.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project project_5b_downgraded
current_project final_project
import_files -norecurse /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/clk_wiz_lab3.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci
file delete -force /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIMARY_PORT {clk_in} CONFIG.CLK_OUT1_PORT {clk_out} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} CONFIG.USE_RESET {true} CONFIG.LOCKED_PORT {} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_wiz_0]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_wiz_0]
generate_target all [get_files  /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project project_5b_downgraded
current_project final_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.USE_RESET {false}] [get_ips clk_wiz_0]
generate_target all [get_files  /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project project_5b_downgraded
current_project final_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/k/g/kgarner/Private/6.111/digiteyez/final_project/final_project.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
