$date
	Thu Oct 28 14:57:38 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DMUX_tb $end
$var wire 1 ! Y $end
$var wire 1 " X $end
$var reg 1 # A $end
$var reg 1 $ S $end
$scope module dmux_gate $end
$var wire 1 # A $end
$var wire 1 $ S $end
$var wire 1 % not_S $end
$var wire 1 ! Y $end
$var wire 1 " X $end
$scope module and_gate_1 $end
$var wire 1 # B $end
$var wire 1 " Y $end
$var wire 1 & T $end
$var wire 1 % A $end
$scope module nand_gate $end
$var wire 1 # B $end
$var wire 1 ' T $end
$var wire 1 & Y $end
$var wire 1 % A $end
$upscope $end
$scope module not_gate $end
$var wire 1 & A $end
$var wire 1 " Y $end
$scope module nand_gate $end
$var wire 1 & A $end
$var wire 1 & B $end
$var wire 1 ( T $end
$var wire 1 " Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module and_gate_2 $end
$var wire 1 $ A $end
$var wire 1 # B $end
$var wire 1 ! Y $end
$var wire 1 ) T $end
$scope module nand_gate $end
$var wire 1 $ A $end
$var wire 1 # B $end
$var wire 1 * T $end
$var wire 1 ) Y $end
$upscope $end
$scope module not_gate $end
$var wire 1 ) A $end
$var wire 1 ! Y $end
$scope module nand_gate $end
$var wire 1 ) A $end
$var wire 1 ) B $end
$var wire 1 + T $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module not_gate $end
$var wire 1 $ A $end
$var wire 1 % Y $end
$scope module nand_gate $end
$var wire 1 $ A $end
$var wire 1 $ B $end
$var wire 1 , T $end
$var wire 1 % Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module MUX $end
$var wire 1 - A $end
$var wire 1 . B $end
$var wire 1 / S $end
$var wire 1 0 not_S $end
$var wire 1 1 and_nSA $end
$var wire 1 2 and_SB $end
$var wire 1 3 Y $end
$scope module and_gate_1 $end
$var wire 1 - B $end
$var wire 1 1 Y $end
$var wire 1 4 T $end
$var wire 1 0 A $end
$scope module nand_gate $end
$var wire 1 - B $end
$var wire 1 5 T $end
$var wire 1 4 Y $end
$var wire 1 0 A $end
$upscope $end
$scope module not_gate $end
$var wire 1 4 A $end
$var wire 1 1 Y $end
$scope module nand_gate $end
$var wire 1 4 A $end
$var wire 1 4 B $end
$var wire 1 6 T $end
$var wire 1 1 Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module and_gate_2 $end
$var wire 1 / A $end
$var wire 1 . B $end
$var wire 1 2 Y $end
$var wire 1 7 T $end
$scope module nand_gate $end
$var wire 1 / A $end
$var wire 1 . B $end
$var wire 1 8 T $end
$var wire 1 7 Y $end
$upscope $end
$scope module not_gate $end
$var wire 1 7 A $end
$var wire 1 2 Y $end
$scope module nand_gate $end
$var wire 1 7 A $end
$var wire 1 7 B $end
$var wire 1 9 T $end
$var wire 1 2 Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module not_gate $end
$var wire 1 / A $end
$var wire 1 0 Y $end
$scope module nand_gate $end
$var wire 1 / A $end
$var wire 1 / B $end
$var wire 1 : T $end
$var wire 1 0 Y $end
$upscope $end
$upscope $end
$scope module or_gate $end
$var wire 1 1 A $end
$var wire 1 2 B $end
$var wire 1 ; notB $end
$var wire 1 < notA $end
$var wire 1 3 Y $end
$scope module nand_gate $end
$var wire 1 = T $end
$var wire 1 3 Y $end
$var wire 1 ; B $end
$var wire 1 < A $end
$upscope $end
$scope module not_gate_1 $end
$var wire 1 1 A $end
$var wire 1 < Y $end
$scope module nand_gate $end
$var wire 1 1 A $end
$var wire 1 1 B $end
$var wire 1 > T $end
$var wire 1 < Y $end
$upscope $end
$upscope $end
$scope module not_gate_2 $end
$var wire 1 2 A $end
$var wire 1 ; Y $end
$scope module nand_gate $end
$var wire 1 2 A $end
$var wire 1 2 B $end
$var wire 1 ? T $end
$var wire 1 ; Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR $end
$var wire 1 @ A $end
$var wire 1 A B $end
$var wire 1 B Y $end
$var wire 1 C T3 $end
$var wire 1 D T2 $end
$var wire 1 E T1 $end
$scope module nand_gate_1 $end
$var wire 1 @ A $end
$var wire 1 A B $end
$var wire 1 F T $end
$var wire 1 E Y $end
$upscope $end
$scope module nand_gate_2 $end
$var wire 1 E A $end
$var wire 1 @ B $end
$var wire 1 G T $end
$var wire 1 D Y $end
$upscope $end
$scope module nand_gate_3 $end
$var wire 1 E A $end
$var wire 1 A B $end
$var wire 1 H T $end
$var wire 1 C Y $end
$upscope $end
$scope module nand_gate_4 $end
$var wire 1 D A $end
$var wire 1 C B $end
$var wire 1 I T $end
$var wire 1 B Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xI
xH
xG
xF
xE
xD
xC
xB
zA
z@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
z/
z.
z-
0,
1+
0*
1)
1(
0'
1&
1%
0$
0#
0"
0!
$end
#1
1"
0(
0&
1'
1#
#2
0"
1(
1&
0%
0'
1,
0#
1$
#3
1!
0+
0)
1*
1#
