// Seed: 3410628922
`define pp_7 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    output id_6
);
  assign id_6 = 1;
  assign id_3 = 1'b0;
  logic id_7;
  logic id_8;
endmodule
