
---------- Begin Simulation Statistics ----------
final_tick                               270775887240000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48136                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805812                       # Number of bytes of host memory used
host_op_rate                                    80385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   207.75                       # Real time elapsed on the host
host_tick_rate                               41431284                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008607                       # Number of seconds simulated
sim_ticks                                  8607186250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       145138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        298756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1224038                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60183                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1254795                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       940127                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1224038                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       283911                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1325930                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35678                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12238                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6143313                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4084696                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60253                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1373467                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2187792                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16877542                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.989459                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.353204                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13391178     79.34%     79.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       949612      5.63%     84.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       119593      0.71%     85.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       192214      1.14%     86.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       479161      2.84%     89.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       253800      1.50%     91.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68811      0.41%     91.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49706      0.29%     91.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1373467      8.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16877542                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.721435                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.721435                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13348492                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19618083                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1009036                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1892210                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60435                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        876131                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3018138                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10871                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287120                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   590                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1325930                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1490468                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15590529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12265                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12381012                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1700                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          120870                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.077025                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1533576                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       975805                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.719226                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17186305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.207562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.620791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13656917     79.46%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           311944      1.82%     81.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           185899      1.08%     82.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           216111      1.26%     83.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           326806      1.90%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           277351      1.61%     87.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           431140      2.51%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           100461      0.58%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1679676      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17186305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16021629                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9303536                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67273                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1087949                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.053025                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3335137                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287110                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7351413                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3070226                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       323473                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18885657                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3048027                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       110825                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18127150                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          80075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        706723                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60435                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        835388                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        21068                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38319                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          197                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       419115                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        64951                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          197                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19369                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47904                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23650630                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17898496                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589606                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13944556                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.039743                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17924040                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15396459                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7188996                       # number of integer regfile writes
system.switch_cpus.ipc                       0.580911                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.580911                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35374      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7993552     43.83%     44.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           27      0.00%     44.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            80      0.00%     44.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       899201      4.93%     48.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1537283      8.43%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41333      0.23%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1395121      7.65%     65.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20123      0.11%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1499141      8.22%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436287      7.88%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1075906      5.90%     87.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       227783      1.25%     88.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2012716     11.04%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64040      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18237981                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9749761                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19318130                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9415887                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10142424                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              316324                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017344                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108445     34.28%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          52172     16.49%     50.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71245     22.52%     73.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19373      6.12%     79.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4151      1.31%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20956      6.62%     87.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          3569      1.13%     88.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        36368     11.50%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           45      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8769170                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     34693509                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8482609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10929326                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18885657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18237981                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2185897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        33054                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3283403                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17186305                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.061193                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.913267                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11592596     67.45%     67.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1409662      8.20%     75.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1059415      6.16%     81.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       887835      5.17%     86.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       756732      4.40%     91.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       535100      3.11%     94.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       453840      2.64%     97.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       308484      1.79%     98.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182641      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17186305                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.059464                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1490732                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   298                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        44384                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16361                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3070226                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       323473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5599679                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17214352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10586710                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1507352                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1364092                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         361351                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        125383                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46937671                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19333642                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22278703                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2358415                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         669853                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60435                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2816652                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3151606                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16838739                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17002074                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4552854                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34391495                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38084300                       # The number of ROB writes
system.switch_cpus.timesIdled                     322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          747                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368518                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            747                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             142537                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15136                       # Transaction distribution
system.membus.trans_dist::CleanEvict           130002                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11080                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11080                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        142538                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       452373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       452373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 452373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10800192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10800192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10800192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            153618                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  153618    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              153618                       # Request fanout histogram
system.membus.reqLayer2.occupancy           390577500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          820483250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8607186250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172591                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        46441                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          163                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          282682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12322                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           448                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172144                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13809280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13848384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          145682                       # Total snoops (count)
system.tol2bus.snoopTraffic                    968704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           330596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002260                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 329849     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    747      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             330596                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          215724500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276693499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            669998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           39                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        31257                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31296                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           39                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        31257                       # number of overall hits
system.l2.overall_hits::total                   31296                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          407                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       153206                       # number of demand (read+write) misses
system.l2.demand_misses::total                 153618                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          407                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       153206                       # number of overall misses
system.l2.overall_misses::total                153618                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     35994000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12525005000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12560999000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     35994000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12525005000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12560999000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          446                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184463                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184914                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          446                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184463                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184914                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.912556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.830551                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.830754                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.912556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.830551                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.830754                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88437.346437                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81752.705508                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81767.755081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88437.346437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81752.705508                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81767.755081                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15136                       # number of writebacks
system.l2.writebacks::total                     15136                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       153206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            153613                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       153206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           153613                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     31924000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10992955000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11024879000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     31924000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10992955000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11024879000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.912556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.830551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.830727                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.912556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.830551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.830727                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78437.346437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71752.770779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71770.481665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78437.346437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71752.770779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71770.481665                       # average overall mshr miss latency
system.l2.replacements                         145682                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        31305                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31305                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        31305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              163                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          163                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          203                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           203                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1242                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        11079                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11080                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    898566000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     898566000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.899196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.899205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81105.334416                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81098.014440                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    787776000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    787776000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.899196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.899124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71105.334416                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71105.334416                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     35994000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35994000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            448                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.912556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.912946                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88437.346437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88004.889976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     31924000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31924000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.912556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.908482                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78437.346437                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78437.346437                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        30015                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30015                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       142127                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          142129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11626439000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11626439000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.825638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.825640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81803.168997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81802.017885                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       142127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       142127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10205179000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10205179000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.825638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.825629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71803.239356                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71803.239356                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7931.147417                       # Cycle average of tags in use
system.l2.tags.total_refs                      352948                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    145682                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.422729                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.561789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.121128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.177720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    17.856520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7900.430259                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.964408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968158                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6194                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1627946                       # Number of tag accesses
system.l2.tags.data_accesses                  1627946                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        26048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      9805184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9831552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        26048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       968704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          968704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       153206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              153618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15136                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15136                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             22307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3026308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1139185759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1142249246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3026308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3041180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112545955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112545955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112545955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            22307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3026308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1139185759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1254795201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    153025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000685437750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          940                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          940                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              316096                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14185                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      153613                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15136                       # Number of write requests accepted
system.mem_ctrls.readBursts                    153613                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              648                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1815734250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  767160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4692584250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11834.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30584.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   120375                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11926                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                153613                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15136                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   90825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.634086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.795835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.608683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14333     39.55%     39.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7724     21.31%     60.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3825     10.56%     71.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2543      7.02%     78.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1536      4.24%     82.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1156      3.19%     85.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1058      2.92%     88.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          602      1.66%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3461      9.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36238                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     160.468085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.549952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    498.248453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           864     91.91%     91.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           59      6.28%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            5      0.53%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.11%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            3      0.32%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.21%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            5      0.53%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           940                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.075532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.070736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.412320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              904     96.17%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      1.17%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17      1.81%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.64%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           940                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9819648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  967104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9831232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               968704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1140.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1142.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8607066000                       # Total gap between requests
system.mem_ctrls.avgGap                      51005.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        26048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      9793600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       967104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3026308.394337348174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1137839906.740719318390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112360064.242829650640                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       153206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15136                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     15143750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4677440500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 199092599250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37208.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30530.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13153580.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            119502180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             63513120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           512823360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           34326720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     679177200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3721455900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        171036000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5301834480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.977664                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    412263750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    287300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7907612250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            139265700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             74010090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           582681120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           44552700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     679177200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3726962670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        166636320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5413285800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.926300                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    396679250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    287300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7923196750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8607176000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1489875                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1489882                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1489875                       # number of overall hits
system.cpu.icache.overall_hits::total         1489882                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          593                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            595                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          593                       # number of overall misses
system.cpu.icache.overall_misses::total           595                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     45754500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45754500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     45754500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45754500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1490468                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1490477                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1490468                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1490477                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000398                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000399                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000398                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000399                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77157.672850                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76898.319328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77157.672850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76898.319328                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          163                       # number of writebacks
system.cpu.icache.writebacks::total               163                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          147                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          147                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          446                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          446                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          446                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          446                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     37086000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37086000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     37086000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37086000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000299                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000299                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000299                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000299                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83152.466368                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83152.466368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83152.466368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83152.466368                       # average overall mshr miss latency
system.cpu.icache.replacements                    163                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1489875                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1489882                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          593                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           595                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     45754500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45754500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1490468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1490477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000398                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000399                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77157.672850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76898.319328                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          446                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          446                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     37086000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37086000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83152.466368                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83152.466368                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008085                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              353883                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               163                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2171.061350                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000037                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008048                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2981402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2981402                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2478851                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2478854                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2478851                       # number of overall hits
system.cpu.dcache.overall_hits::total         2478854                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       752301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         752304                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       752301                       # number of overall misses
system.cpu.dcache.overall_misses::total        752304                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46716329899                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46716329899                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46716329899                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46716329899                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3231152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3231158                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3231152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3231158                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232827                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232828                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232827                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232828                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62097.923436                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62097.675805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62097.923436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62097.675805                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       795372                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22230                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.779217                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31305                       # number of writebacks
system.cpu.dcache.writebacks::total             31305                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       567836                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       567836                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       567836                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       567836                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184465                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13149015399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13149015399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13149015399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13149015399                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057090                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057090                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057089                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71281.898458                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71281.898458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71281.898458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71281.898458                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183441                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2232702                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2232705                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       739926                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        739928                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  45771327500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45771327500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2972628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2972633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.248913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.248913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61859.331203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61859.164000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       567782                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       567782                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12218432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12218432000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057910                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057910                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70977.971930                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70977.971930                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12375                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    945002399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    945002399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047872                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76363.830222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76357.659906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12321                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12321                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    930583399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    930583399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047659                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047659                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75528.236263                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75528.236263                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270775887240000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.032429                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2583980                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183441                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.086164                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.032426                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6646781                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6646781                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270801759192000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62476                       # Simulator instruction rate (inst/s)
host_mem_usage                                 816148                       # Number of bytes of host memory used
host_op_rate                                   104648                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   640.24                       # Real time elapsed on the host
host_tick_rate                               40409682                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025872                       # Number of seconds simulated
sim_ticks                                 25871952000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       459382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        918939                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3796237                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       198137                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3881504                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2892597                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3796237                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       903640                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4123498                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118964                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        47994                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18593801                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12714978                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       198157                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4184115                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7395117                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     50607210                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.993938                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.365575                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     40213948     79.46%     79.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2726757      5.39%     84.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       439664      0.87%     85.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       634763      1.25%     86.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1304293      2.58%     89.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       697589      1.38%     90.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       230567      0.46%     91.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       175514      0.35%     91.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4184115      8.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     50607210                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.724797                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.724797                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      39561342                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60169659                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3308794                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6087010                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         201542                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2487969                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9267137                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35162                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1182434                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1885                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4123498                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4793098                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              46483953                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         41922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37843963                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          182                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          403084                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.079691                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4960923                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3011561                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.731370                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     51646657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.236268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.640676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         40806594     79.01%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           871676      1.69%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           601745      1.17%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           678598      1.31%     83.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           975457      1.89%     85.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           964057      1.87%     86.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1328940      2.57%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           314317      0.61%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5105273      9.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     51646657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46294919                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27201317                       # number of floating regfile writes
system.switch_cpus.idleCycles                   97247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       220946                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3324149                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.069138                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10611971                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1182378                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21782003                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9454859                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          211                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19414                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1317158                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57749146                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9429593                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       364356                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55321357                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         233513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1904263                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         201542                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2276862                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        72461                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       131542                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          765                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          699                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          194                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1406918                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       326128                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          699                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        66833                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       154113                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70537613                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54522435                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594671                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41946700                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.053698                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54635431                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48721706                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22712213                       # number of integer regfile writes
system.switch_cpus.ipc                       0.579778                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.579778                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       143296      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24914774     44.74%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          215      0.00%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           341      0.00%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2830871      5.08%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4384802      7.87%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127984      0.23%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4086356      7.34%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52379      0.09%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234137      7.60%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8478      0.02%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4149516      7.45%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3503984      6.29%     86.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       847938      1.52%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6048370     10.86%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351099      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55685714                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28765606                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56935944                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27701912                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30043069                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1014660                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018221                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          308922     30.45%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         164876     16.25%     46.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             10      0.00%     46.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1917      0.19%     46.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       227649     22.44%     69.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        63894      6.30%     75.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11659      1.15%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          79110      7.80%     84.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         23752      2.34%     86.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       128821     12.70%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4050      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27791472                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107212575                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26820523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35155457                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57748575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55685714                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          571                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7448723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       115775                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          526                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10417028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     51646657                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.078206                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.935775                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     34714445     67.22%     67.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4259400      8.25%     75.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3139621      6.08%     81.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2656780      5.14%     86.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2301217      4.46%     91.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1652852      3.20%     94.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1369889      2.65%     96.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       931354      1.80%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       621099      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     51646657                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.076179                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4793125                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    54                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       149455                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        64763                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9454859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1317158                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17604217                       # number of misc regfile reads
system.switch_cpus.numCycles                 51743904                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        31799311                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4226313                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4334875                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1149910                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        375977                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143214332                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59216339                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68178135                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7382497                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1740473                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         201542                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7927780                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10560390                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48704942                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     53982371                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          652                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          117                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13038982                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          117                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            104082483                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116432095                       # The number of ROB writes
system.switch_cpus.timesIdled                    1740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572989                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2460                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1146153                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2460                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25871952000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             430533                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43437                       # Transaction distribution
system.membus.trans_dist::CleanEvict           415944                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29026                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29026                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        430532                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1378498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1378498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1378498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32191744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32191744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32191744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            459558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  459558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              459558                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1186940500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2456664750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25871952000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25871952000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  25871952000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25871952000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            539154                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       139517                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2884                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          891648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34010                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3059                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       536094                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1710315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1719317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       380352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     42635840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43016192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          461060                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2779968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1034224                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002381                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048742                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1031761     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2463      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1034224                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          672040500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         855157999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4590496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25871952000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1671                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       111935                       # number of demand (read+write) hits
system.l2.demand_hits::total                   113606                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1671                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       111935                       # number of overall hits
system.l2.overall_hits::total                  113606                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1388                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       458170                       # number of demand (read+write) misses
system.l2.demand_misses::total                 459558                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1388                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       458170                       # number of overall misses
system.l2.overall_misses::total                459558                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    119771500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  37685931000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37805702500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    119771500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37685931000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37805702500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3059                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       570105                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               573164                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3059                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       570105                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              573164                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.453743                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.803659                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.801791                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.453743                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.803659                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.801791                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86290.706052                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82253.161490                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82265.356060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86290.706052                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82253.161490                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82265.356060                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43437                       # number of writebacks
system.l2.writebacks::total                     43437                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       458170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            459558                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       458170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           459558                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    105891500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33104221000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33210112500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    105891500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33104221000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33210112500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.453743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.803659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.801791                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.453743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.803659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.801791                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76290.706052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72253.139664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72265.334299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76290.706052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72253.139664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72265.334299                       # average overall mshr miss latency
system.l2.replacements                         461060                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        96080                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            96080                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        96080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        96080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2884                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2884                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2884                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2884                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          782                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           782                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4985                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4985                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        29026                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29026                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2376498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2376498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.853430                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.853430                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81874.801902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81874.801902                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29026                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29026                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2086238000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2086238000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.853430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.853430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71874.801902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71874.801902                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1671                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1671                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    119771500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    119771500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3059                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3059                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.453743                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.453743                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86290.706052                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86290.706052                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    105891500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    105891500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.453743                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.453743                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76290.706052                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76290.706052                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       106950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            106950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       429144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          429144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  35309433000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35309433000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       536094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        536094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.800501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.800501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82278.752587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82278.752587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       429144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       429144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  31017983000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31017983000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.800501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.800501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72278.729284                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72278.729284                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25871952000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1160735                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    469252                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.473586                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.144426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    27.004199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8138.851374                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1832                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6159                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5045660                       # Number of tag accesses
system.l2.tags.data_accesses                  5045660                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25871952000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        88832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     29322880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29411712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        88832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2779968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2779968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       458170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              459558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        43437                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              43437                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3433525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1133384910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1136818436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3433525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3433525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107451034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107451034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107451034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3433525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1133384910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1244269470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    457462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000704144750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2700                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2700                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40798                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      459558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43437                       # Number of write requests accepted
system.mem_ctrls.readBursts                    459558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43437                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    708                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1886                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5654380250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2294250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14257817750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12322.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31072.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   354561                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33480                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                459558                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43437                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  268089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  147236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.375360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.577412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.419012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46301     40.53%     40.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24925     21.82%     62.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12472     10.92%     73.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8228      7.20%     80.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4697      4.11%     84.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3646      3.19%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2947      2.58%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1825      1.60%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9204      8.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114245                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     169.338148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.741193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    430.067078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2324     86.07%     86.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          120      4.44%     90.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          136      5.04%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           57      2.11%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           15      0.56%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            8      0.30%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            6      0.22%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            7      0.26%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.15%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.04%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            8      0.30%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.07%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           12      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2700                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.088148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.083092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.420404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2574     95.33%     95.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.11%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               82      3.04%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.44%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2700                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29366400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   45312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2780032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29411712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2779968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1135.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1136.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25871932500                       # Total gap between requests
system.mem_ctrls.avgGap                      51435.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        88832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     29277568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2780032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3433525.232266973704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1131633515.708439826965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107453507.953323349357                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       458170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43437                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     48749000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14209068750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 628688348750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35121.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31012.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14473567.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            378441420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            201138795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1548794520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          101544660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2042448720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11196654780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        506067840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15975090735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.467547                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1216681000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    863980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23791291000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            437282160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            232420980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1727394480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          125201700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2042448720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11182886430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        517662240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16265296710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.684558                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1236692000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    863980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23771280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    34479128000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270801759192000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6279390                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6279397                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6279390                       # number of overall hits
system.cpu.icache.overall_hits::total         6279397                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4176                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4178                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4176                       # number of overall misses
system.cpu.icache.overall_misses::total          4178                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    215102000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    215102000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    215102000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    215102000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6283566                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6283575                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6283566                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6283575                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000665                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000665                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000665                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000665                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51509.099617                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51484.442317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51509.099617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51484.442317                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          763                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3047                       # number of writebacks
system.cpu.icache.writebacks::total              3047                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          671                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          671                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          671                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          671                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3505                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3505                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3505                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3505                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    179098500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    179098500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    179098500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    179098500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000558                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000558                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000558                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000558                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 51098.002853                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51098.002853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 51098.002853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51098.002853                       # average overall mshr miss latency
system.cpu.icache.replacements                   3047                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6279390                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6279397                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4176                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4178                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    215102000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    215102000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6283566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6283575                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000665                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000665                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51509.099617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51484.442317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          671                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          671                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3505                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3505                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    179098500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    179098500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000558                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000558                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 51098.002853                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51098.002853                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270801759192000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.046778                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6282904                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3507                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1791.532364                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.046674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          327                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12570657                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12570657                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270801759192000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270801759192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270801759192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270801759192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270801759192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270801759192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270801759192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10310972                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10310975                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10327094                       # number of overall hits
system.cpu.dcache.overall_hits::total        10327097                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3003187                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3003190                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3003479                       # number of overall misses
system.cpu.dcache.overall_misses::total       3003482                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 188823006909                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 188823006909                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 188823006909                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 188823006909                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13314159                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13314165                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13330573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13330579                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.225563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225564                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.225308                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225308                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62874.208935                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62874.146128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62868.096267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62868.033472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3348824                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             98951                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.843256                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       127385                       # number of writebacks
system.cpu.dcache.writebacks::total            127385                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2248778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2248778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2248778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2248778                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754409                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754409                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754568                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754568                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  52930395409                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52930395409                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  52937724409                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52937724409                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056604                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056604                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70161.405032                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70161.405032                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70156.333702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70156.333702                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753546                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9107914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9107917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2956652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2956654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 185357670500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 185357670500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12064566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12064571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.245069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.245069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62691.744074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62691.701667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2248567                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2248567                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       708085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       708085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  49518971500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49518971500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69933.654152                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69933.654152                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46535                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3465336409                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3465336409                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037240                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037241                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74467.312969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74465.712760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3411423909                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3411423909                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73642.688650                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73642.688650                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16122                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16122                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          292                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          292                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16414                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16414                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.017790                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.017790                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          159                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          159                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      7329000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7329000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009687                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009687                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 46094.339623                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 46094.339623                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270801759192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.130257                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11081667                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754570                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.686069                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.130255                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27415728                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27415728                       # Number of data accesses

---------- End Simulation Statistics   ----------
