-a "ECP5U"
-d LFE5U-25F
-t CABGA256
-s 6
-sdc "D:/Project/C20F_haikang/C200_FPGA/C200_FPGA.ldc"
-frequency 100
-optimization_goal Timing
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-force_gsr Auto
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-mux_style Auto
-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950



-use_io_insertion 1
-resolve_mixed_drivers 0
-use_io_reg auto


-lpf 1
-ver "D:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v"
-ver "D:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v"
-ver "D:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v"
-ver "D:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v"
-ver "D:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v"
-key "D:/lscc/diamond/3.12/module/reveal/document/reveal_test.dat"
-ver "D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_workspace/tmpreveal/c200_fpga_la0_trig_gen.v"
-ver "D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_workspace/tmpreveal/c200_fpga_la0_gen.v"
-ver "D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_workspace/tmpreveal/C200_FPGA_rvl.v"
-top C200_FPGA


-p "D:/lscc/diamond/3.12/ispfpga/sa5p00/data" "D:/Project/C20F_haikang/C200_FPGA/impl1" "D:/Project/C20F_haikang/C200_FPGA" "D:/Project/C20F_haikang/C200_FPGA/impl1/reveal_workspace/C200_FPGA"

-ngd "C200_FPGA_impl1.ngd"

