{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77579,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0125027,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0242128,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0248235,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0125002,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0248235,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.42887,
	"finish__clock__skew__setup": 0.342403,
	"finish__clock__skew__hold": 0.342403,
	"finish__timing__drv__max_slew_limit": -2.34835,
	"finish__timing__drv__max_slew": 33842,
	"finish__timing__drv__max_cap_limit": -2.36935,
	"finish__timing__drv__max_cap": 33281,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0720591,
	"finish__power__switching__total": 0.743268,
	"finish__power__leakage__total": 6.92489e-07,
	"finish__power__total": 0.815328,
	"finish__design__io": 80,
	"finish__design__die__area": 4.71625e+06,
	"finish__design__core__area": 4.6988e+06,
	"finish__design__instance__count": 159256,
	"finish__design__instance__area": 2.16398e+06,
	"finish__design__instance__count__stdcell": 159256,
	"finish__design__instance__area__stdcell": 2.16398e+06,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.46054,
	"finish__design__instance__utilization__stdcell": 0.46054
}