// Seed: 695422201
module module_0;
  assign module_1.id_2 = 0;
  wire id_2;
  supply1 id_3 = 1;
  assign module_3.type_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply0 id_3
);
  supply1 id_5;
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
module module_2;
  logic [7:0][1] id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_6 = 0;
  wire id_2;
  always assume #1  (1) id_2 = id_2;
endmodule
module module_3 (
    output wand  id_0,
    output logic id_1
    , id_9,
    output tri0  id_2,
    input  logic id_3,
    input  tri1  id_4,
    input  wand  id_5,
    input  tri0  id_6,
    output logic id_7
);
  assign id_9 = 1;
  logic id_10, id_11;
  tri0  id_12;
  logic id_13;
  id_14 :
  assert property (@(posedge 1) 1'b0) $display(1, id_3, id_10);
  logic id_15, id_16;
  supply0 id_17 = ((id_12)) - id_16;
  wire id_18;
  final id_10 <= id_16;
  module_0 modCall_1 ();
  for (id_19 = 1; id_19; id_13 += 1'd0 - 1) begin : LABEL_0
    id_20(
        .id_0(id_7)
    );
    assign id_2 = id_3 << 1;
  end
  wire  id_21;
  logic id_22;
  id_23(
      id_1, id_7, 1'h0, id_15, id_22, 1, 1, id_13, 1
  );
  wire id_24;
endmodule
