// Seed: 371936184
module module_0;
  logic id_2 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd46
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output id_5;
  output _id_4;
  input id_3;
  output id_2;
  output id_1;
  type_7(
      1'b0, (1), id_4[1]
  ); type_8(
      1, id_4, id_5
  );
  logic id_6;
  always @(posedge id_3[1 : id_4]) begin
    id_1 <= 1;
  end
endmodule
