
---------- Begin Simulation Statistics ----------
simSeconds                                   0.015263                       # Number of seconds simulated (Second)
simTicks                                  15262771000                       # Number of ticks simulated (Tick)
finalTick                                 15262771000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    649.14                       # Real time elapsed on the host (Second)
hostTickRate                                 23512132                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   28877376                       # Number of bytes of host memory used (Byte)
simInsts                                     50000002                       # Number of instructions simulated (Count)
simOps                                       50001222                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    77024                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      77026                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         30525544                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50616201                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2950                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       51029186                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  22590                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               617921                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            327662                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 233                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            30492081                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.673523                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.665575                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  12733390     41.76%     41.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2834519      9.30%     51.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1571555      5.15%     56.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  10604866     34.78%     90.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    914478      3.00%     93.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1578370      5.18%     99.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    149472      0.49%     99.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     53083      0.17%     99.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     52348      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              30492081                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   13867      0.88%      0.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     198      0.01%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  75723      4.79%      5.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1491516     94.32%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 7      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1252      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      24803511     48.61%     48.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         3092      0.01%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2673      0.01%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            2      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     48.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       753429      1.48%     50.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     25465195     49.90%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           32      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       51029186                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.671688                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1581311                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030988                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                134154276                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                51241044                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50367741                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        75                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       42                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               33                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    52609204                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           41                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50389485                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        709491                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     40137                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           25596452                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       12077120                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     24886961                       # Number of stores executed (Count)
system.cpu.numRate                           1.650732                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             411                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           33463                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000002                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50001222                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.610511                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.610511                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.637973                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.637973                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   78041862                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  13462864                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          32                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         33                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 392156177                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       58                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 15262771000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads         775159                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      24925780                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        20927                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        59282                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             12200                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               3067                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         3688                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     24327870                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean    12.466370                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.721702                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0       942979      3.88%      3.88% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1       254294      1.05%      4.92% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2       438316      1.80%      6.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3        72353      0.30%      7.02% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       234730      0.96%      7.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       206087      0.85%      8.83% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6       393467      1.62%     10.45% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7        26149      0.11%     10.56% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       415092      1.71%     12.26% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        13592      0.06%     12.32% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       410189      1.69%     14.01% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11         4191      0.02%     14.02% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12      1499823      6.17%     20.19% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13         2409      0.01%     20.20% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14     19414199     79.80%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     24327870                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts          622270                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2717                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             15849                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     30397197                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.644929                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.834663                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        14019238     46.12%     46.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2320485      7.63%     53.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1215188      4.00%     57.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         9741064     32.05%     89.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1472775      4.85%     94.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          811662      2.67%     97.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          215935      0.71%     98.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           24651      0.08%     98.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          576199      1.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     30397197                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000002                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50001222                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    25426281                       # Number of memory references committed (Count)
system.cpu.commit.loads                        600625                       # Number of loads committed (Count)
system.cpu.commit.amos                           1464                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1220                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   12014104                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         32                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49967545                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 38244                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1252      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24568167     49.14%     49.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         3041      0.01%     49.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2481      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       602057      1.20%     50.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     24824192     49.65%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           32      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50001222                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        576199                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1855354                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1855354                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1855354                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1855354                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     23525045                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        23525045                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     23525045                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       23525045                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 162970353936                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 162970353936                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 162970353936                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 162970353936                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     25380399                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      25380399                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     25380399                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     25380399                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.926898                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.926898                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.926898                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.926898                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data  6927.525704                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total  6927.525704                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data  6927.525704                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total  6927.525704                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        22862                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          226                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1491                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      15.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    75.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      3072523                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           3072523                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     20431654                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      20431654                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     20431654                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     20431654                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      3093391                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3093391                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      3093391                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3093391                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  23378498551                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  23378498551                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  23378498551                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  23378498551                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.121881                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.121881                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.121881                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.121881                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data  7557.563383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total  7557.563383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data  7557.563383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total  7557.563383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                3091342                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       502284                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          502284                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        53932                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         53932                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2956199500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2956199500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       556216                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       556216                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.096962                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.096962                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 54813.459542                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 54813.459542                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        26082                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        26082                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        27850                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        27850                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1556953500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1556953500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.050070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.050070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 55904.973070                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 55904.973070                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data         1463                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1463                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data         3000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total         3000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data         1464                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1464                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.000683                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.000683                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data         3000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total         3000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrHits::cpu.data            1                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      1353070                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1353070                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     23471113                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     23471113                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 160014154436                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 160014154436                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     24824183                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     24824183                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.945494                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.945494                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  6817.493250                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  6817.493250                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data     20405572                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     20405572                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      3065541                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3065541                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  21821545051                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  21821545051                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.123490                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.123490                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  7118.334105                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  7118.334105                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2045.582180                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4940508                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3091342                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.598176                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2045.582180                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998819                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998819                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         1734                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          314                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          206148294                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         206148294                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   940957                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              17726104                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   9653658                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2152028                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  19334                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11863490                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  2055                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               50839433                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 10294                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      1748650                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      1748650                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      1748650                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      1748650                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        26082                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        26082                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        26082                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        26082                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   1829309500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   1829309500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   1829309500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   1829309500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      1774732                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      1774732                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      1774732                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      1774732                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.014696                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.014696                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.014696                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.014696                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 70136.856836                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 70136.856836                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 70136.856836                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 70136.856836                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        26082                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        26082                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        26082                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        26082                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   1803227500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   1803227500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   1803227500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   1803227500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.014696                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.014696                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.014696                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.014696                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 69136.856836                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 69136.856836                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 69136.856836                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 69136.856836                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        26066                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      1748650                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      1748650                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        26082                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        26082                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   1829309500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   1829309500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      1774732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      1774732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.014696                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.014696                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 70136.856836                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 70136.856836                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        26082                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        26082                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   1803227500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   1803227500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.014696                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.014696                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 69136.856836                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 69136.856836                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.949142                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      1773764                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        26066                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    68.048953                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1538500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.949142                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.996821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.996821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      3575546                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      3575546                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              22570                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       51199443                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    11962011                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           11962011                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      30438676                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   42572                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       3998                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 2939                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles             4                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         2608                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    421679                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   592                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       29                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           30492081                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.679152                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.143654                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 16155862     52.98%     52.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   313827      1.03%     54.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1420359      4.66%     58.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  9863360     32.35%     91.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   535633      1.76%     92.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    63855      0.21%     92.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   519450      1.70%     94.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    80161      0.26%     94.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1539574      5.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             30492081                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.391869                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.677266                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         420682                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            420682                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        420682                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           420682                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          963                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             963                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          963                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            963                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     59301488                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     59301488                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     59301488                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     59301488                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       421645                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        421645                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       421645                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       421645                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002284                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002284                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002284                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002284                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 61579.946002                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 61579.946002                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 61579.946002                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 61579.946002                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        21754                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          230                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      94.582609                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          220                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           220                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          220                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          220                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          743                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          743                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          743                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          743                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     49837988                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     49837988                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     49837988                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     49837988                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001762                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001762                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001762                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001762                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67076.699865                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67076.699865                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67076.699865                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67076.699865                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       420682                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          420682                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          963                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           963                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     59301488                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     59301488                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       421645                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       421645                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002284                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002284                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 61579.946002                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 61579.946002                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          220                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          220                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          743                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          743                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     49837988                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     49837988                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001762                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001762                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67076.699865                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67076.699865                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           715.768021                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   715.768021                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.349496                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.349496                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          743                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          727                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.362793                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3373903                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3373903                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     19334                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     639921                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2671805                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50619151                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 5213                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   775159                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                24925780                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1644                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2538                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2666909                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           4064                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          10048                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         7737                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                17785                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50377047                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50367774                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  12879733                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  36696879                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.650021                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.350976                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          165                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          165                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          165                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          165                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           45                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           45                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           45                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           45                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      2930500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      2930500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      2930500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      2930500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          210                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          210                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          210                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          210                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.214286                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.214286                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.214286                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.214286                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 65122.222222                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 65122.222222                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 65122.222222                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 65122.222222                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           45                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           45                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           45                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           45                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      2885500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      2885500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      2885500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      2885500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.214286                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.214286                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.214286                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.214286                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 64122.222222                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 64122.222222                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 64122.222222                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 64122.222222                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           30                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          165                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          165                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           45                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           45                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      2930500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      2930500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          210                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          210                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.214286                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.214286                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 65122.222222                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 65122.222222                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           45                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           45                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      2885500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      2885500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.214286                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.214286                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 64122.222222                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 64122.222222                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    14.866340                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           93                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           30                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.100000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    14.866340                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.929146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.929146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          465                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          465                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      152241                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  174534                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1055                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4064                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 100117                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  703                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   9298                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             600625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             26.276773                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           132.766074                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 555058     92.41%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1835      0.31%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  382      0.06%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  328      0.05%     92.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  253      0.04%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  265      0.04%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  301      0.05%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  425      0.07%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  595      0.10%     93.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  742      0.12%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               9019      1.50%     94.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2007      0.33%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                762      0.13%     95.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               2472      0.41%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1115      0.19%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                999      0.17%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3758      0.63%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1867      0.31%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                831      0.14%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                345      0.06%     97.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                133      0.02%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                128      0.02%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                156      0.03%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 78      0.01%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                359      0.06%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                537      0.09%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                204      0.03%     97.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                696      0.12%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                365      0.06%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                208      0.03%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            14402      2.40%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            10285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               600625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                    709952                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   28453                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                738405                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                 24887616                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                 571189                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses             25458805                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      25597568                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      599642                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  26197210                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    421675                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      70                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                421745                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        421675                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          70                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    421745                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  19334                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1708352                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3933944                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2819                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  11025597                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              13802035                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50734497                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 45281                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 148513                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 954633                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               12326701                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            13693184                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    87501347                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 77500879                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                         8                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              13202006                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   491176                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      44                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  49                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  12552805                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         80444489                       # The number of ROB reads (Count)
system.cpu.rob.writes                       101342546                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50001222                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                2812336                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   2812336                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data               2812336                       # number of overall hits (Count)
system.l2.overallHits::total                  2812336                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        26082                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           45                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  743                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               211930                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  238800                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        26082                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           45                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 743                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              211930                       # number of overall misses (Count)
system.l2.overallMisses::total                 238800                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   1760667997                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      2815500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        49087000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     12475232987                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        14287803484                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   1760667997                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      2815500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       49087000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    12475232987                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       14287803484                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        26082                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           45                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                743                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            3024266                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               3051136                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        26082                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           45                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               743                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           3024266                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              3051136                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.070077                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.078266                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.070077                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.078266                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 67505.099187                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 62566.666667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 66065.948856                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58864.875133                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    59831.672881                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 67505.099187                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 62566.666667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 66065.948856                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58864.875133                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   59831.672881                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               176889                       # number of writebacks (Count)
system.l2.writebacks::total                    176889                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        26082                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           44                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              743                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           211930                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              238799                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        26082                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           44                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             743                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          211930                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             238799                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   1708503997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      2698000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     47601000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  12051372987                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    13810175984                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   1708503997                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      2698000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     47601000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  12051372987                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   13810175984                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.977778                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.070077                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.078266                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.977778                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.070077                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.078266                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 65505.099187                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 61318.181818                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 64065.948856                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 56864.875133                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 57831.799899                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 65505.099187                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 61318.181818                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 64065.948856                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 56864.875133                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 57831.799899                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         176889                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        39349                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          39349                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data          69020                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total             69020                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          105                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             105                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data        69125                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         69125                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.001519                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.001519                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          105                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          105                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2515968                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2515968                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.001519                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.001519                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 23961.600000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 23961.600000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           743                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              743                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     49087000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     49087000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          743                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            743                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 66065.948856                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66065.948856                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          743                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          743                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     47601000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     47601000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 64065.948856                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 64065.948856                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data            2805713                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total               2805713                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           190745                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              190745                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  10964077987                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    10964077987                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        2996458                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           2996458                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.063657                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.063657                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 57480.290372                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 57480.290372                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       190745                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          190745                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  10582587987                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  10582587987                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.063657                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.063657                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 55480.290372                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 55480.290372                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           6623                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              6623                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        26082                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           45                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        21185                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           47312                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   1760667997                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      2815500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1511155000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   3274638497                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        26082                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           45                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        27808                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         53935                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.761831                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.877204                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 67505.099187                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 62566.666667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 71331.366533                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 69213.698364                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        26082                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           44                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        21185                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        47311                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   1708503997                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      2698000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1468785000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   3179986997                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.977778                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.761831                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.877186                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 65505.099187                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 61318.181818                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69331.366533                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67214.537782                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks      3072522                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          3072522                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      3072522                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      3072522                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 13941.183529                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      5939601                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3058245                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.942160                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    29362000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   13941.183529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.850902                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.850902                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14277                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                 1700                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                11886                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   61                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  530                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  100                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.871399                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   52929578                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  52929578                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    176889.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     26082.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        44.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       743.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    181547.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000190501652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         4937                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         4937                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              486728                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             174355                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      238799                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     176889                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    238799                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   176889                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  30383                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      55.20                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                238799                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               176889                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   78050                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   51373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   47629                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   27136                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     564                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     372                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     378                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     584                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     868                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     319                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    286                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    238                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    193                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    142                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     68                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   4479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   5784                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   6903                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   6629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   7871                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   8642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   9002                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  10752                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  10508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  11999                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  15141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  23197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  15490                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   6241                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   6015                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   5815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   5574                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   1110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   1527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   1423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    959                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    563                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    324                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    465                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    434                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                    105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                    102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                    104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                    100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                    183                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                    181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                    122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                    184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                    177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                   122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                   184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                   167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                   105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                   126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                    64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                    45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                    78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                    75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                    51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                    77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         4937                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      42.214908                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    246.769828                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511          4924     99.74%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023           12      0.24%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-16895            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          4937                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         4937                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      35.817298                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     28.950364                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     26.055207                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17          1693     34.29%     34.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           449      9.09%     43.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21           293      5.93%     49.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23           164      3.32%     52.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25            74      1.50%     54.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27            85      1.72%     55.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29           123      2.49%     58.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31            84      1.70%     60.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33           100      2.03%     62.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35           153      3.10%     65.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37           109      2.21%     67.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39            46      0.93%     68.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41            39      0.79%     69.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43            49      0.99%     70.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45            29      0.59%     70.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47            15      0.30%     70.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49            24      0.49%     71.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51            37      0.75%     72.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53            47      0.95%     73.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55            38      0.77%     73.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-57            25      0.51%     74.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58-59            28      0.57%     75.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61           116      2.35%     77.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62-63           107      2.17%     79.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65           412      8.35%     87.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67            71      1.44%     89.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-69           146      2.96%     92.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70-71            67      1.36%     93.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-73            44      0.89%     94.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::74-75            39      0.79%     95.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-77            24      0.49%     95.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::78-79            35      0.71%     96.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-81            39      0.79%     97.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-85             1      0.02%     97.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-89             1      0.02%     97.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::94-95             1      0.02%     97.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-97             1      0.02%     97.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::100-101            2      0.04%     97.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-105            1      0.02%     97.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-109            2      0.04%     97.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::110-111            1      0.02%     97.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::114-115            3      0.06%     97.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::118-119            2      0.04%     97.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-121            1      0.02%     97.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-125            1      0.02%     97.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::126-127            2      0.04%     97.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-129           24      0.49%     98.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::130-131           11      0.22%     98.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::132-133            3      0.06%     98.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::134-135            4      0.08%     98.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-137           10      0.20%     98.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::138-139           14      0.28%     99.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::140-141           12      0.24%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::142-143           21      0.43%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-145           15      0.30%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          4937                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 1944512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                15283136                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             11320896                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1001334292.44270265                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              741732677.50659430                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   15262595000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      36716.47                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      1669248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         2816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        47552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     11619008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     11317120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 109367296.410330727696                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 184501.228512175148                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 3115554.836012412328                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 761264648.470451474190                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 741485278.131998419762                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        26082                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           44                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          743                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       211930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       176889                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    861856834                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      1252380                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     23513172                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   5444730344                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 787947218120                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     33044.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     28463.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31646.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25691.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4454472.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      1669248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         2816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        47552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     13563520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       15283136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        47552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        47552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     11320896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     11320896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        26082                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           44                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          743                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       211930                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          238799                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       176889                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         176889                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    109367296                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       184501                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        3115555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      888666940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1001334292                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3115555                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3115555                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    741732678                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        741732678                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    741732678                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    109367296                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       184501                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3115555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     888666940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1743066970                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               208416                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              176830                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        18676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        20563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        14105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        27727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        12768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1052                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         8511                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         2437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         7930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         1373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1409                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         8279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         2267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        25157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         1275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        14725                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         1164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        21338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        23342                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           74                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         7680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        31807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        15391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         7576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        10083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         6596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         1358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        30620                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        14097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2685740058                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             694442112                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         6331352730                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12886.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30378.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              173969                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             158153                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            83.47                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.44                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        53119                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   464.149702                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   253.298690                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   425.735765                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        17639     33.21%     33.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         9357     17.62%     50.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2936      5.53%     56.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2131      4.01%     60.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1168      2.20%     62.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          903      1.70%     64.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          815      1.53%     65.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          750      1.41%     67.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        17420     32.79%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        53119                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              13338624                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           11317120                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              873.932001                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              741.485278                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.55                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.86                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.21                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    101833490.304000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    135369734.438400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   533091765.964797                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  391086542.784001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2715340149.311971                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 12281335887.844751                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 527030639.385594                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  16685088210.033590                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1093.188662                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    739523208                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    686000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  13837247792                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    63847090.944000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    84879742.516800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   343571956.224000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  273528304.896000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2715340149.311971                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 9464547298.147217                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2691342776.102410                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  15637057318.142344                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1024.522829                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4046747242                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    686000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10530023758                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               48054                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        176889                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             39348                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             190745                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            190745                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           48054                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            105                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       693940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       693944                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  693944                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     26604032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     26604048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 26604048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             238906                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   238906    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               238906                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          1210435782                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1248184590                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         455145                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       221808                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              54678                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      3249411                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            44915                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           2996458                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          2996457                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            743                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         53935                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         69125                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        69125                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1486                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9278126                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          120                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        78230                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                9357962                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        47552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    390194384                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1669248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               391914064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          176889                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  11320896                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3316087                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001679                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.040942                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3310519     99.83%     99.83% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    5568      0.17%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3316087                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4719638349                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            743000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        3058828500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             45499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          26097968                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       6302448                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3163254                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         5566                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  15262771000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.014925                       # Number of seconds simulated (Second)
simTicks                                  14924913500                       # Number of ticks simulated (Tick)
finalTick                                 30187684500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    652.96                       # Real time elapsed on the host (Second)
hostTickRate                                 22857155                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   40858176                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100002440                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   153148                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     153151                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         29849827                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50411844                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2773                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50887299                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  15447                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               413367                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            211990                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  89                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            29849827                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.704777                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.661906                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  12136188     40.66%     40.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2815212      9.43%     50.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1549591      5.19%     55.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  10621376     35.58%     90.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    913547      3.06%     93.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1574878      5.28%     99.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    141486      0.47%     99.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     49109      0.16%     99.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     48440      0.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              29849827                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   12966      0.82%      0.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                      91      0.01%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  67775      4.30%      5.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1494216     94.87%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1222      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      24682361     48.50%     48.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         3013      0.01%     48.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2437      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     48.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       678635      1.33%     49.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     25519631     50.15%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50887299                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.704777                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1575048                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030952                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                133214920                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                50831998                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50256154                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    52461125                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50268659                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        644103                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     21110                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           25588647                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       12048227                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     24944544                       # Number of stores executed (Count)
system.cpu.numRate                           1.684052                       # Inst execution rate ((Count/Cycle))
system.cpu.committedInsts                    49999998                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50001218                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.596997                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.596997                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.675052                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.675052                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   78006214                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  13312158                       # Number of integer regfile writes (Count)
system.cpu.miscRegfileReads                 387635119                       # number of misc regfile reads (Count)
system.cpu.lastCommitTick                 30187684500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads         684653                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      24970040                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        19090                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        41602                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              6688                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               1135                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1396                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     24138080                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean    13.267876                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     2.353178                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0       478739      1.98%      1.98% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1        60230      0.25%      2.23% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2        53987      0.22%      2.46% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3        64523      0.27%      2.72% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4        39339      0.16%      2.89% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5        23743      0.10%      2.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6        29514      0.12%      3.11% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7        25000      0.10%      3.21% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8        70085      0.29%      3.50% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        19118      0.08%      3.58% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        54123      0.22%      3.80% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11         5484      0.02%      3.83% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12      3529557     14.62%     18.45% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13         2798      0.01%     18.46% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14     19681840     81.54%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     24138080                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts          417324                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2684                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              8056                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     29787339                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.678606                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.836651                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        13424010     45.07%     45.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2295912      7.71%     52.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1199317      4.03%     56.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         9755054     32.75%     89.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1491076      5.01%     94.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          820459      2.75%     97.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          208610      0.70%     98.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           19957      0.07%     98.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          572944      1.92%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     29787339                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999998                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50001218                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    25470179                       # Number of memory references committed (Count)
system.cpu.commit.loads                        569486                       # Number of loads committed (Count)
system.cpu.commit.amos                           1464                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1220                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   12004399                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49969120                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 36475                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1220      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24524509     49.05%     49.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         2974      0.01%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2336      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       570950      1.14%     50.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     24899229     49.80%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50001218                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        572944                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1783646                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1783646                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1783646                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1783646                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     23611360                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        23611360                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     23611360                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       23611360                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 154974589771                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 154974589771                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 154974589771                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 154974589771                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     25395006                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      25395006                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     25395006                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     25395006                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.929764                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.929764                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.929764                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.929764                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data  6563.560497                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total  6563.560497                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data  6563.560497                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total  6563.560497                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        13017                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          341                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1069                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      12.176801                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   113.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      3083080                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           3083080                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     20509880                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      20509880                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     20509880                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     20509880                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      3101480                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3101480                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      3101480                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3101480                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  22098829866                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  22098829866                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  22098829866                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  22098829866                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.122130                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.122130                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.122130                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.122130                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data  7125.253062                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total  7125.253062                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data  7125.253062                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total  7125.253062                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                3101480                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       445866                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          445866                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        49906                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         49906                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2743877000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2743877000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       495772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       495772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.100663                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.100663                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 54980.904100                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 54980.904100                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        23133                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        23133                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        26773                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        26773                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1480731000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1480731000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.054003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.054003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 55306.876331                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 55306.876331                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data         1464                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1464                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data         1464                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1464                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      1337780                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1337780                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     23561454                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     23561454                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 152230712771                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 152230712771                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     24899234                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     24899234                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.946272                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.946272                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  6461.006726                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  6461.006726                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data     20486747                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     20486747                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      3074707                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3074707                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  20618098866                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  20618098866                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.123486                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.123486                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  6705.711753                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  6705.711753                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4896289                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3103528                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.577653                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         1636                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          412                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          206273240                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         206273240                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   880263                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              17185046                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   9635126                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2137825                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  11567                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11839865                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   345                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               50546849                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1708                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      1749546                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      1749546                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      1749546                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      1749546                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        25121                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        25121                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        25121                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        25121                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   1773046500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   1773046500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   1773046500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   1773046500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      1774667                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      1774667                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      1774667                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      1774667                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.014155                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.014155                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.014155                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.014155                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 70580.251582                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 70580.251582                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 70580.251582                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 70580.251582                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        25121                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        25121                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        25121                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        25121                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   1747925500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   1747925500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   1747925500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   1747925500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.014155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.014155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.014155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.014155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 69580.251582                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 69580.251582                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 69580.251582                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 69580.251582                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        25121                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      1749546                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      1749546                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        25121                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        25121                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   1773046500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   1773046500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      1774667                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      1774667                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.014155                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.014155                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 70580.251582                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 70580.251582                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        25121                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        25121                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   1747925500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   1747925500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.014155                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.014155                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 69580.251582                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 69580.251582                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      1775635                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        25137                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    70.638302                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      3574455                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      3574455                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles                121                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50799372                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    11924251                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           11924251                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      29837746                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   23758                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                         61                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.pendingTrapStallCycles            20                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    356342                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        8                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           29849827                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.701875                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.144538                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 15590648     52.23%     52.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   315925      1.06%     53.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1408487      4.72%     58.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  9862186     33.04%     91.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   510244      1.71%     92.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    60214      0.20%     92.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   494784      1.66%     94.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    88241      0.30%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1519098      5.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             29849827                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.399475                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.701831                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         356339                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            356339                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        356339                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           356339                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            3                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               3                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            3                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              3                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       225500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       225500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       225500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       225500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       356342                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        356342                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       356342                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       356342                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000008                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000008                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000008                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000008                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 75166.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 75166.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 75166.666667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 75166.666667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            2                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            2                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       147500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       147500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       147500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       147500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        73750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        73750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        73750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        73750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       356339                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          356339                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            3                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             3                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       225500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       225500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       356342                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       356342                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75166.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 75166.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            2                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            2                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       147500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       147500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        73750                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        73750                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           744.015257                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               777766                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                745                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1043.981208                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   744.015257                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.363289                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.363289                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          745                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          744                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.363770                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2850738                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2850738                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     11567                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     621285                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2485573                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50414617                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2041                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   684653                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                24970040                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1511                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2459                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2480522                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           4056                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           5567                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         3433                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 9000                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50260765                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50256154                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  12776103                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  36554705                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.683633                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.349506                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           30                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           30                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           30                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           30                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            6                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            6                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            6                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            6                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       348500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       348500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       348500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       348500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           36                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           36                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           36                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           36                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 58083.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 58083.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 58083.333333                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 58083.333333                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            6                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            6                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       342500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       342500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       342500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       342500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 57083.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 57083.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 57083.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 57083.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            6                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           30                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           30                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            6                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            6                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       348500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       348500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           36                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           36                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.166667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.166667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 58083.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 58083.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            6                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       342500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       342500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.166667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 57083.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 57083.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           15                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          153                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           21                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     7.285714                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           15                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.937500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.937500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           78                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           78                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      147465                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  115167                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  631                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4056                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  69341                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  691                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   8906                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             569486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             27.484446                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           136.176051                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 526110     92.38%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1705      0.30%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  215      0.04%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  162      0.03%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  106      0.02%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  107      0.02%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  149      0.03%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  291      0.05%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  319      0.06%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  636      0.11%     93.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               8657      1.52%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1770      0.31%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                649      0.11%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               2260      0.40%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                964      0.17%     95.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1024      0.18%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3894      0.68%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2082      0.37%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                961      0.17%     96.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                356      0.06%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 97      0.02%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 70      0.01%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                145      0.03%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 95      0.02%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                331      0.06%     97.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                532      0.09%     97.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                188      0.03%     97.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                629      0.11%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                332      0.06%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                140      0.02%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            14510      2.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             5668                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               569486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                    644494                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   26116                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                670610                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                 24945139                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                 571451                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses             25516590                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      25589633                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      597567                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  26187200                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    356342                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      12                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                356354                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        356342                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          12                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    356354                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  11567                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1647116                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3669608                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles             16                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  10994543                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              13526977                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50478357                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 25931                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 144932                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 968945                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               12028041                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            13451204                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    87273291                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 77298493                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              13134834                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   316356                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       2                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   2                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  12561171                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         79632937                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100900043                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999998                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50001218                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                2840865                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   2840865                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data               2840865                       # number of overall hits (Count)
system.l2.overallHits::total                  2840865                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        25121                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                    2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               191940                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  217069                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        25121                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            6                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                   2                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              191940                       # number of overall misses (Count)
system.l2.overallMisses::total                 217069                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   1706783999                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       333500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst          145500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     11116015969                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        12823278968                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   1706783999                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       333500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         145500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    11116015969                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       12823278968                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        25121                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                  2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            3032805                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               3057934                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        25121                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           3032805                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              3057934                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.063288                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.070986                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.063288                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.070986                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 67942.518172                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 55583.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst        72750                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 57914.014635                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    59074.667355                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 67942.518172                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 55583.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        72750                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 57914.014635                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   59074.667355                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               173597                       # number of writebacks (Count)
system.l2.writebacks::total                    173597                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        25121                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            6                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst                2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           191940                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              217069                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        25121                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            6                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          191940                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             217069                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   1656541999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       321500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst       141500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  10732135969                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    12389140968                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   1656541999                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       321500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       141500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  10732135969                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   12389140968                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.063288                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.070986                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.063288                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.070986                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 65942.518172                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 53583.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst        70750                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 55914.014635                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 57074.667355                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 65942.518172                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 53583.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        70750                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 55914.014635                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 57074.667355                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         173597                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        38361                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          38361                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data          68550                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total             68550                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          125                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             125                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data        68675                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         68675                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.001820                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.001820                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          125                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          125                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      3534432                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      3534432                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.001820                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.001820                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 28275.456000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 28275.456000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst             2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       145500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       145500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        72750                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        72750                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       141500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       141500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        70750                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        70750                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data            2834235                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total               2834235                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           171836                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              171836                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   9679902469                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     9679902469                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        3006071                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           3006071                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.057163                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.057163                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 56332.214839                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 56332.214839                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       171836                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          171836                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   9336230469                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   9336230469                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.057163                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.057163                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 54332.214839                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 54332.214839                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           6630                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              6630                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        25121                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            6                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        20104                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           45231                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   1706783999                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       333500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1436113500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   3143230999                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        25121                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        26734                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         51861                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.752001                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.872158                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 67942.518172                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 55583.333333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 71434.217071                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 69492.847803                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        25121                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            6                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        20104                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        45231                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   1656541999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       321500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1395905500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   3052768999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.752001                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.872158                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 65942.518172                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 53583.333333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69434.217071                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67492.847803                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks      3083081                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          3083081                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      3083081                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      3083081                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14273.743123                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      6006773                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3097358                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.939322                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14273.743123                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.871200                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.871200                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14346                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                 1700                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                11832                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   32                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  525                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  257                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.875610                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   53067489                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  53067489                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    173597.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     25121.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    160577.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000079520802                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         4772                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         4772                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              441054                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             171740                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      217069                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     173597                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    217069                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   173597                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  31363                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.60                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                217069                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               173597                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   71824                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   45686                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   42146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   23770                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     337                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     301                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     578                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     157                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    118                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    110                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     83                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2941                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   4347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   6059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   6893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   6742                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   8079                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   8886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   9918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   9767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   9772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  10180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  12957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  24584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  15252                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   5958                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   5835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   5596                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   5415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    882                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    917                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   1507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   1755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    465                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    366                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    460                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    353                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    288                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    138                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                    125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                    116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                    114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                    130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                    191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                    104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                    168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                    215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                   127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                   133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                   163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                   125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                    87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                    57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                    44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                    69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                    94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                    59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                    51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                    36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                   195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         4772                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      38.888516                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     80.151278                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15           2610     54.69%     54.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          1033     21.65%     76.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           187      3.92%     80.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63           172      3.60%     83.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79           201      4.21%     88.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95            83      1.74%     89.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111           86      1.80%     91.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127           29      0.61%     92.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143           13      0.27%     92.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159          116      2.43%     94.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1      0.02%     94.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            2      0.04%     94.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            3      0.06%     95.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            7      0.15%     95.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            2      0.04%     95.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            2      0.04%     95.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287           12      0.25%     95.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303           13      0.27%     95.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319           12      0.25%     96.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335           19      0.40%     96.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-351           58      1.22%     97.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367           59      1.24%     98.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            9      0.19%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            7      0.15%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415            4      0.08%     99.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-431            7      0.15%     99.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-447           11      0.23%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-463            4      0.08%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::464-479            4      0.08%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::496-511            2      0.04%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-559            2      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::624-639            1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::688-703            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          4772                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         4772                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      36.380553                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     29.382886                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     26.340733                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17          1602     33.57%     33.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           433      9.07%     42.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21           262      5.49%     48.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23           158      3.31%     51.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25            80      1.68%     53.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27            88      1.84%     54.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29           108      2.26%     57.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31            71      1.49%     58.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33            88      1.84%     60.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35           163      3.42%     63.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37           118      2.47%     66.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39            40      0.84%     67.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41            29      0.61%     67.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43            59      1.24%     69.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45            25      0.52%     69.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47            16      0.34%     69.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49            19      0.40%     70.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51            26      0.54%     70.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53            59      1.24%     72.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55            41      0.86%     73.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-57            28      0.59%     73.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58-59            32      0.67%     74.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61           126      2.64%     76.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62-63            89      1.87%     78.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65           419      8.78%     87.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67            68      1.42%     89.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-69           155      3.25%     92.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70-71            63      1.32%     93.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-73            57      1.19%     94.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::74-75            31      0.65%     95.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-77            33      0.69%     96.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::78-79            23      0.48%     96.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-81            31      0.65%     97.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::82-83             1      0.02%     97.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-93             1      0.02%     97.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-105            1      0.02%     97.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::114-115            2      0.04%     97.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::116-117            2      0.04%     97.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::118-119            1      0.02%     97.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::122-123            2      0.04%     97.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-125            2      0.04%     97.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::126-127            3      0.06%     97.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-129           26      0.54%     98.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::130-131            4      0.08%     98.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::132-133            3      0.06%     98.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::134-135            8      0.17%     98.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-137           11      0.23%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::138-139            9      0.19%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::140-141           28      0.59%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::142-143           18      0.38%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-145           10      0.21%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          4772                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 2007232                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                13892416                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             11110208                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              930820537.08384979                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              744406860.38146889                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14924803500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      38203.49                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      1607744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     10276928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     11110912                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 107722165.357943281531                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 25728.792331024229                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 8576.264110341410                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 688575381.023146271706                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 744454029.834075808525                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        25121                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       191940                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       173597                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    841740560                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       123604                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst        77464                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   4786960356                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 787692512042                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     33507.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     20600.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     38732.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     24939.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4537477.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      1607744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     12284160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       13892416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     11110208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     11110208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        25121                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       191940                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          217069                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       173597                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         173597                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    107722165                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        25729                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst           8576                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      823064067                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         930820537                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         8576                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total          8576                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    744406860                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        744406860                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    744406860                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    107722165                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        25729                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          8576                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     823064067                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1675227397                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               185706                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              173608                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        18872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1317                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        20624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        12514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         5939                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         4854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        26334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        11469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         7918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         7483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          929                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         6758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          693                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        24446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        14256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        21520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        23580                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         7034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        31025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          534                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        15434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         7709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        10069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         6196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         1106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        30566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        14164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2380532632                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             618772392                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         5628901984                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12818.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30310.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              153265                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             155652                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.53                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.66                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        50401                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   456.272852                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   245.930453                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   426.413720                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        17319     34.36%     34.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         9018     17.89%     52.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2578      5.11%     57.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2014      4.00%     61.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          902      1.79%     63.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          739      1.47%     64.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          818      1.62%     66.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          705      1.40%     67.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        16308     32.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        50401                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              11885184                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           11110912                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              796.331851                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              744.454030                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.88                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               85.97                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    97676193.888000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    129871686.537600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   481257324.038397                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  383374108.992001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2655768911.342365                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 12062563639.761568                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 474573038.822395                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  16285084903.382383                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1091.134291                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    662832862                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    670950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  13591130638                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    59499550.656000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    79108036.123200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   299880943.622399                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  269130864.576000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2655768911.342365                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 9184033836.432013                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2686324752.115201                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  15233746894.867161                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1020.692475                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4043581288                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    670950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10210382212                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               45233                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        173597                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             38362                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             171836                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            171836                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           45233                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            125                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       646222                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       646222                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  646222                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     25002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     25002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 25002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             217194                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   217194    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               217194                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          1167321804                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1134716054                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         429163                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       217134                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              51863                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      3256678                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            43527                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           3006071                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          3006071                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              2                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         51861                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         68675                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        68675                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9304441                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           18                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        75363                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                9379826                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    391416704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1607744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               393024960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          173597                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  11110208                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3319192                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001556                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.039417                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3314027     99.84%     99.84% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    5165      0.16%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3319192                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4732577988                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy              2000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        3067142999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              6000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          25140461                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       6317893                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3172297                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         5166                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  14924913500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
