# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../LEDTests.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl" --include "../../../../LEDTests.srcs/sources_1/bd/Zynq_CPU/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../LEDTests.ip_user_files/bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0/sim/Zynq_CPU_processing_system7_0_0.v" \
"../../../../LEDTests.ip_user_files/bd/Zynq_CPU/sim/Zynq_CPU.v" \
"../../../../LEDTests.srcs/sources_1/bd/Zynq_CPU/hdl/Zynq_CPU_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
