module top_module(
    input clk,
    input reset,    // Active-high synchronous reset to 32'h1
    output [31:0] q
); 

    reg [31:0] qn;
    always @(*)
        begin
            qn = q[31:1];
            qn[31] = q[0];
            qn[21] = q[0]^q[22];
            qn[1] = q[0]^q[2];
            qn[0] = q[0]^q[1];
        end
    
    always @(posedge clk)
            q <= reset ? 32'h1 : qn;
            
endmodule
