\hypertarget{stm32f1xx__hal__adc__ex_8h}{}\doxysection{Drivers/\+STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.h File Reference}
\label{stm32f1xx__hal__adc__ex_8h}\index{Drivers/STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_adc\_ex.h@{Drivers/STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_adc\_ex.h}}


Header file of ADC HAL extension module.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
Include dependency graph for stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f1xx__hal__adc__ex_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f1xx__hal__adc__ex_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___injection_conf_type_def}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Configuration injected Channel structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex__injected__rank_gabe6252325fda6b22c794ea7b0e974ee3}{ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+1}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex__injected__rank_gaf065faf92e099a1667694233384d187e}{ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+2}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex__injected__rank_ga5fa8c3014caccae280220fd3df5d7f23}{ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+3}}~0x00000003U
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex__injected__rank_gaffe7c5042c696b39ef23fba9af5a88b9}{ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+4}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__edge___injected_ga5ef4af64eb11cd75fac665eb7dce016b}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EDGE\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__edge___injected_ga79010c28c68ef0c2a19c021adcf983d2}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EDGE\+\_\+\+RISING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17af96980f14bc008357812c13bc4b3}{ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC1}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga241251bb419e25ad3b7bf895c86e5510}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC1}}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__source___regular_gaf40cf21366c12d956241193bca60b1f9}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC2}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacae72c954c422badc90bb0b4d0d20815}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC2}}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC2}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3f20bd007866e3f97a3eceacba8b9dab}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T2\+\_\+\+CC2}}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__source___regular_ga41bef7b6bfdb6641a97e89aa4abc405e}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+TRGO}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga0ba310c2b48bef9a7efb244a057c743b}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T3\+\_\+\+TRGO}}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+CC4}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3d6eef4340707c90a8a03f13915fe33b}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T4\+\_\+\+CC4}}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__source___regular_gaded75d5ddcb64cf735044cdc753571a9}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+EXT\+\_\+\+IT11}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gadfcac1a0321bd4432987ac219f6bb910}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+EXT\+\_\+\+IT11}}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__source___regular_ga3f562fb50959d72533aecd761175521a}{ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC3}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gaa2365f240e11b187842056429aa59dc0}{ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC3}}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}{ADC\+\_\+\+SOFTWARE\+\_\+\+START}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacdbff56063c173892cb85570e6075eca}{ADC1\+\_\+2\+\_\+3\+\_\+\+SWSTART}}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__source___injected_ga5408c05ebc9a0a16c08b0be0e79506dc}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T2\+\_\+\+TRGO}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_ga10a18ee99da1c79b43c2ce9b172056ae}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T2\+\_\+\+TRGO}}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__source___injected_gaadc7ecf196e883d7375e299dde80a8fa}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T2\+\_\+\+CC1}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_ga3427be16224e622119dd542832bbe27b}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T2\+\_\+\+CC1}}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__source___injected_ga826c3989c8fe4861729fdb966ff07c2d}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T3\+\_\+\+CC4}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_gafa35c43b8f76134bd3309c77b2895050}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T3\+\_\+\+CC4}}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__source___injected_ga87a5534698643b2c3872efb7d17d4f44}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T4\+\_\+\+TRGO}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_ga23e7fe91ecea2d7c2b287fe80d1a3ae8}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T4\+\_\+\+TRGO}}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__source___injected_ga364de9670181999642dcd159f22815c8}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EXT\+\_\+\+IT15}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_gadc93f600922a5ac31095985021bf6d1e}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+EXT\+\_\+\+IT15}}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__source___injected_ga50c7351afe9cf0960de8f2ae831d8a0b}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T1\+\_\+\+CC4}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_ga1db720110f19771a0c966dd1b0452f0c}{ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+CC4}}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__source___injected_ga577c4e4b766688d873ab518fa4e8cef0}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+T1\+\_\+\+TRGO}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_gab6817ea69f541312caf700f5fce6c3df}{ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+TRGO}}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___external__trigger__source___injected_gae90a9b5e1ae0cb2ef2c711d90b0b382b}{ADC\+\_\+\+INJECTED\+\_\+\+SOFTWARE\+\_\+\+START}}~\mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_ga1ef7968c844aa0205793b4b52e8dbb7c}{ADC1\+\_\+2\+\_\+3\+\_\+\+JSWSTART}}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga241251bb419e25ad3b7bf895c86e5510}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacae72c954c422badc90bb0b4d0d20815}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC2}}~((uint32\+\_\+t)(                                      \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3f20bd007866e3f97a3eceacba8b9dab}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T2\+\_\+\+CC2}}~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga0ba310c2b48bef9a7efb244a057c743b}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T3\+\_\+\+TRGO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}                                      ))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_ga3d6eef4340707c90a8a03f13915fe33b}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+T4\+\_\+\+CC4}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gadfcac1a0321bd4432987ac219f6bb910}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIG\+\_\+\+EXT\+\_\+\+IT11}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}                   ))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gaa2365f240e11b187842056429aa59dc0}{ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC3}}~((uint32\+\_\+t)(                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}                   ))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___regular_gacdbff56063c173892cb85570e6075eca}{ADC1\+\_\+2\+\_\+3\+\_\+\+SWSTART}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_ga10a18ee99da1c79b43c2ce9b172056ae}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T2\+\_\+\+TRGO}}~((uint32\+\_\+t)(                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}                    ))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_ga3427be16224e622119dd542832bbe27b}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T2\+\_\+\+CC1}}~((uint32\+\_\+t)(                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_gafa35c43b8f76134bd3309c77b2895050}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T3\+\_\+\+CC4}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}}                                        ))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_ga23e7fe91ecea2d7c2b287fe80d1a3ae8}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T4\+\_\+\+TRGO}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}} $\vert$                     \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_gadc93f600922a5ac31095985021bf6d1e}{ADC1\+\_\+2\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+EXT\+\_\+\+IT15}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}                    ))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_gab6817ea69f541312caf700f5fce6c3df}{ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+TRGO}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_ga1db720110f19771a0c966dd1b0452f0c}{ADC1\+\_\+2\+\_\+3\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+CC4}}~((uint32\+\_\+t)(                                        \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___internal___h_a_l__driver___ext__trig__src___injected_ga1ef7968c844aa0205793b4b52e8dbb7c}{ADC1\+\_\+2\+\_\+3\+\_\+\+JSWSTART}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro_ga08652deb6ad9a73620490807ac8c6053}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+CONV\+\_\+\+\_\+)~  (\+\_\+\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+CONV\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em For devices with 3 ADCs\+: Defines the external trigger source for regular group according to ADC into common group ADC1\&ADC2 or ADC3 (some triggers with same source have different value to be programmed into ADC EXTSEL bits of CR2 register). For devices with 2 ADCs or less\+: this macro makes no change. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro_gafe312b4271f46a1a24243e3021dc9e2a}{ADC\+\_\+\+CFGR\+\_\+\+JEXTSEL}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+INJECTCONV\+\_\+\+\_\+)~   (\+\_\+\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+INJECTCONV\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em For devices with 3 ADCs\+: Defines the external trigger source for injected group according to ADC into common group ADC1\&ADC2 or ADC3 (some triggers with same source have different value to be programmed into ADC JEXTSEL bits of CR2 register). For devices with 2 ADCs or less\+: this macro makes no change. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro_ga44487b8068ac9f116ab789148f8d48c3}{ADC\+\_\+\+MULTIMODE\+\_\+\+IS\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (\mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Verification if multimode is enabled for the selected ADC (multimode ADC master or ADC slave) (applicable for devices with several ADCs) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro_ga0b97545981bf2d7f767a98fd018c78af}{ADC\+\_\+\+NONMULTIMODE\+\_\+\+OR\+\_\+\+MULTIMODEMASTER}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (!\mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Verification of condition for ADC start conversion\+: ADC must be in non-\/multimode, or multimode with handle of ADC master (applicable for devices with several ADCs) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro_gaa359107fadfc631d25f798aad7c857fd}{ADC\+\_\+\+MULTIMODE\+\_\+\+AUTO\+\_\+\+INJECTED}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (\mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Check ADC multimode setting\+: In case of multimode, check whether ADC master of the selected ADC has feature auto-\/injection enabled (applicable for devices with several ADCs) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro_ga564b54a7fa3c47f3b8ca74f67866d139}{IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+RANK}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro_gaeb4d9f60256873c29590ca8dbbb6942d}{IS\+\_\+\+ADC\+\_\+\+EXTTRIGINJEC\+\_\+\+EDGE}}(EDGE)
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex__injected__nb__conv__verification_ga4fa3b4cff7cfd5045f5430b80ca58edc}{IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+NB\+\_\+\+CONV}}(LENGTH)~(((LENGTH) $>$= 1U) \&\& ((LENGTH) $<$= 4U))
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gabb53dc2716c8250256368c4f60701dab}{HAL\+\_\+\+ADCEx\+\_\+\+Calibration\+\_\+\+Start}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gaa666882ff772df8a5140090422825ed6}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Start}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga91f6c85ae910e9baaf578a346c30c7c1}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Stop}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga5e11b306be79f36c71a73f2e465ad613}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Poll\+For\+Conversion}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gaf55cd28b1394a0564f99e1f5069c0ed1}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Start\+\_\+\+IT}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gae032f41136f4dc4b3f3c2476b96a21f5}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Stop\+\_\+\+IT}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga7996668b61263f91c76d5f55551f3a07}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Get\+Value}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Injected\+Rank)
\item 
void \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gaed7815e8b636ff1c1f456ecbaffe1942}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Conv\+Cplt\+Callback}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group2_ga5736a78398eb51ddeb09dd83d1243045}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Config\+Channel}} (\mbox{\hyperlink{group___a_d_c___exported___types_ga46483fcdb7a528252920c304ec59d006}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, \mbox{\hyperlink{struct_a_d_c___injection_conf_type_def}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}} $\ast$s\+Config\+Injected)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of ADC HAL extension module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 