// Seed: 259817951
module module_0 (
    output uwire id_0,
    input  wire  id_1
);
  wire id_3;
  assign id_0 = id_1;
  wire id_4;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wor id_3,
    output logic id_4,
    input tri id_5,
    input logic id_6,
    output wand id_7,
    input tri1 id_8,
    output tri0 id_9,
    input wor id_10,
    input uwire id_11,
    output wand id_12,
    input tri1 id_13,
    input wire id_14,
    output supply0 id_15
);
  always @(negedge id_1) begin : LABEL_0
    for (id_15 = 1; 1; id_7 = 1'b0) begin : LABEL_0
      id_4 <= id_6;
    end
  end
  assign id_2 = 1;
  module_0 modCall_1 (
      id_15,
      id_10
  );
endmodule
