$date
  Tue Sep 20 14:47:40 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module inv $end
$var reg 4 ! a[3:0] $end
$var reg 4 " y[3:0] $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b1111 "
#1000000
b0001 !
b1110 "
#2000000
b0010 !
b1101 "
#3000000
b0011 !
b1100 "
#4000000
b0100 !
b1011 "
#5000000
b0101 !
b1010 "
#6000000
b0110 !
b1001 "
#7000000
b0111 !
b1000 "
#8000000
b1000 !
b0111 "
#9000000
b1001 !
b0110 "
#10000000
b1010 !
b0101 "
#11000000
b1011 !
b0100 "
#12000000
b1100 !
b0011 "
#13000000
b1101 !
b0010 "
#14000000
b1110 !
b0001 "
#15000000
b1111 !
b0000 "
#16000000
