
f030_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041f4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  080042b4  080042b4  000052b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043c4  080043c4  0000613c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080043c4  080043c4  0000613c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080043c4  080043c4  0000613c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043c4  080043c4  000053c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080043c8  080043c8  000053c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  200000c0  080043cc  000060c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ram_isr_vector 000000c0  20000000  20000000  00007000  2**2
                  ALLOC
 10 .bss          000005c4  20000140  08004448  00006140  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000704  08004448  00006704  2**0
                  ALLOC
 12 .ARM.attributes 00000028  00000000  00000000  0000613c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b8f4  00000000  00000000  00006164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000229c  00000000  00000000  00011a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a00  00000000  00000000  00013cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007ae  00000000  00000000  000146f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002d11  00000000  00000000  00014ea6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e531  00000000  00000000  00017bb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005fc11  00000000  00000000  000260e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00085cf9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000026d4  00000000  00000000  00085d3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  00088410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000140 	.word	0x20000140
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800429c 	.word	0x0800429c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000144 	.word	0x20000144
 8000104:	0800429c 	.word	0x0800429c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000248:	f000 fb66 	bl	8000918 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024c:	f000 f8d8 	bl	8000400 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000250:	f000 f9a8 	bl	80005a4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000254:	f000 f976 	bl	8000544 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000258:	f000 f934 	bl	80004c4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, DataFrame, 259);
 800025c:	2304      	movs	r3, #4
 800025e:	33ff      	adds	r3, #255	@ 0xff
 8000260:	001a      	movs	r2, r3
 8000262:	4959      	ldr	r1, [pc, #356]	@ (80003c8 <main+0x184>)
 8000264:	4b59      	ldr	r3, [pc, #356]	@ (80003cc <main+0x188>)
 8000266:	0018      	movs	r0, r3
 8000268:	f001 ff83 	bl	8002172 <HAL_UART_Receive_IT>

  crc8.width  	 	= 8;
 800026c:	4b58      	ldr	r3, [pc, #352]	@ (80003d0 <main+0x18c>)
 800026e:	2208      	movs	r2, #8
 8000270:	701a      	strb	r2, [r3, #0]
  crc8.length 	 	= 3;
 8000272:	4a57      	ldr	r2, [pc, #348]	@ (80003d0 <main+0x18c>)
 8000274:	238c      	movs	r3, #140	@ 0x8c
 8000276:	005b      	lsls	r3, r3, #1
 8000278:	2103      	movs	r1, #3
 800027a:	50d1      	str	r1, [r2, r3]
  crc8.init		 	= 0;
 800027c:	4b54      	ldr	r3, [pc, #336]	@ (80003d0 <main+0x18c>)
 800027e:	2200      	movs	r2, #0
 8000280:	605a      	str	r2, [r3, #4]
  crc8.reflect_in 	= 0;
 8000282:	4b53      	ldr	r3, [pc, #332]	@ (80003d0 <main+0x18c>)
 8000284:	2200      	movs	r2, #0
 8000286:	731a      	strb	r2, [r3, #12]
  crc8.reflect_out	= 0;
 8000288:	4b51      	ldr	r3, [pc, #324]	@ (80003d0 <main+0x18c>)
 800028a:	2200      	movs	r2, #0
 800028c:	735a      	strb	r2, [r3, #13]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if((data_ready_flag == 1) && (DataFrame[1] == BL_CMD))
 800028e:	4b51      	ldr	r3, [pc, #324]	@ (80003d4 <main+0x190>)
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	b2db      	uxtb	r3, r3
 8000294:	2b01      	cmp	r3, #1
 8000296:	d131      	bne.n	80002fc <main+0xb8>
 8000298:	4b4b      	ldr	r3, [pc, #300]	@ (80003c8 <main+0x184>)
 800029a:	785b      	ldrb	r3, [r3, #1]
 800029c:	2bcc      	cmp	r3, #204	@ 0xcc
 800029e:	d12d      	bne.n	80002fc <main+0xb8>
	  {
		  data_ready_flag = 0;
 80002a0:	4b4c      	ldr	r3, [pc, #304]	@ (80003d4 <main+0x190>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	701a      	strb	r2, [r3, #0]
		  memcpy(crc8.cmd, &DataFrame[0], 5);
 80002a6:	4b4a      	ldr	r3, [pc, #296]	@ (80003d0 <main+0x18c>)
 80002a8:	220e      	movs	r2, #14
 80002aa:	4947      	ldr	r1, [pc, #284]	@ (80003c8 <main+0x184>)
 80002ac:	189b      	adds	r3, r3, r2
 80002ae:	2205      	movs	r2, #5
 80002b0:	0018      	movs	r0, r3
 80002b2:	f003 fbab 	bl	8003a0c <memcpy>
		  crc8_val = crc_calc_crc8(&crc8);
 80002b6:	4b46      	ldr	r3, [pc, #280]	@ (80003d0 <main+0x18c>)
 80002b8:	0018      	movs	r0, r3
 80002ba:	f003 fa0d 	bl	80036d8 <crc_calc_crc8>
 80002be:	0003      	movs	r3, r0
 80002c0:	001a      	movs	r2, r3
 80002c2:	4b45      	ldr	r3, [pc, #276]	@ (80003d8 <main+0x194>)
 80002c4:	701a      	strb	r2, [r3, #0]

		  if(crc8_val == DataFrame[3])
 80002c6:	4b40      	ldr	r3, [pc, #256]	@ (80003c8 <main+0x184>)
 80002c8:	78da      	ldrb	r2, [r3, #3]
 80002ca:	4b43      	ldr	r3, [pc, #268]	@ (80003d8 <main+0x194>)
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	429a      	cmp	r2, r3
 80002d0:	d10c      	bne.n	80002ec <main+0xa8>
		  {
			  HAL_UART_Transmit(&huart1, (uint8_t*)&bl_ack, 9, 1000);
 80002d2:	23fa      	movs	r3, #250	@ 0xfa
 80002d4:	009b      	lsls	r3, r3, #2
 80002d6:	4941      	ldr	r1, [pc, #260]	@ (80003dc <main+0x198>)
 80002d8:	483c      	ldr	r0, [pc, #240]	@ (80003cc <main+0x188>)
 80002da:	2209      	movs	r2, #9
 80002dc:	f001 feaa 	bl	8002034 <HAL_UART_Transmit>
			  bl_execute_cmd(command);
 80002e0:	4b3f      	ldr	r3, [pc, #252]	@ (80003e0 <main+0x19c>)
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	0018      	movs	r0, r3
 80002e6:	f003 f9d3 	bl	8003690 <bl_execute_cmd>
		  if(crc8_val == DataFrame[3])
 80002ea:	e06b      	b.n	80003c4 <main+0x180>
		  }
		  else
		  {
			  HAL_UART_Transmit(&huart1, (uint8_t*)&bl_nack, 10, 1000);
 80002ec:	23fa      	movs	r3, #250	@ 0xfa
 80002ee:	009b      	lsls	r3, r3, #2
 80002f0:	493c      	ldr	r1, [pc, #240]	@ (80003e4 <main+0x1a0>)
 80002f2:	4836      	ldr	r0, [pc, #216]	@ (80003cc <main+0x188>)
 80002f4:	220a      	movs	r2, #10
 80002f6:	f001 fe9d 	bl	8002034 <HAL_UART_Transmit>
		  if(crc8_val == DataFrame[3])
 80002fa:	e063      	b.n	80003c4 <main+0x180>
		  }
	  }
	  else if((data_ready_flag == 1) && (DataFrame[1] == BL_DATA))
 80002fc:	4b35      	ldr	r3, [pc, #212]	@ (80003d4 <main+0x190>)
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	b2db      	uxtb	r3, r3
 8000302:	2b01      	cmp	r3, #1
 8000304:	d1c3      	bne.n	800028e <main+0x4a>
 8000306:	4b30      	ldr	r3, [pc, #192]	@ (80003c8 <main+0x184>)
 8000308:	785b      	ldrb	r3, [r3, #1]
 800030a:	2bdd      	cmp	r3, #221	@ 0xdd
 800030c:	d1bf      	bne.n	800028e <main+0x4a>
	  {
		  data_ready_flag = 0;
 800030e:	4b31      	ldr	r3, [pc, #196]	@ (80003d4 <main+0x190>)
 8000310:	2200      	movs	r2, #0
 8000312:	701a      	strb	r2, [r3, #0]
		  memcpy(crc16.firmware, &DataFrame[0], 260);
 8000314:	4b34      	ldr	r3, [pc, #208]	@ (80003e8 <main+0x1a4>)
 8000316:	2213      	movs	r2, #19
 8000318:	492b      	ldr	r1, [pc, #172]	@ (80003c8 <main+0x184>)
 800031a:	189b      	adds	r3, r3, r2
 800031c:	2282      	movs	r2, #130	@ 0x82
 800031e:	0052      	lsls	r2, r2, #1
 8000320:	0018      	movs	r0, r3
 8000322:	f003 fb73 	bl	8003a0c <memcpy>
		  bl_write_mem_256_bytes((uint8_t*)&crc16.firmware[3], (uint32_t)FLASH_SECTOR5_ADDR);
 8000326:	4a31      	ldr	r2, [pc, #196]	@ (80003ec <main+0x1a8>)
 8000328:	4b31      	ldr	r3, [pc, #196]	@ (80003f0 <main+0x1ac>)
 800032a:	0011      	movs	r1, r2
 800032c:	0018      	movs	r0, r3
 800032e:	f003 f961 	bl	80035f4 <bl_write_mem_256_bytes>
		  crc16_val = crc_calc_crc16(&crc16);
 8000332:	4b2d      	ldr	r3, [pc, #180]	@ (80003e8 <main+0x1a4>)
 8000334:	0018      	movs	r0, r3
 8000336:	f003 fa3d 	bl	80037b4 <crc_calc_crc16>
 800033a:	0003      	movs	r3, r0
 800033c:	001a      	movs	r2, r3
 800033e:	4b2d      	ldr	r3, [pc, #180]	@ (80003f4 <main+0x1b0>)
 8000340:	801a      	strh	r2, [r3, #0]

		  if(crc16_val == ((DataFrame[num_of_chunks + 4] << 8) | (DataFrame[num_of_chunks + 5]))  && (chunk_count == num_of_chunks))
 8000342:	4b2c      	ldr	r3, [pc, #176]	@ (80003f4 <main+0x1b0>)
 8000344:	881b      	ldrh	r3, [r3, #0]
 8000346:	0018      	movs	r0, r3
 8000348:	4b2b      	ldr	r3, [pc, #172]	@ (80003f8 <main+0x1b4>)
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	3304      	adds	r3, #4
 800034e:	4a1e      	ldr	r2, [pc, #120]	@ (80003c8 <main+0x184>)
 8000350:	5cd3      	ldrb	r3, [r2, r3]
 8000352:	021b      	lsls	r3, r3, #8
 8000354:	4a28      	ldr	r2, [pc, #160]	@ (80003f8 <main+0x1b4>)
 8000356:	7812      	ldrb	r2, [r2, #0]
 8000358:	3205      	adds	r2, #5
 800035a:	491b      	ldr	r1, [pc, #108]	@ (80003c8 <main+0x184>)
 800035c:	5c8a      	ldrb	r2, [r1, r2]
 800035e:	4313      	orrs	r3, r2
 8000360:	4298      	cmp	r0, r3
 8000362:	d10d      	bne.n	8000380 <main+0x13c>
 8000364:	4b25      	ldr	r3, [pc, #148]	@ (80003fc <main+0x1b8>)
 8000366:	781a      	ldrb	r2, [r3, #0]
 8000368:	4b23      	ldr	r3, [pc, #140]	@ (80003f8 <main+0x1b4>)
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	429a      	cmp	r2, r3
 800036e:	d107      	bne.n	8000380 <main+0x13c>
		  {
			  HAL_UART_Transmit(&huart1, (uint8_t*)&bl_ack, 9, 1000);
 8000370:	23fa      	movs	r3, #250	@ 0xfa
 8000372:	009b      	lsls	r3, r3, #2
 8000374:	4919      	ldr	r1, [pc, #100]	@ (80003dc <main+0x198>)
 8000376:	4815      	ldr	r0, [pc, #84]	@ (80003cc <main+0x188>)
 8000378:	2209      	movs	r2, #9
 800037a:	f001 fe5b 	bl	8002034 <HAL_UART_Transmit>
 800037e:	e021      	b.n	80003c4 <main+0x180>
		  }
		  else if(crc16_val != ((DataFrame[num_of_chunks + 4] << 8) | (DataFrame[num_of_chunks + 5])) && (chunk_count > num_of_chunks))
 8000380:	4b1c      	ldr	r3, [pc, #112]	@ (80003f4 <main+0x1b0>)
 8000382:	881b      	ldrh	r3, [r3, #0]
 8000384:	0018      	movs	r0, r3
 8000386:	4b1c      	ldr	r3, [pc, #112]	@ (80003f8 <main+0x1b4>)
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	3304      	adds	r3, #4
 800038c:	4a0e      	ldr	r2, [pc, #56]	@ (80003c8 <main+0x184>)
 800038e:	5cd3      	ldrb	r3, [r2, r3]
 8000390:	021b      	lsls	r3, r3, #8
 8000392:	4a19      	ldr	r2, [pc, #100]	@ (80003f8 <main+0x1b4>)
 8000394:	7812      	ldrb	r2, [r2, #0]
 8000396:	3205      	adds	r2, #5
 8000398:	490b      	ldr	r1, [pc, #44]	@ (80003c8 <main+0x184>)
 800039a:	5c8a      	ldrb	r2, [r1, r2]
 800039c:	4313      	orrs	r3, r2
 800039e:	4298      	cmp	r0, r3
 80003a0:	d100      	bne.n	80003a4 <main+0x160>
 80003a2:	e774      	b.n	800028e <main+0x4a>
 80003a4:	4b15      	ldr	r3, [pc, #84]	@ (80003fc <main+0x1b8>)
 80003a6:	781a      	ldrb	r2, [r3, #0]
 80003a8:	4b13      	ldr	r3, [pc, #76]	@ (80003f8 <main+0x1b4>)
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d800      	bhi.n	80003b2 <main+0x16e>
 80003b0:	e76d      	b.n	800028e <main+0x4a>
		  {
			  HAL_UART_Transmit(&huart1, (uint8_t*)&bl_nack, 10, 1000);
 80003b2:	23fa      	movs	r3, #250	@ 0xfa
 80003b4:	009b      	lsls	r3, r3, #2
 80003b6:	490b      	ldr	r1, [pc, #44]	@ (80003e4 <main+0x1a0>)
 80003b8:	4804      	ldr	r0, [pc, #16]	@ (80003cc <main+0x188>)
 80003ba:	220a      	movs	r2, #10
 80003bc:	f001 fe3a 	bl	8002034 <HAL_UART_Transmit>
			  bl_erase_20kB_mem();
 80003c0:	f003 f8ea 	bl	8003598 <bl_erase_20kB_mem>
	  if((data_ready_flag == 1) && (DataFrame[1] == BL_CMD))
 80003c4:	e763      	b.n	800028e <main+0x4a>
 80003c6:	46c0      	nop			@ (mov r8, r8)
 80003c8:	20000248 	.word	0x20000248
 80003cc:	200001c0 	.word	0x200001c0
 80003d0:	20000354 	.word	0x20000354
 80003d4:	2000034c 	.word	0x2000034c
 80003d8:	2000034e 	.word	0x2000034e
 80003dc:	200000c0 	.word	0x200000c0
 80003e0:	2000034d 	.word	0x2000034d
 80003e4:	200000cc 	.word	0x200000cc
 80003e8:	20000470 	.word	0x20000470
 80003ec:	08006000 	.word	0x08006000
 80003f0:	20000486 	.word	0x20000486
 80003f4:	20000350 	.word	0x20000350
 80003f8:	2000058c 	.word	0x2000058c
 80003fc:	2000058d 	.word	0x2000058d

08000400 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000400:	b590      	push	{r4, r7, lr}
 8000402:	b095      	sub	sp, #84	@ 0x54
 8000404:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000406:	2420      	movs	r4, #32
 8000408:	193b      	adds	r3, r7, r4
 800040a:	0018      	movs	r0, r3
 800040c:	2330      	movs	r3, #48	@ 0x30
 800040e:	001a      	movs	r2, r3
 8000410:	2100      	movs	r1, #0
 8000412:	f003 fac7 	bl	80039a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000416:	2310      	movs	r3, #16
 8000418:	18fb      	adds	r3, r7, r3
 800041a:	0018      	movs	r0, r3
 800041c:	2310      	movs	r3, #16
 800041e:	001a      	movs	r2, r3
 8000420:	2100      	movs	r1, #0
 8000422:	f003 fabf 	bl	80039a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000426:	003b      	movs	r3, r7
 8000428:	0018      	movs	r0, r3
 800042a:	2310      	movs	r3, #16
 800042c:	001a      	movs	r2, r3
 800042e:	2100      	movs	r1, #0
 8000430:	f003 fab8 	bl	80039a4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000434:	0021      	movs	r1, r4
 8000436:	187b      	adds	r3, r7, r1
 8000438:	2202      	movs	r2, #2
 800043a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800043c:	187b      	adds	r3, r7, r1
 800043e:	2201      	movs	r2, #1
 8000440:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000442:	187b      	adds	r3, r7, r1
 8000444:	2210      	movs	r2, #16
 8000446:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000448:	187b      	adds	r3, r7, r1
 800044a:	2202      	movs	r2, #2
 800044c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800044e:	187b      	adds	r3, r7, r1
 8000450:	2200      	movs	r2, #0
 8000452:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000454:	187b      	adds	r3, r7, r1
 8000456:	22a0      	movs	r2, #160	@ 0xa0
 8000458:	0392      	lsls	r2, r2, #14
 800045a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800045c:	187b      	adds	r3, r7, r1
 800045e:	2200      	movs	r2, #0
 8000460:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000462:	187b      	adds	r3, r7, r1
 8000464:	0018      	movs	r0, r3
 8000466:	f000 ffad 	bl	80013c4 <HAL_RCC_OscConfig>
 800046a:	1e03      	subs	r3, r0, #0
 800046c:	d001      	beq.n	8000472 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800046e:	f000 f8fb 	bl	8000668 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000472:	2110      	movs	r1, #16
 8000474:	187b      	adds	r3, r7, r1
 8000476:	2207      	movs	r2, #7
 8000478:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800047a:	187b      	adds	r3, r7, r1
 800047c:	2202      	movs	r2, #2
 800047e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000480:	187b      	adds	r3, r7, r1
 8000482:	2200      	movs	r2, #0
 8000484:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000486:	187b      	adds	r3, r7, r1
 8000488:	2200      	movs	r2, #0
 800048a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800048c:	187b      	adds	r3, r7, r1
 800048e:	2101      	movs	r1, #1
 8000490:	0018      	movs	r0, r3
 8000492:	f001 fab1 	bl	80019f8 <HAL_RCC_ClockConfig>
 8000496:	1e03      	subs	r3, r0, #0
 8000498:	d001      	beq.n	800049e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800049a:	f000 f8e5 	bl	8000668 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800049e:	003b      	movs	r3, r7
 80004a0:	2201      	movs	r2, #1
 80004a2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80004a4:	003b      	movs	r3, r7
 80004a6:	2200      	movs	r2, #0
 80004a8:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004aa:	003b      	movs	r3, r7
 80004ac:	0018      	movs	r0, r3
 80004ae:	f001 fbe7 	bl	8001c80 <HAL_RCCEx_PeriphCLKConfig>
 80004b2:	1e03      	subs	r3, r0, #0
 80004b4:	d001      	beq.n	80004ba <SystemClock_Config+0xba>
  {
    Error_Handler();
 80004b6:	f000 f8d7 	bl	8000668 <Error_Handler>
  }
}
 80004ba:	46c0      	nop			@ (mov r8, r8)
 80004bc:	46bd      	mov	sp, r7
 80004be:	b015      	add	sp, #84	@ 0x54
 80004c0:	bd90      	pop	{r4, r7, pc}
	...

080004c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004c8:	4b1c      	ldr	r3, [pc, #112]	@ (800053c <MX_SPI1_Init+0x78>)
 80004ca:	4a1d      	ldr	r2, [pc, #116]	@ (8000540 <MX_SPI1_Init+0x7c>)
 80004cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004ce:	4b1b      	ldr	r3, [pc, #108]	@ (800053c <MX_SPI1_Init+0x78>)
 80004d0:	2282      	movs	r2, #130	@ 0x82
 80004d2:	0052      	lsls	r2, r2, #1
 80004d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80004d6:	4b19      	ldr	r3, [pc, #100]	@ (800053c <MX_SPI1_Init+0x78>)
 80004d8:	2280      	movs	r2, #128	@ 0x80
 80004da:	0212      	lsls	r2, r2, #8
 80004dc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80004de:	4b17      	ldr	r3, [pc, #92]	@ (800053c <MX_SPI1_Init+0x78>)
 80004e0:	22c0      	movs	r2, #192	@ 0xc0
 80004e2:	0092      	lsls	r2, r2, #2
 80004e4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004e6:	4b15      	ldr	r3, [pc, #84]	@ (800053c <MX_SPI1_Init+0x78>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004ec:	4b13      	ldr	r3, [pc, #76]	@ (800053c <MX_SPI1_Init+0x78>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004f2:	4b12      	ldr	r3, [pc, #72]	@ (800053c <MX_SPI1_Init+0x78>)
 80004f4:	2280      	movs	r2, #128	@ 0x80
 80004f6:	0092      	lsls	r2, r2, #2
 80004f8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80004fa:	4b10      	ldr	r3, [pc, #64]	@ (800053c <MX_SPI1_Init+0x78>)
 80004fc:	2210      	movs	r2, #16
 80004fe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000500:	4b0e      	ldr	r3, [pc, #56]	@ (800053c <MX_SPI1_Init+0x78>)
 8000502:	2200      	movs	r2, #0
 8000504:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000506:	4b0d      	ldr	r3, [pc, #52]	@ (800053c <MX_SPI1_Init+0x78>)
 8000508:	2200      	movs	r2, #0
 800050a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800050c:	4b0b      	ldr	r3, [pc, #44]	@ (800053c <MX_SPI1_Init+0x78>)
 800050e:	2200      	movs	r2, #0
 8000510:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000512:	4b0a      	ldr	r3, [pc, #40]	@ (800053c <MX_SPI1_Init+0x78>)
 8000514:	2207      	movs	r2, #7
 8000516:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000518:	4b08      	ldr	r3, [pc, #32]	@ (800053c <MX_SPI1_Init+0x78>)
 800051a:	2200      	movs	r2, #0
 800051c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800051e:	4b07      	ldr	r3, [pc, #28]	@ (800053c <MX_SPI1_Init+0x78>)
 8000520:	2208      	movs	r2, #8
 8000522:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000524:	4b05      	ldr	r3, [pc, #20]	@ (800053c <MX_SPI1_Init+0x78>)
 8000526:	0018      	movs	r0, r3
 8000528:	f001 fc78 	bl	8001e1c <HAL_SPI_Init>
 800052c:	1e03      	subs	r3, r0, #0
 800052e:	d001      	beq.n	8000534 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8000530:	f000 f89a 	bl	8000668 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000534:	46c0      	nop			@ (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	46c0      	nop			@ (mov r8, r8)
 800053c:	2000015c 	.word	0x2000015c
 8000540:	40013000 	.word	0x40013000

08000544 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000548:	4b14      	ldr	r3, [pc, #80]	@ (800059c <MX_USART1_UART_Init+0x58>)
 800054a:	4a15      	ldr	r2, [pc, #84]	@ (80005a0 <MX_USART1_UART_Init+0x5c>)
 800054c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800054e:	4b13      	ldr	r3, [pc, #76]	@ (800059c <MX_USART1_UART_Init+0x58>)
 8000550:	22e1      	movs	r2, #225	@ 0xe1
 8000552:	0252      	lsls	r2, r2, #9
 8000554:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000556:	4b11      	ldr	r3, [pc, #68]	@ (800059c <MX_USART1_UART_Init+0x58>)
 8000558:	2200      	movs	r2, #0
 800055a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800055c:	4b0f      	ldr	r3, [pc, #60]	@ (800059c <MX_USART1_UART_Init+0x58>)
 800055e:	2200      	movs	r2, #0
 8000560:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000562:	4b0e      	ldr	r3, [pc, #56]	@ (800059c <MX_USART1_UART_Init+0x58>)
 8000564:	2200      	movs	r2, #0
 8000566:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000568:	4b0c      	ldr	r3, [pc, #48]	@ (800059c <MX_USART1_UART_Init+0x58>)
 800056a:	220c      	movs	r2, #12
 800056c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800056e:	4b0b      	ldr	r3, [pc, #44]	@ (800059c <MX_USART1_UART_Init+0x58>)
 8000570:	2200      	movs	r2, #0
 8000572:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000574:	4b09      	ldr	r3, [pc, #36]	@ (800059c <MX_USART1_UART_Init+0x58>)
 8000576:	2200      	movs	r2, #0
 8000578:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800057a:	4b08      	ldr	r3, [pc, #32]	@ (800059c <MX_USART1_UART_Init+0x58>)
 800057c:	2200      	movs	r2, #0
 800057e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000580:	4b06      	ldr	r3, [pc, #24]	@ (800059c <MX_USART1_UART_Init+0x58>)
 8000582:	2200      	movs	r2, #0
 8000584:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000586:	4b05      	ldr	r3, [pc, #20]	@ (800059c <MX_USART1_UART_Init+0x58>)
 8000588:	0018      	movs	r0, r3
 800058a:	f001 fcff 	bl	8001f8c <HAL_UART_Init>
 800058e:	1e03      	subs	r3, r0, #0
 8000590:	d001      	beq.n	8000596 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000592:	f000 f869 	bl	8000668 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000596:	46c0      	nop			@ (mov r8, r8)
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	200001c0 	.word	0x200001c0
 80005a0:	40013800 	.word	0x40013800

080005a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005aa:	4b09      	ldr	r3, [pc, #36]	@ (80005d0 <MX_GPIO_Init+0x2c>)
 80005ac:	695a      	ldr	r2, [r3, #20]
 80005ae:	4b08      	ldr	r3, [pc, #32]	@ (80005d0 <MX_GPIO_Init+0x2c>)
 80005b0:	2180      	movs	r1, #128	@ 0x80
 80005b2:	0289      	lsls	r1, r1, #10
 80005b4:	430a      	orrs	r2, r1
 80005b6:	615a      	str	r2, [r3, #20]
 80005b8:	4b05      	ldr	r3, [pc, #20]	@ (80005d0 <MX_GPIO_Init+0x2c>)
 80005ba:	695a      	ldr	r2, [r3, #20]
 80005bc:	2380      	movs	r3, #128	@ 0x80
 80005be:	029b      	lsls	r3, r3, #10
 80005c0:	4013      	ands	r3, r2
 80005c2:	607b      	str	r3, [r7, #4]
 80005c4:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005c6:	46c0      	nop			@ (mov r8, r8)
 80005c8:	46bd      	mov	sp, r7
 80005ca:	b002      	add	sp, #8
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	46c0      	nop			@ (mov r8, r8)
 80005d0:	40021000 	.word	0x40021000

080005d4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
	if((huart->Instance == USART1) )
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a1b      	ldr	r2, [pc, #108]	@ (8000650 <HAL_UART_RxCpltCallback+0x7c>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d127      	bne.n	8000636 <HAL_UART_RxCpltCallback+0x62>
	{
		if((DataFrame[1] == 204) && (DataFrame[0] == 36))
 80005e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000654 <HAL_UART_RxCpltCallback+0x80>)
 80005e8:	785b      	ldrb	r3, [r3, #1]
 80005ea:	2bcc      	cmp	r3, #204	@ 0xcc
 80005ec:	d10b      	bne.n	8000606 <HAL_UART_RxCpltCallback+0x32>
 80005ee:	4b19      	ldr	r3, [pc, #100]	@ (8000654 <HAL_UART_RxCpltCallback+0x80>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2b24      	cmp	r3, #36	@ 0x24
 80005f4:	d107      	bne.n	8000606 <HAL_UART_RxCpltCallback+0x32>
		{
			data_ready_flag = 1;
 80005f6:	4b18      	ldr	r3, [pc, #96]	@ (8000658 <HAL_UART_RxCpltCallback+0x84>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	701a      	strb	r2, [r3, #0]
			memcpy(&command, &DataFrame[2], 1);
 80005fc:	4b15      	ldr	r3, [pc, #84]	@ (8000654 <HAL_UART_RxCpltCallback+0x80>)
 80005fe:	789a      	ldrb	r2, [r3, #2]
 8000600:	4b16      	ldr	r3, [pc, #88]	@ (800065c <HAL_UART_RxCpltCallback+0x88>)
 8000602:	701a      	strb	r2, [r3, #0]
 8000604:	e017      	b.n	8000636 <HAL_UART_RxCpltCallback+0x62>
		}
		else if((DataFrame[1] == 221) && (DataFrame[0] == 36))
 8000606:	4b13      	ldr	r3, [pc, #76]	@ (8000654 <HAL_UART_RxCpltCallback+0x80>)
 8000608:	785b      	ldrb	r3, [r3, #1]
 800060a:	2bdd      	cmp	r3, #221	@ 0xdd
 800060c:	d10b      	bne.n	8000626 <HAL_UART_RxCpltCallback+0x52>
 800060e:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <HAL_UART_RxCpltCallback+0x80>)
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	2b24      	cmp	r3, #36	@ 0x24
 8000614:	d107      	bne.n	8000626 <HAL_UART_RxCpltCallback+0x52>
		{
			data_ready_flag = 1;
 8000616:	4b10      	ldr	r3, [pc, #64]	@ (8000658 <HAL_UART_RxCpltCallback+0x84>)
 8000618:	2201      	movs	r2, #1
 800061a:	701a      	strb	r2, [r3, #0]
			num_of_chunks = DataFrame[2];	// Number of chunks sent by host device
 800061c:	4b0d      	ldr	r3, [pc, #52]	@ (8000654 <HAL_UART_RxCpltCallback+0x80>)
 800061e:	789a      	ldrb	r2, [r3, #2]
 8000620:	4b0f      	ldr	r3, [pc, #60]	@ (8000660 <HAL_UART_RxCpltCallback+0x8c>)
 8000622:	701a      	strb	r2, [r3, #0]
 8000624:	e007      	b.n	8000636 <HAL_UART_RxCpltCallback+0x62>
		}
		else
		{
			memset((void*)&DataFrame[0], 0, 259);
 8000626:	2304      	movs	r3, #4
 8000628:	33ff      	adds	r3, #255	@ 0xff
 800062a:	001a      	movs	r2, r3
 800062c:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <HAL_UART_RxCpltCallback+0x80>)
 800062e:	2100      	movs	r1, #0
 8000630:	0018      	movs	r0, r3
 8000632:	f003 f9b7 	bl	80039a4 <memset>
		}
	}
	HAL_UART_Receive_IT(&huart1, DataFrame, 259);
 8000636:	2304      	movs	r3, #4
 8000638:	33ff      	adds	r3, #255	@ 0xff
 800063a:	001a      	movs	r2, r3
 800063c:	4905      	ldr	r1, [pc, #20]	@ (8000654 <HAL_UART_RxCpltCallback+0x80>)
 800063e:	4b09      	ldr	r3, [pc, #36]	@ (8000664 <HAL_UART_RxCpltCallback+0x90>)
 8000640:	0018      	movs	r0, r3
 8000642:	f001 fd96 	bl	8002172 <HAL_UART_Receive_IT>
}
 8000646:	46c0      	nop			@ (mov r8, r8)
 8000648:	46bd      	mov	sp, r7
 800064a:	b002      	add	sp, #8
 800064c:	bd80      	pop	{r7, pc}
 800064e:	46c0      	nop			@ (mov r8, r8)
 8000650:	40013800 	.word	0x40013800
 8000654:	20000248 	.word	0x20000248
 8000658:	2000034c 	.word	0x2000034c
 800065c:	2000034d 	.word	0x2000034d
 8000660:	2000058c 	.word	0x2000058c
 8000664:	200001c0 	.word	0x200001c0

08000668 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800066c:	b672      	cpsid	i
}
 800066e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000670:	46c0      	nop			@ (mov r8, r8)
 8000672:	e7fd      	b.n	8000670 <Error_Handler+0x8>

08000674 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800067a:	4b0f      	ldr	r3, [pc, #60]	@ (80006b8 <HAL_MspInit+0x44>)
 800067c:	699a      	ldr	r2, [r3, #24]
 800067e:	4b0e      	ldr	r3, [pc, #56]	@ (80006b8 <HAL_MspInit+0x44>)
 8000680:	2101      	movs	r1, #1
 8000682:	430a      	orrs	r2, r1
 8000684:	619a      	str	r2, [r3, #24]
 8000686:	4b0c      	ldr	r3, [pc, #48]	@ (80006b8 <HAL_MspInit+0x44>)
 8000688:	699b      	ldr	r3, [r3, #24]
 800068a:	2201      	movs	r2, #1
 800068c:	4013      	ands	r3, r2
 800068e:	607b      	str	r3, [r7, #4]
 8000690:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000692:	4b09      	ldr	r3, [pc, #36]	@ (80006b8 <HAL_MspInit+0x44>)
 8000694:	69da      	ldr	r2, [r3, #28]
 8000696:	4b08      	ldr	r3, [pc, #32]	@ (80006b8 <HAL_MspInit+0x44>)
 8000698:	2180      	movs	r1, #128	@ 0x80
 800069a:	0549      	lsls	r1, r1, #21
 800069c:	430a      	orrs	r2, r1
 800069e:	61da      	str	r2, [r3, #28]
 80006a0:	4b05      	ldr	r3, [pc, #20]	@ (80006b8 <HAL_MspInit+0x44>)
 80006a2:	69da      	ldr	r2, [r3, #28]
 80006a4:	2380      	movs	r3, #128	@ 0x80
 80006a6:	055b      	lsls	r3, r3, #21
 80006a8:	4013      	ands	r3, r2
 80006aa:	603b      	str	r3, [r7, #0]
 80006ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ae:	46c0      	nop			@ (mov r8, r8)
 80006b0:	46bd      	mov	sp, r7
 80006b2:	b002      	add	sp, #8
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	40021000 	.word	0x40021000

080006bc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80006bc:	b590      	push	{r4, r7, lr}
 80006be:	b08b      	sub	sp, #44	@ 0x2c
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c4:	2414      	movs	r4, #20
 80006c6:	193b      	adds	r3, r7, r4
 80006c8:	0018      	movs	r0, r3
 80006ca:	2314      	movs	r3, #20
 80006cc:	001a      	movs	r2, r3
 80006ce:	2100      	movs	r1, #0
 80006d0:	f003 f968 	bl	80039a4 <memset>
  if(hspi->Instance==SPI1)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a1c      	ldr	r2, [pc, #112]	@ (800074c <HAL_SPI_MspInit+0x90>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d132      	bne.n	8000744 <HAL_SPI_MspInit+0x88>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80006de:	4b1c      	ldr	r3, [pc, #112]	@ (8000750 <HAL_SPI_MspInit+0x94>)
 80006e0:	699a      	ldr	r2, [r3, #24]
 80006e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000750 <HAL_SPI_MspInit+0x94>)
 80006e4:	2180      	movs	r1, #128	@ 0x80
 80006e6:	0149      	lsls	r1, r1, #5
 80006e8:	430a      	orrs	r2, r1
 80006ea:	619a      	str	r2, [r3, #24]
 80006ec:	4b18      	ldr	r3, [pc, #96]	@ (8000750 <HAL_SPI_MspInit+0x94>)
 80006ee:	699a      	ldr	r2, [r3, #24]
 80006f0:	2380      	movs	r3, #128	@ 0x80
 80006f2:	015b      	lsls	r3, r3, #5
 80006f4:	4013      	ands	r3, r2
 80006f6:	613b      	str	r3, [r7, #16]
 80006f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	4b15      	ldr	r3, [pc, #84]	@ (8000750 <HAL_SPI_MspInit+0x94>)
 80006fc:	695a      	ldr	r2, [r3, #20]
 80006fe:	4b14      	ldr	r3, [pc, #80]	@ (8000750 <HAL_SPI_MspInit+0x94>)
 8000700:	2180      	movs	r1, #128	@ 0x80
 8000702:	0289      	lsls	r1, r1, #10
 8000704:	430a      	orrs	r2, r1
 8000706:	615a      	str	r2, [r3, #20]
 8000708:	4b11      	ldr	r3, [pc, #68]	@ (8000750 <HAL_SPI_MspInit+0x94>)
 800070a:	695a      	ldr	r2, [r3, #20]
 800070c:	2380      	movs	r3, #128	@ 0x80
 800070e:	029b      	lsls	r3, r3, #10
 8000710:	4013      	ands	r3, r2
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000716:	0021      	movs	r1, r4
 8000718:	187b      	adds	r3, r7, r1
 800071a:	22a0      	movs	r2, #160	@ 0xa0
 800071c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800071e:	187b      	adds	r3, r7, r1
 8000720:	2202      	movs	r2, #2
 8000722:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000724:	187b      	adds	r3, r7, r1
 8000726:	2200      	movs	r2, #0
 8000728:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800072a:	187b      	adds	r3, r7, r1
 800072c:	2203      	movs	r2, #3
 800072e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000730:	187b      	adds	r3, r7, r1
 8000732:	2200      	movs	r2, #0
 8000734:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000736:	187a      	adds	r2, r7, r1
 8000738:	2390      	movs	r3, #144	@ 0x90
 800073a:	05db      	lsls	r3, r3, #23
 800073c:	0011      	movs	r1, r2
 800073e:	0018      	movs	r0, r3
 8000740:	f000 fcd0 	bl	80010e4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000744:	46c0      	nop			@ (mov r8, r8)
 8000746:	46bd      	mov	sp, r7
 8000748:	b00b      	add	sp, #44	@ 0x2c
 800074a:	bd90      	pop	{r4, r7, pc}
 800074c:	40013000 	.word	0x40013000
 8000750:	40021000 	.word	0x40021000

08000754 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000754:	b590      	push	{r4, r7, lr}
 8000756:	b08b      	sub	sp, #44	@ 0x2c
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075c:	2414      	movs	r4, #20
 800075e:	193b      	adds	r3, r7, r4
 8000760:	0018      	movs	r0, r3
 8000762:	2314      	movs	r3, #20
 8000764:	001a      	movs	r2, r3
 8000766:	2100      	movs	r1, #0
 8000768:	f003 f91c 	bl	80039a4 <memset>
  if(huart->Instance==USART1)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a21      	ldr	r2, [pc, #132]	@ (80007f8 <HAL_UART_MspInit+0xa4>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d13b      	bne.n	80007ee <HAL_UART_MspInit+0x9a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000776:	4b21      	ldr	r3, [pc, #132]	@ (80007fc <HAL_UART_MspInit+0xa8>)
 8000778:	699a      	ldr	r2, [r3, #24]
 800077a:	4b20      	ldr	r3, [pc, #128]	@ (80007fc <HAL_UART_MspInit+0xa8>)
 800077c:	2180      	movs	r1, #128	@ 0x80
 800077e:	01c9      	lsls	r1, r1, #7
 8000780:	430a      	orrs	r2, r1
 8000782:	619a      	str	r2, [r3, #24]
 8000784:	4b1d      	ldr	r3, [pc, #116]	@ (80007fc <HAL_UART_MspInit+0xa8>)
 8000786:	699a      	ldr	r2, [r3, #24]
 8000788:	2380      	movs	r3, #128	@ 0x80
 800078a:	01db      	lsls	r3, r3, #7
 800078c:	4013      	ands	r3, r2
 800078e:	613b      	str	r3, [r7, #16]
 8000790:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000792:	4b1a      	ldr	r3, [pc, #104]	@ (80007fc <HAL_UART_MspInit+0xa8>)
 8000794:	695a      	ldr	r2, [r3, #20]
 8000796:	4b19      	ldr	r3, [pc, #100]	@ (80007fc <HAL_UART_MspInit+0xa8>)
 8000798:	2180      	movs	r1, #128	@ 0x80
 800079a:	0289      	lsls	r1, r1, #10
 800079c:	430a      	orrs	r2, r1
 800079e:	615a      	str	r2, [r3, #20]
 80007a0:	4b16      	ldr	r3, [pc, #88]	@ (80007fc <HAL_UART_MspInit+0xa8>)
 80007a2:	695a      	ldr	r2, [r3, #20]
 80007a4:	2380      	movs	r3, #128	@ 0x80
 80007a6:	029b      	lsls	r3, r3, #10
 80007a8:	4013      	ands	r3, r2
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80007ae:	193b      	adds	r3, r7, r4
 80007b0:	22c0      	movs	r2, #192	@ 0xc0
 80007b2:	00d2      	lsls	r2, r2, #3
 80007b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b6:	0021      	movs	r1, r4
 80007b8:	187b      	adds	r3, r7, r1
 80007ba:	2202      	movs	r2, #2
 80007bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	187b      	adds	r3, r7, r1
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007c4:	187b      	adds	r3, r7, r1
 80007c6:	2203      	movs	r2, #3
 80007c8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80007ca:	187b      	adds	r3, r7, r1
 80007cc:	2201      	movs	r2, #1
 80007ce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d0:	187a      	adds	r2, r7, r1
 80007d2:	2390      	movs	r3, #144	@ 0x90
 80007d4:	05db      	lsls	r3, r3, #23
 80007d6:	0011      	movs	r1, r2
 80007d8:	0018      	movs	r0, r3
 80007da:	f000 fc83 	bl	80010e4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80007de:	2200      	movs	r2, #0
 80007e0:	2100      	movs	r1, #0
 80007e2:	201b      	movs	r0, #27
 80007e4:	f000 f9cc 	bl	8000b80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80007e8:	201b      	movs	r0, #27
 80007ea:	f000 f9de 	bl	8000baa <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80007ee:	46c0      	nop			@ (mov r8, r8)
 80007f0:	46bd      	mov	sp, r7
 80007f2:	b00b      	add	sp, #44	@ 0x2c
 80007f4:	bd90      	pop	{r4, r7, pc}
 80007f6:	46c0      	nop			@ (mov r8, r8)
 80007f8:	40013800 	.word	0x40013800
 80007fc:	40021000 	.word	0x40021000

08000800 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000804:	46c0      	nop			@ (mov r8, r8)
 8000806:	e7fd      	b.n	8000804 <NMI_Handler+0x4>

08000808 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800080c:	46c0      	nop			@ (mov r8, r8)
 800080e:	e7fd      	b.n	800080c <HardFault_Handler+0x4>

08000810 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000814:	46c0      	nop			@ (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}

0800081a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800081a:	b580      	push	{r7, lr}
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800081e:	46c0      	nop			@ (mov r8, r8)
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}

08000824 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000828:	f000 f8be 	bl	80009a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800082c:	46c0      	nop			@ (mov r8, r8)
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
	...

08000834 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000838:	4b03      	ldr	r3, [pc, #12]	@ (8000848 <USART1_IRQHandler+0x14>)
 800083a:	0018      	movs	r0, r3
 800083c:	f001 fcf0 	bl	8002220 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			@ (mov r8, r8)
 8000848:	200001c0 	.word	0x200001c0

0800084c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b086      	sub	sp, #24
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000854:	4a14      	ldr	r2, [pc, #80]	@ (80008a8 <_sbrk+0x5c>)
 8000856:	4b15      	ldr	r3, [pc, #84]	@ (80008ac <_sbrk+0x60>)
 8000858:	1ad3      	subs	r3, r2, r3
 800085a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000860:	4b13      	ldr	r3, [pc, #76]	@ (80008b0 <_sbrk+0x64>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d102      	bne.n	800086e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000868:	4b11      	ldr	r3, [pc, #68]	@ (80008b0 <_sbrk+0x64>)
 800086a:	4a12      	ldr	r2, [pc, #72]	@ (80008b4 <_sbrk+0x68>)
 800086c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800086e:	4b10      	ldr	r3, [pc, #64]	@ (80008b0 <_sbrk+0x64>)
 8000870:	681a      	ldr	r2, [r3, #0]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	18d3      	adds	r3, r2, r3
 8000876:	693a      	ldr	r2, [r7, #16]
 8000878:	429a      	cmp	r2, r3
 800087a:	d207      	bcs.n	800088c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800087c:	f003 f89a 	bl	80039b4 <__errno>
 8000880:	0003      	movs	r3, r0
 8000882:	220c      	movs	r2, #12
 8000884:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000886:	2301      	movs	r3, #1
 8000888:	425b      	negs	r3, r3
 800088a:	e009      	b.n	80008a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800088c:	4b08      	ldr	r3, [pc, #32]	@ (80008b0 <_sbrk+0x64>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000892:	4b07      	ldr	r3, [pc, #28]	@ (80008b0 <_sbrk+0x64>)
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	18d2      	adds	r2, r2, r3
 800089a:	4b05      	ldr	r3, [pc, #20]	@ (80008b0 <_sbrk+0x64>)
 800089c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800089e:	68fb      	ldr	r3, [r7, #12]
}
 80008a0:	0018      	movs	r0, r3
 80008a2:	46bd      	mov	sp, r7
 80008a4:	b006      	add	sp, #24
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	20002000 	.word	0x20002000
 80008ac:	00000400 	.word	0x00000400
 80008b0:	20000590 	.word	0x20000590
 80008b4:	20000708 	.word	0x20000708

080008b8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80008bc:	46c0      	nop			@ (mov r8, r8)
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
	...

080008c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008c4:	480d      	ldr	r0, [pc, #52]	@ (80008fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008c6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80008c8:	f7ff fff6 	bl	80008b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008cc:	480c      	ldr	r0, [pc, #48]	@ (8000900 <LoopForever+0x6>)
  ldr r1, =_edata
 80008ce:	490d      	ldr	r1, [pc, #52]	@ (8000904 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000908 <LoopForever+0xe>)
  movs r3, #0
 80008d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008d4:	e002      	b.n	80008dc <LoopCopyDataInit>

080008d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008da:	3304      	adds	r3, #4

080008dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e0:	d3f9      	bcc.n	80008d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008e2:	4a0a      	ldr	r2, [pc, #40]	@ (800090c <LoopForever+0x12>)
  ldr r4, =_ebss
 80008e4:	4c0a      	ldr	r4, [pc, #40]	@ (8000910 <LoopForever+0x16>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008e8:	e001      	b.n	80008ee <LoopFillZerobss>

080008ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008ec:	3204      	adds	r2, #4

080008ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f0:	d3fb      	bcc.n	80008ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008f2:	f003 f865 	bl	80039c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008f6:	f7ff fca5 	bl	8000244 <main>

080008fa <LoopForever>:

LoopForever:
    b LoopForever
 80008fa:	e7fe      	b.n	80008fa <LoopForever>
  ldr   r0, =_estack
 80008fc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000900:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 8000904:	2000013c 	.word	0x2000013c
  ldr r2, =_sidata
 8000908:	080043cc 	.word	0x080043cc
  ldr r2, =_sbss
 800090c:	20000140 	.word	0x20000140
  ldr r4, =_ebss
 8000910:	20000704 	.word	0x20000704

08000914 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000914:	e7fe      	b.n	8000914 <ADC1_IRQHandler>
	...

08000918 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800091c:	4b07      	ldr	r3, [pc, #28]	@ (800093c <HAL_Init+0x24>)
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	4b06      	ldr	r3, [pc, #24]	@ (800093c <HAL_Init+0x24>)
 8000922:	2110      	movs	r1, #16
 8000924:	430a      	orrs	r2, r1
 8000926:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000928:	2003      	movs	r0, #3
 800092a:	f000 f809 	bl	8000940 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800092e:	f7ff fea1 	bl	8000674 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000932:	2300      	movs	r3, #0
}
 8000934:	0018      	movs	r0, r3
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	46c0      	nop			@ (mov r8, r8)
 800093c:	40022000 	.word	0x40022000

08000940 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000940:	b590      	push	{r4, r7, lr}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000948:	4b14      	ldr	r3, [pc, #80]	@ (800099c <HAL_InitTick+0x5c>)
 800094a:	681c      	ldr	r4, [r3, #0]
 800094c:	4b14      	ldr	r3, [pc, #80]	@ (80009a0 <HAL_InitTick+0x60>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	0019      	movs	r1, r3
 8000952:	23fa      	movs	r3, #250	@ 0xfa
 8000954:	0098      	lsls	r0, r3, #2
 8000956:	f7ff fbe9 	bl	800012c <__udivsi3>
 800095a:	0003      	movs	r3, r0
 800095c:	0019      	movs	r1, r3
 800095e:	0020      	movs	r0, r4
 8000960:	f7ff fbe4 	bl	800012c <__udivsi3>
 8000964:	0003      	movs	r3, r0
 8000966:	0018      	movs	r0, r3
 8000968:	f000 f92f 	bl	8000bca <HAL_SYSTICK_Config>
 800096c:	1e03      	subs	r3, r0, #0
 800096e:	d001      	beq.n	8000974 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000970:	2301      	movs	r3, #1
 8000972:	e00f      	b.n	8000994 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2b03      	cmp	r3, #3
 8000978:	d80b      	bhi.n	8000992 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800097a:	6879      	ldr	r1, [r7, #4]
 800097c:	2301      	movs	r3, #1
 800097e:	425b      	negs	r3, r3
 8000980:	2200      	movs	r2, #0
 8000982:	0018      	movs	r0, r3
 8000984:	f000 f8fc 	bl	8000b80 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000988:	4b06      	ldr	r3, [pc, #24]	@ (80009a4 <HAL_InitTick+0x64>)
 800098a:	687a      	ldr	r2, [r7, #4]
 800098c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800098e:	2300      	movs	r3, #0
 8000990:	e000      	b.n	8000994 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000992:	2301      	movs	r3, #1
}
 8000994:	0018      	movs	r0, r3
 8000996:	46bd      	mov	sp, r7
 8000998:	b003      	add	sp, #12
 800099a:	bd90      	pop	{r4, r7, pc}
 800099c:	200000d8 	.word	0x200000d8
 80009a0:	200000e0 	.word	0x200000e0
 80009a4:	200000dc 	.word	0x200000dc

080009a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009ac:	4b05      	ldr	r3, [pc, #20]	@ (80009c4 <HAL_IncTick+0x1c>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	001a      	movs	r2, r3
 80009b2:	4b05      	ldr	r3, [pc, #20]	@ (80009c8 <HAL_IncTick+0x20>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	18d2      	adds	r2, r2, r3
 80009b8:	4b03      	ldr	r3, [pc, #12]	@ (80009c8 <HAL_IncTick+0x20>)
 80009ba:	601a      	str	r2, [r3, #0]
}
 80009bc:	46c0      	nop			@ (mov r8, r8)
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	46c0      	nop			@ (mov r8, r8)
 80009c4:	200000e0 	.word	0x200000e0
 80009c8:	20000594 	.word	0x20000594

080009cc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  return uwTick;
 80009d0:	4b02      	ldr	r3, [pc, #8]	@ (80009dc <HAL_GetTick+0x10>)
 80009d2:	681b      	ldr	r3, [r3, #0]
}
 80009d4:	0018      	movs	r0, r3
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	46c0      	nop			@ (mov r8, r8)
 80009dc:	20000594 	.word	0x20000594

080009e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009e8:	f7ff fff0 	bl	80009cc <HAL_GetTick>
 80009ec:	0003      	movs	r3, r0
 80009ee:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	3301      	adds	r3, #1
 80009f8:	d005      	beq.n	8000a06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000a24 <HAL_Delay+0x44>)
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	001a      	movs	r2, r3
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	189b      	adds	r3, r3, r2
 8000a04:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a06:	46c0      	nop			@ (mov r8, r8)
 8000a08:	f7ff ffe0 	bl	80009cc <HAL_GetTick>
 8000a0c:	0002      	movs	r2, r0
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	1ad3      	subs	r3, r2, r3
 8000a12:	68fa      	ldr	r2, [r7, #12]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	d8f7      	bhi.n	8000a08 <HAL_Delay+0x28>
  {
  }
}
 8000a18:	46c0      	nop			@ (mov r8, r8)
 8000a1a:	46c0      	nop			@ (mov r8, r8)
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	b004      	add	sp, #16
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	46c0      	nop			@ (mov r8, r8)
 8000a24:	200000e0 	.word	0x200000e0

08000a28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	0002      	movs	r2, r0
 8000a30:	1dfb      	adds	r3, r7, #7
 8000a32:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a34:	1dfb      	adds	r3, r7, #7
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a3a:	d809      	bhi.n	8000a50 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a3c:	1dfb      	adds	r3, r7, #7
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	001a      	movs	r2, r3
 8000a42:	231f      	movs	r3, #31
 8000a44:	401a      	ands	r2, r3
 8000a46:	4b04      	ldr	r3, [pc, #16]	@ (8000a58 <__NVIC_EnableIRQ+0x30>)
 8000a48:	2101      	movs	r1, #1
 8000a4a:	4091      	lsls	r1, r2
 8000a4c:	000a      	movs	r2, r1
 8000a4e:	601a      	str	r2, [r3, #0]
  }
}
 8000a50:	46c0      	nop			@ (mov r8, r8)
 8000a52:	46bd      	mov	sp, r7
 8000a54:	b002      	add	sp, #8
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	e000e100 	.word	0xe000e100

08000a5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a5c:	b590      	push	{r4, r7, lr}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	0002      	movs	r2, r0
 8000a64:	6039      	str	r1, [r7, #0]
 8000a66:	1dfb      	adds	r3, r7, #7
 8000a68:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a70:	d828      	bhi.n	8000ac4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a72:	4a2f      	ldr	r2, [pc, #188]	@ (8000b30 <__NVIC_SetPriority+0xd4>)
 8000a74:	1dfb      	adds	r3, r7, #7
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	b25b      	sxtb	r3, r3
 8000a7a:	089b      	lsrs	r3, r3, #2
 8000a7c:	33c0      	adds	r3, #192	@ 0xc0
 8000a7e:	009b      	lsls	r3, r3, #2
 8000a80:	589b      	ldr	r3, [r3, r2]
 8000a82:	1dfa      	adds	r2, r7, #7
 8000a84:	7812      	ldrb	r2, [r2, #0]
 8000a86:	0011      	movs	r1, r2
 8000a88:	2203      	movs	r2, #3
 8000a8a:	400a      	ands	r2, r1
 8000a8c:	00d2      	lsls	r2, r2, #3
 8000a8e:	21ff      	movs	r1, #255	@ 0xff
 8000a90:	4091      	lsls	r1, r2
 8000a92:	000a      	movs	r2, r1
 8000a94:	43d2      	mvns	r2, r2
 8000a96:	401a      	ands	r2, r3
 8000a98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	019b      	lsls	r3, r3, #6
 8000a9e:	22ff      	movs	r2, #255	@ 0xff
 8000aa0:	401a      	ands	r2, r3
 8000aa2:	1dfb      	adds	r3, r7, #7
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	4003      	ands	r3, r0
 8000aac:	00db      	lsls	r3, r3, #3
 8000aae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ab0:	481f      	ldr	r0, [pc, #124]	@ (8000b30 <__NVIC_SetPriority+0xd4>)
 8000ab2:	1dfb      	adds	r3, r7, #7
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	b25b      	sxtb	r3, r3
 8000ab8:	089b      	lsrs	r3, r3, #2
 8000aba:	430a      	orrs	r2, r1
 8000abc:	33c0      	adds	r3, #192	@ 0xc0
 8000abe:	009b      	lsls	r3, r3, #2
 8000ac0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000ac2:	e031      	b.n	8000b28 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ac4:	4a1b      	ldr	r2, [pc, #108]	@ (8000b34 <__NVIC_SetPriority+0xd8>)
 8000ac6:	1dfb      	adds	r3, r7, #7
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	0019      	movs	r1, r3
 8000acc:	230f      	movs	r3, #15
 8000ace:	400b      	ands	r3, r1
 8000ad0:	3b08      	subs	r3, #8
 8000ad2:	089b      	lsrs	r3, r3, #2
 8000ad4:	3306      	adds	r3, #6
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	18d3      	adds	r3, r2, r3
 8000ada:	3304      	adds	r3, #4
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	1dfa      	adds	r2, r7, #7
 8000ae0:	7812      	ldrb	r2, [r2, #0]
 8000ae2:	0011      	movs	r1, r2
 8000ae4:	2203      	movs	r2, #3
 8000ae6:	400a      	ands	r2, r1
 8000ae8:	00d2      	lsls	r2, r2, #3
 8000aea:	21ff      	movs	r1, #255	@ 0xff
 8000aec:	4091      	lsls	r1, r2
 8000aee:	000a      	movs	r2, r1
 8000af0:	43d2      	mvns	r2, r2
 8000af2:	401a      	ands	r2, r3
 8000af4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	019b      	lsls	r3, r3, #6
 8000afa:	22ff      	movs	r2, #255	@ 0xff
 8000afc:	401a      	ands	r2, r3
 8000afe:	1dfb      	adds	r3, r7, #7
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	0018      	movs	r0, r3
 8000b04:	2303      	movs	r3, #3
 8000b06:	4003      	ands	r3, r0
 8000b08:	00db      	lsls	r3, r3, #3
 8000b0a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b0c:	4809      	ldr	r0, [pc, #36]	@ (8000b34 <__NVIC_SetPriority+0xd8>)
 8000b0e:	1dfb      	adds	r3, r7, #7
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	001c      	movs	r4, r3
 8000b14:	230f      	movs	r3, #15
 8000b16:	4023      	ands	r3, r4
 8000b18:	3b08      	subs	r3, #8
 8000b1a:	089b      	lsrs	r3, r3, #2
 8000b1c:	430a      	orrs	r2, r1
 8000b1e:	3306      	adds	r3, #6
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	18c3      	adds	r3, r0, r3
 8000b24:	3304      	adds	r3, #4
 8000b26:	601a      	str	r2, [r3, #0]
}
 8000b28:	46c0      	nop			@ (mov r8, r8)
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	b003      	add	sp, #12
 8000b2e:	bd90      	pop	{r4, r7, pc}
 8000b30:	e000e100 	.word	0xe000e100
 8000b34:	e000ed00 	.word	0xe000ed00

08000b38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	1e5a      	subs	r2, r3, #1
 8000b44:	2380      	movs	r3, #128	@ 0x80
 8000b46:	045b      	lsls	r3, r3, #17
 8000b48:	429a      	cmp	r2, r3
 8000b4a:	d301      	bcc.n	8000b50 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	e010      	b.n	8000b72 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b50:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <SysTick_Config+0x44>)
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	3a01      	subs	r2, #1
 8000b56:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b58:	2301      	movs	r3, #1
 8000b5a:	425b      	negs	r3, r3
 8000b5c:	2103      	movs	r1, #3
 8000b5e:	0018      	movs	r0, r3
 8000b60:	f7ff ff7c 	bl	8000a5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b64:	4b05      	ldr	r3, [pc, #20]	@ (8000b7c <SysTick_Config+0x44>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b6a:	4b04      	ldr	r3, [pc, #16]	@ (8000b7c <SysTick_Config+0x44>)
 8000b6c:	2207      	movs	r2, #7
 8000b6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b70:	2300      	movs	r3, #0
}
 8000b72:	0018      	movs	r0, r3
 8000b74:	46bd      	mov	sp, r7
 8000b76:	b002      	add	sp, #8
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	46c0      	nop			@ (mov r8, r8)
 8000b7c:	e000e010 	.word	0xe000e010

08000b80 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b084      	sub	sp, #16
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	60b9      	str	r1, [r7, #8]
 8000b88:	607a      	str	r2, [r7, #4]
 8000b8a:	210f      	movs	r1, #15
 8000b8c:	187b      	adds	r3, r7, r1
 8000b8e:	1c02      	adds	r2, r0, #0
 8000b90:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000b92:	68ba      	ldr	r2, [r7, #8]
 8000b94:	187b      	adds	r3, r7, r1
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	b25b      	sxtb	r3, r3
 8000b9a:	0011      	movs	r1, r2
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	f7ff ff5d 	bl	8000a5c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000ba2:	46c0      	nop			@ (mov r8, r8)
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	b004      	add	sp, #16
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000baa:	b580      	push	{r7, lr}
 8000bac:	b082      	sub	sp, #8
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	0002      	movs	r2, r0
 8000bb2:	1dfb      	adds	r3, r7, #7
 8000bb4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bb6:	1dfb      	adds	r3, r7, #7
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	b25b      	sxtb	r3, r3
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	f7ff ff33 	bl	8000a28 <__NVIC_EnableIRQ>
}
 8000bc2:	46c0      	nop			@ (mov r8, r8)
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	b002      	add	sp, #8
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b082      	sub	sp, #8
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	f7ff ffaf 	bl	8000b38 <SysTick_Config>
 8000bda:	0003      	movs	r3, r0
}
 8000bdc:	0018      	movs	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	b002      	add	sp, #8
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	2221      	movs	r2, #33	@ 0x21
 8000bf0:	5c9b      	ldrb	r3, [r3, r2]
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	2b02      	cmp	r3, #2
 8000bf6:	d008      	beq.n	8000c0a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2204      	movs	r2, #4
 8000bfc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2220      	movs	r2, #32
 8000c02:	2100      	movs	r1, #0
 8000c04:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000c06:	2301      	movs	r3, #1
 8000c08:	e020      	b.n	8000c4c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	210e      	movs	r1, #14
 8000c16:	438a      	bics	r2, r1
 8000c18:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2101      	movs	r1, #1
 8000c26:	438a      	bics	r2, r1
 8000c28:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c32:	2101      	movs	r1, #1
 8000c34:	4091      	lsls	r1, r2
 8000c36:	000a      	movs	r2, r1
 8000c38:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2221      	movs	r2, #33	@ 0x21
 8000c3e:	2101      	movs	r1, #1
 8000c40:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2220      	movs	r2, #32
 8000c46:	2100      	movs	r1, #0
 8000c48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000c4a:	2300      	movs	r3, #0
}
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	b002      	add	sp, #8
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c5c:	210f      	movs	r1, #15
 8000c5e:	187b      	adds	r3, r7, r1
 8000c60:	2200      	movs	r2, #0
 8000c62:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2221      	movs	r2, #33	@ 0x21
 8000c68:	5c9b      	ldrb	r3, [r3, r2]
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	2b02      	cmp	r3, #2
 8000c6e:	d006      	beq.n	8000c7e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2204      	movs	r2, #4
 8000c74:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000c76:	187b      	adds	r3, r7, r1
 8000c78:	2201      	movs	r2, #1
 8000c7a:	701a      	strb	r2, [r3, #0]
 8000c7c:	e028      	b.n	8000cd0 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	210e      	movs	r1, #14
 8000c8a:	438a      	bics	r2, r1
 8000c8c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2101      	movs	r1, #1
 8000c9a:	438a      	bics	r2, r1
 8000c9c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	4091      	lsls	r1, r2
 8000caa:	000a      	movs	r2, r1
 8000cac:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2221      	movs	r2, #33	@ 0x21
 8000cb2:	2101      	movs	r1, #1
 8000cb4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2220      	movs	r2, #32
 8000cba:	2100      	movs	r1, #0
 8000cbc:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d004      	beq.n	8000cd0 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	0010      	movs	r0, r2
 8000cce:	4798      	blx	r3
    }
  }
  return status;
 8000cd0:	230f      	movs	r3, #15
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	781b      	ldrb	r3, [r3, #0]
}
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	b004      	add	sp, #16
 8000cdc:	bd80      	pop	{r7, pc}
	...

08000ce0 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ce2:	b087      	sub	sp, #28
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60f8      	str	r0, [r7, #12]
 8000ce8:	60b9      	str	r1, [r7, #8]
 8000cea:	603a      	str	r2, [r7, #0]
 8000cec:	607b      	str	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000cee:	2317      	movs	r3, #23
 8000cf0:	18fb      	adds	r3, r7, r3
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	701a      	strb	r2, [r3, #0]
  uint8_t index = 0U;
 8000cf6:	2316      	movs	r3, #22
 8000cf8:	18fb      	adds	r3, r7, r3
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	701a      	strb	r2, [r3, #0]
  uint8_t nbiterations = 0U;
 8000cfe:	2315      	movs	r3, #21
 8000d00:	18fb      	adds	r3, r7, r3
 8000d02:	2200      	movs	r2, #0
 8000d04:	701a      	strb	r2, [r3, #0]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000d06:	4b3e      	ldr	r3, [pc, #248]	@ (8000e00 <HAL_FLASH_Program+0x120>)
 8000d08:	7e1b      	ldrb	r3, [r3, #24]
 8000d0a:	2b01      	cmp	r3, #1
 8000d0c:	d101      	bne.n	8000d12 <HAL_FLASH_Program+0x32>
 8000d0e:	2302      	movs	r3, #2
 8000d10:	e072      	b.n	8000df8 <HAL_FLASH_Program+0x118>
 8000d12:	4b3b      	ldr	r3, [pc, #236]	@ (8000e00 <HAL_FLASH_Program+0x120>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000d18:	2317      	movs	r3, #23
 8000d1a:	18fe      	adds	r6, r7, r3
 8000d1c:	4b39      	ldr	r3, [pc, #228]	@ (8000e04 <HAL_FLASH_Program+0x124>)
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f000 f8c4 	bl	8000eac <FLASH_WaitForLastOperation>
 8000d24:	0003      	movs	r3, r0
 8000d26:	7033      	strb	r3, [r6, #0]
  
  if(status == HAL_OK)
 8000d28:	2317      	movs	r3, #23
 8000d2a:	18fb      	adds	r3, r7, r3
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d15c      	bne.n	8000dec <HAL_FLASH_Program+0x10c>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d104      	bne.n	8000d42 <HAL_FLASH_Program+0x62>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8000d38:	2315      	movs	r3, #21
 8000d3a:	18fb      	adds	r3, r7, r3
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	701a      	strb	r2, [r3, #0]
 8000d40:	e00b      	b.n	8000d5a <HAL_FLASH_Program+0x7a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	2b02      	cmp	r3, #2
 8000d46:	d104      	bne.n	8000d52 <HAL_FLASH_Program+0x72>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8000d48:	2315      	movs	r3, #21
 8000d4a:	18fb      	adds	r3, r7, r3
 8000d4c:	2202      	movs	r2, #2
 8000d4e:	701a      	strb	r2, [r3, #0]
 8000d50:	e003      	b.n	8000d5a <HAL_FLASH_Program+0x7a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8000d52:	2315      	movs	r3, #21
 8000d54:	18fb      	adds	r3, r7, r3
 8000d56:	2204      	movs	r2, #4
 8000d58:	701a      	strb	r2, [r3, #0]
    }

    for (index = 0U; index < nbiterations; index++)
 8000d5a:	2316      	movs	r3, #22
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	2200      	movs	r2, #0
 8000d60:	701a      	strb	r2, [r3, #0]
 8000d62:	e039      	b.n	8000dd8 <HAL_FLASH_Program+0xf8>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000d64:	2116      	movs	r1, #22
 8000d66:	187b      	adds	r3, r7, r1
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	005a      	lsls	r2, r3, #1
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	18d0      	adds	r0, r2, r3
 8000d70:	187b      	adds	r3, r7, r1
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	011b      	lsls	r3, r3, #4
 8000d76:	001a      	movs	r2, r3
 8000d78:	3a20      	subs	r2, #32
 8000d7a:	2a00      	cmp	r2, #0
 8000d7c:	db03      	blt.n	8000d86 <HAL_FLASH_Program+0xa6>
 8000d7e:	6879      	ldr	r1, [r7, #4]
 8000d80:	40d1      	lsrs	r1, r2
 8000d82:	000c      	movs	r4, r1
 8000d84:	e008      	b.n	8000d98 <HAL_FLASH_Program+0xb8>
 8000d86:	2220      	movs	r2, #32
 8000d88:	1ad2      	subs	r2, r2, r3
 8000d8a:	6879      	ldr	r1, [r7, #4]
 8000d8c:	4091      	lsls	r1, r2
 8000d8e:	000a      	movs	r2, r1
 8000d90:	6839      	ldr	r1, [r7, #0]
 8000d92:	40d9      	lsrs	r1, r3
 8000d94:	000c      	movs	r4, r1
 8000d96:	4314      	orrs	r4, r2
 8000d98:	687a      	ldr	r2, [r7, #4]
 8000d9a:	40da      	lsrs	r2, r3
 8000d9c:	0015      	movs	r5, r2
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	0019      	movs	r1, r3
 8000da2:	f000 f867 	bl	8000e74 <FLASH_Program_HalfWord>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000da6:	2317      	movs	r3, #23
 8000da8:	18fe      	adds	r6, r7, r3
 8000daa:	4b16      	ldr	r3, [pc, #88]	@ (8000e04 <HAL_FLASH_Program+0x124>)
 8000dac:	0018      	movs	r0, r3
 8000dae:	f000 f87d 	bl	8000eac <FLASH_WaitForLastOperation>
 8000db2:	0003      	movs	r3, r0
 8000db4:	7033      	strb	r3, [r6, #0]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000db6:	4b14      	ldr	r3, [pc, #80]	@ (8000e08 <HAL_FLASH_Program+0x128>)
 8000db8:	691a      	ldr	r2, [r3, #16]
 8000dba:	4b13      	ldr	r3, [pc, #76]	@ (8000e08 <HAL_FLASH_Program+0x128>)
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	438a      	bics	r2, r1
 8000dc0:	611a      	str	r2, [r3, #16]
      /* In case of error, stop programming procedure */
      if (status != HAL_OK)
 8000dc2:	2317      	movs	r3, #23
 8000dc4:	18fb      	adds	r3, r7, r3
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d10e      	bne.n	8000dea <HAL_FLASH_Program+0x10a>
    for (index = 0U; index < nbiterations; index++)
 8000dcc:	2116      	movs	r1, #22
 8000dce:	187b      	adds	r3, r7, r1
 8000dd0:	781a      	ldrb	r2, [r3, #0]
 8000dd2:	187b      	adds	r3, r7, r1
 8000dd4:	3201      	adds	r2, #1
 8000dd6:	701a      	strb	r2, [r3, #0]
 8000dd8:	2316      	movs	r3, #22
 8000dda:	18fa      	adds	r2, r7, r3
 8000ddc:	2315      	movs	r3, #21
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	7812      	ldrb	r2, [r2, #0]
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d3bd      	bcc.n	8000d64 <HAL_FLASH_Program+0x84>
 8000de8:	e000      	b.n	8000dec <HAL_FLASH_Program+0x10c>
      {
        break;
 8000dea:	46c0      	nop			@ (mov r8, r8)
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000dec:	4b04      	ldr	r3, [pc, #16]	@ (8000e00 <HAL_FLASH_Program+0x120>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	761a      	strb	r2, [r3, #24]

  return status;
 8000df2:	2317      	movs	r3, #23
 8000df4:	18fb      	adds	r3, r7, r3
 8000df6:	781b      	ldrb	r3, [r3, #0]
}
 8000df8:	0018      	movs	r0, r3
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	b007      	add	sp, #28
 8000dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e00:	20000598 	.word	0x20000598
 8000e04:	0000c350 	.word	0x0000c350
 8000e08:	40022000 	.word	0x40022000

08000e0c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000e12:	1dfb      	adds	r3, r7, #7
 8000e14:	2200      	movs	r2, #0
 8000e16:	701a      	strb	r2, [r3, #0]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000e18:	4b0c      	ldr	r3, [pc, #48]	@ (8000e4c <HAL_FLASH_Unlock+0x40>)
 8000e1a:	691b      	ldr	r3, [r3, #16]
 8000e1c:	2280      	movs	r2, #128	@ 0x80
 8000e1e:	4013      	ands	r3, r2
 8000e20:	d00d      	beq.n	8000e3e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000e22:	4b0a      	ldr	r3, [pc, #40]	@ (8000e4c <HAL_FLASH_Unlock+0x40>)
 8000e24:	4a0a      	ldr	r2, [pc, #40]	@ (8000e50 <HAL_FLASH_Unlock+0x44>)
 8000e26:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000e28:	4b08      	ldr	r3, [pc, #32]	@ (8000e4c <HAL_FLASH_Unlock+0x40>)
 8000e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e54 <HAL_FLASH_Unlock+0x48>)
 8000e2c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000e2e:	4b07      	ldr	r3, [pc, #28]	@ (8000e4c <HAL_FLASH_Unlock+0x40>)
 8000e30:	691b      	ldr	r3, [r3, #16]
 8000e32:	2280      	movs	r2, #128	@ 0x80
 8000e34:	4013      	ands	r3, r2
 8000e36:	d002      	beq.n	8000e3e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000e38:	1dfb      	adds	r3, r7, #7
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8000e3e:	1dfb      	adds	r3, r7, #7
 8000e40:	781b      	ldrb	r3, [r3, #0]
}
 8000e42:	0018      	movs	r0, r3
 8000e44:	46bd      	mov	sp, r7
 8000e46:	b002      	add	sp, #8
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	46c0      	nop			@ (mov r8, r8)
 8000e4c:	40022000 	.word	0x40022000
 8000e50:	45670123 	.word	0x45670123
 8000e54:	cdef89ab 	.word	0xcdef89ab

08000e58 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000e5c:	4b04      	ldr	r3, [pc, #16]	@ (8000e70 <HAL_FLASH_Lock+0x18>)
 8000e5e:	691a      	ldr	r2, [r3, #16]
 8000e60:	4b03      	ldr	r3, [pc, #12]	@ (8000e70 <HAL_FLASH_Lock+0x18>)
 8000e62:	2180      	movs	r1, #128	@ 0x80
 8000e64:	430a      	orrs	r2, r1
 8000e66:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 8000e68:	2300      	movs	r3, #0
}
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40022000 	.word	0x40022000

08000e74 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	000a      	movs	r2, r1
 8000e7e:	1cbb      	adds	r3, r7, #2
 8000e80:	801a      	strh	r2, [r3, #0]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000e82:	4b08      	ldr	r3, [pc, #32]	@ (8000ea4 <FLASH_Program_HalfWord+0x30>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000e88:	4b07      	ldr	r3, [pc, #28]	@ (8000ea8 <FLASH_Program_HalfWord+0x34>)
 8000e8a:	691a      	ldr	r2, [r3, #16]
 8000e8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ea8 <FLASH_Program_HalfWord+0x34>)
 8000e8e:	2101      	movs	r1, #1
 8000e90:	430a      	orrs	r2, r1
 8000e92:	611a      	str	r2, [r3, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	1cba      	adds	r2, r7, #2
 8000e98:	8812      	ldrh	r2, [r2, #0]
 8000e9a:	801a      	strh	r2, [r3, #0]
}
 8000e9c:	46c0      	nop			@ (mov r8, r8)
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	b002      	add	sp, #8
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	20000598 	.word	0x20000598
 8000ea8:	40022000 	.word	0x40022000

08000eac <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8000eb4:	f7ff fd8a 	bl	80009cc <HAL_GetTick>
 8000eb8:	0003      	movs	r3, r0
 8000eba:	60fb      	str	r3, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000ebc:	e00f      	b.n	8000ede <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	d00c      	beq.n	8000ede <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d007      	beq.n	8000eda <FLASH_WaitForLastOperation+0x2e>
 8000eca:	f7ff fd7f 	bl	80009cc <HAL_GetTick>
 8000ece:	0002      	movs	r2, r0
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	687a      	ldr	r2, [r7, #4]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d201      	bcs.n	8000ede <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8000eda:	2303      	movs	r3, #3
 8000edc:	e01f      	b.n	8000f1e <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000ede:	4b12      	ldr	r3, [pc, #72]	@ (8000f28 <FLASH_WaitForLastOperation+0x7c>)
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d0e9      	beq.n	8000ebe <FLASH_WaitForLastOperation+0x12>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000eea:	4b0f      	ldr	r3, [pc, #60]	@ (8000f28 <FLASH_WaitForLastOperation+0x7c>)
 8000eec:	68db      	ldr	r3, [r3, #12]
 8000eee:	2220      	movs	r2, #32
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	2b20      	cmp	r3, #32
 8000ef4:	d102      	bne.n	8000efc <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f28 <FLASH_WaitForLastOperation+0x7c>)
 8000ef8:	2220      	movs	r2, #32
 8000efa:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000efc:	4b0a      	ldr	r3, [pc, #40]	@ (8000f28 <FLASH_WaitForLastOperation+0x7c>)
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	2210      	movs	r2, #16
 8000f02:	4013      	ands	r3, r2
 8000f04:	2b10      	cmp	r3, #16
 8000f06:	d005      	beq.n	8000f14 <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000f08:	4b07      	ldr	r3, [pc, #28]	@ (8000f28 <FLASH_WaitForLastOperation+0x7c>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	2204      	movs	r2, #4
 8000f0e:	4013      	ands	r3, r2
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000f10:	2b04      	cmp	r3, #4
 8000f12:	d103      	bne.n	8000f1c <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000f14:	f000 f80a 	bl	8000f2c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e000      	b.n	8000f1e <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	0018      	movs	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	b004      	add	sp, #16
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	46c0      	nop			@ (mov r8, r8)
 8000f28:	40022000 	.word	0x40022000

08000f2c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8000f32:	2300      	movs	r3, #0
 8000f34:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000f36:	4b13      	ldr	r3, [pc, #76]	@ (8000f84 <FLASH_SetErrorCode+0x58>)
 8000f38:	68db      	ldr	r3, [r3, #12]
 8000f3a:	2210      	movs	r2, #16
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	2b10      	cmp	r3, #16
 8000f40:	d109      	bne.n	8000f56 <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000f42:	4b11      	ldr	r3, [pc, #68]	@ (8000f88 <FLASH_SetErrorCode+0x5c>)
 8000f44:	69db      	ldr	r3, [r3, #28]
 8000f46:	2202      	movs	r2, #2
 8000f48:	431a      	orrs	r2, r3
 8000f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f88 <FLASH_SetErrorCode+0x5c>)
 8000f4c:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_WRPERR;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2210      	movs	r2, #16
 8000f52:	4313      	orrs	r3, r2
 8000f54:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000f56:	4b0b      	ldr	r3, [pc, #44]	@ (8000f84 <FLASH_SetErrorCode+0x58>)
 8000f58:	68db      	ldr	r3, [r3, #12]
 8000f5a:	2204      	movs	r2, #4
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	2b04      	cmp	r3, #4
 8000f60:	d109      	bne.n	8000f76 <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000f62:	4b09      	ldr	r3, [pc, #36]	@ (8000f88 <FLASH_SetErrorCode+0x5c>)
 8000f64:	69db      	ldr	r3, [r3, #28]
 8000f66:	2201      	movs	r2, #1
 8000f68:	431a      	orrs	r2, r3
 8000f6a:	4b07      	ldr	r3, [pc, #28]	@ (8000f88 <FLASH_SetErrorCode+0x5c>)
 8000f6c:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_PGERR;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2204      	movs	r2, #4
 8000f72:	4313      	orrs	r3, r2
 8000f74:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000f76:	4b03      	ldr	r3, [pc, #12]	@ (8000f84 <FLASH_SetErrorCode+0x58>)
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	60da      	str	r2, [r3, #12]
}  
 8000f7c:	46c0      	nop			@ (mov r8, r8)
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	b002      	add	sp, #8
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40022000 	.word	0x40022000
 8000f88:	20000598 	.word	0x20000598

08000f8c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8000f8c:	b5b0      	push	{r4, r5, r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000f96:	230f      	movs	r3, #15
 8000f98:	18fb      	adds	r3, r7, r3
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	701a      	strb	r2, [r3, #0]
  uint32_t address = 0U;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000fa2:	4b32      	ldr	r3, [pc, #200]	@ (800106c <HAL_FLASHEx_Erase+0xe0>)
 8000fa4:	7e1b      	ldrb	r3, [r3, #24]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d101      	bne.n	8000fae <HAL_FLASHEx_Erase+0x22>
 8000faa:	2302      	movs	r3, #2
 8000fac:	e05a      	b.n	8001064 <HAL_FLASHEx_Erase+0xd8>
 8000fae:	4b2f      	ldr	r3, [pc, #188]	@ (800106c <HAL_FLASHEx_Erase+0xe0>)
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d116      	bne.n	8000fea <HAL_FLASHEx_Erase+0x5e>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000fbc:	4b2c      	ldr	r3, [pc, #176]	@ (8001070 <HAL_FLASHEx_Erase+0xe4>)
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	f7ff ff74 	bl	8000eac <FLASH_WaitForLastOperation>
 8000fc4:	1e03      	subs	r3, r0, #0
 8000fc6:	d147      	bne.n	8001058 <HAL_FLASHEx_Erase+0xcc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 8000fc8:	f000 f856 	bl	8001078 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000fcc:	230f      	movs	r3, #15
 8000fce:	18fc      	adds	r4, r7, r3
 8000fd0:	4b27      	ldr	r3, [pc, #156]	@ (8001070 <HAL_FLASHEx_Erase+0xe4>)
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f7ff ff6a 	bl	8000eac <FLASH_WaitForLastOperation>
 8000fd8:	0003      	movs	r3, r0
 8000fda:	7023      	strb	r3, [r4, #0]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8000fdc:	4b25      	ldr	r3, [pc, #148]	@ (8001074 <HAL_FLASHEx_Erase+0xe8>)
 8000fde:	691a      	ldr	r2, [r3, #16]
 8000fe0:	4b24      	ldr	r3, [pc, #144]	@ (8001074 <HAL_FLASHEx_Erase+0xe8>)
 8000fe2:	2104      	movs	r1, #4
 8000fe4:	438a      	bics	r2, r1
 8000fe6:	611a      	str	r2, [r3, #16]
 8000fe8:	e036      	b.n	8001058 <HAL_FLASHEx_Erase+0xcc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000fea:	4b21      	ldr	r3, [pc, #132]	@ (8001070 <HAL_FLASHEx_Erase+0xe4>)
 8000fec:	0018      	movs	r0, r3
 8000fee:	f7ff ff5d 	bl	8000eac <FLASH_WaitForLastOperation>
 8000ff2:	1e03      	subs	r3, r0, #0
 8000ff4:	d130      	bne.n	8001058 <HAL_FLASHEx_Erase+0xcc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4252      	negs	r2, r2
 8000ffc:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	60bb      	str	r3, [r7, #8]
 8001004:	e01f      	b.n	8001046 <HAL_FLASHEx_Erase+0xba>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	0018      	movs	r0, r3
 800100a:	f000 f84d 	bl	80010a8 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800100e:	250f      	movs	r5, #15
 8001010:	197c      	adds	r4, r7, r5
 8001012:	4b17      	ldr	r3, [pc, #92]	@ (8001070 <HAL_FLASHEx_Erase+0xe4>)
 8001014:	0018      	movs	r0, r3
 8001016:	f7ff ff49 	bl	8000eac <FLASH_WaitForLastOperation>
 800101a:	0003      	movs	r3, r0
 800101c:	7023      	strb	r3, [r4, #0]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800101e:	4b15      	ldr	r3, [pc, #84]	@ (8001074 <HAL_FLASHEx_Erase+0xe8>)
 8001020:	691a      	ldr	r2, [r3, #16]
 8001022:	4b14      	ldr	r3, [pc, #80]	@ (8001074 <HAL_FLASHEx_Erase+0xe8>)
 8001024:	2102      	movs	r1, #2
 8001026:	438a      	bics	r2, r1
 8001028:	611a      	str	r2, [r3, #16]
          
          if (status != HAL_OK)
 800102a:	197b      	adds	r3, r7, r5
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d003      	beq.n	800103a <HAL_FLASHEx_Erase+0xae>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	68ba      	ldr	r2, [r7, #8]
 8001036:	601a      	str	r2, [r3, #0]
            break;
 8001038:	e00e      	b.n	8001058 <HAL_FLASHEx_Erase+0xcc>
            address += FLASH_PAGE_SIZE)
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	2280      	movs	r2, #128	@ 0x80
 800103e:	00d2      	lsls	r2, r2, #3
 8001040:	4694      	mov	ip, r2
 8001042:	4463      	add	r3, ip
 8001044:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	029a      	lsls	r2, r3, #10
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	18d3      	adds	r3, r2, r3
 8001052:	68ba      	ldr	r2, [r7, #8]
 8001054:	429a      	cmp	r2, r3
 8001056:	d3d6      	bcc.n	8001006 <HAL_FLASHEx_Erase+0x7a>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001058:	4b04      	ldr	r3, [pc, #16]	@ (800106c <HAL_FLASHEx_Erase+0xe0>)
 800105a:	2200      	movs	r2, #0
 800105c:	761a      	strb	r2, [r3, #24]

  return status;
 800105e:	230f      	movs	r3, #15
 8001060:	18fb      	adds	r3, r7, r3
 8001062:	781b      	ldrb	r3, [r3, #0]
}
 8001064:	0018      	movs	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	b004      	add	sp, #16
 800106a:	bdb0      	pop	{r4, r5, r7, pc}
 800106c:	20000598 	.word	0x20000598
 8001070:	0000c350 	.word	0x0000c350
 8001074:	40022000 	.word	0x40022000

08001078 <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800107c:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <FLASH_MassErase+0x28>)
 800107e:	2200      	movs	r2, #0
 8001080:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001082:	4b08      	ldr	r3, [pc, #32]	@ (80010a4 <FLASH_MassErase+0x2c>)
 8001084:	691a      	ldr	r2, [r3, #16]
 8001086:	4b07      	ldr	r3, [pc, #28]	@ (80010a4 <FLASH_MassErase+0x2c>)
 8001088:	2104      	movs	r1, #4
 800108a:	430a      	orrs	r2, r1
 800108c:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800108e:	4b05      	ldr	r3, [pc, #20]	@ (80010a4 <FLASH_MassErase+0x2c>)
 8001090:	691a      	ldr	r2, [r3, #16]
 8001092:	4b04      	ldr	r3, [pc, #16]	@ (80010a4 <FLASH_MassErase+0x2c>)
 8001094:	2140      	movs	r1, #64	@ 0x40
 8001096:	430a      	orrs	r2, r1
 8001098:	611a      	str	r2, [r3, #16]
}
 800109a:	46c0      	nop			@ (mov r8, r8)
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20000598 	.word	0x20000598
 80010a4:	40022000 	.word	0x40022000

080010a8 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80010b0:	4b0a      	ldr	r3, [pc, #40]	@ (80010dc <FLASH_PageErase+0x34>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80010b6:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <FLASH_PageErase+0x38>)
 80010b8:	691a      	ldr	r2, [r3, #16]
 80010ba:	4b09      	ldr	r3, [pc, #36]	@ (80010e0 <FLASH_PageErase+0x38>)
 80010bc:	2102      	movs	r1, #2
 80010be:	430a      	orrs	r2, r1
 80010c0:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80010c2:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <FLASH_PageErase+0x38>)
 80010c4:	687a      	ldr	r2, [r7, #4]
 80010c6:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80010c8:	4b05      	ldr	r3, [pc, #20]	@ (80010e0 <FLASH_PageErase+0x38>)
 80010ca:	691a      	ldr	r2, [r3, #16]
 80010cc:	4b04      	ldr	r3, [pc, #16]	@ (80010e0 <FLASH_PageErase+0x38>)
 80010ce:	2140      	movs	r1, #64	@ 0x40
 80010d0:	430a      	orrs	r2, r1
 80010d2:	611a      	str	r2, [r3, #16]
}
 80010d4:	46c0      	nop			@ (mov r8, r8)
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b002      	add	sp, #8
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20000598 	.word	0x20000598
 80010e0:	40022000 	.word	0x40022000

080010e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010ee:	2300      	movs	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010f2:	e14f      	b.n	8001394 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2101      	movs	r1, #1
 80010fa:	697a      	ldr	r2, [r7, #20]
 80010fc:	4091      	lsls	r1, r2
 80010fe:	000a      	movs	r2, r1
 8001100:	4013      	ands	r3, r2
 8001102:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d100      	bne.n	800110c <HAL_GPIO_Init+0x28>
 800110a:	e140      	b.n	800138e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	2203      	movs	r2, #3
 8001112:	4013      	ands	r3, r2
 8001114:	2b01      	cmp	r3, #1
 8001116:	d005      	beq.n	8001124 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	2203      	movs	r2, #3
 800111e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001120:	2b02      	cmp	r3, #2
 8001122:	d130      	bne.n	8001186 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	2203      	movs	r2, #3
 8001130:	409a      	lsls	r2, r3
 8001132:	0013      	movs	r3, r2
 8001134:	43da      	mvns	r2, r3
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	4013      	ands	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	68da      	ldr	r2, [r3, #12]
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	409a      	lsls	r2, r3
 8001146:	0013      	movs	r3, r2
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	4313      	orrs	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800115a:	2201      	movs	r2, #1
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	409a      	lsls	r2, r3
 8001160:	0013      	movs	r3, r2
 8001162:	43da      	mvns	r2, r3
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	4013      	ands	r3, r2
 8001168:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	091b      	lsrs	r3, r3, #4
 8001170:	2201      	movs	r2, #1
 8001172:	401a      	ands	r2, r3
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	409a      	lsls	r2, r3
 8001178:	0013      	movs	r3, r2
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	4313      	orrs	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	2203      	movs	r2, #3
 800118c:	4013      	ands	r3, r2
 800118e:	2b03      	cmp	r3, #3
 8001190:	d017      	beq.n	80011c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	68db      	ldr	r3, [r3, #12]
 8001196:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	2203      	movs	r2, #3
 800119e:	409a      	lsls	r2, r3
 80011a0:	0013      	movs	r3, r2
 80011a2:	43da      	mvns	r2, r3
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	4013      	ands	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	689a      	ldr	r2, [r3, #8]
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	409a      	lsls	r2, r3
 80011b4:	0013      	movs	r3, r2
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	2203      	movs	r2, #3
 80011c8:	4013      	ands	r3, r2
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d123      	bne.n	8001216 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	08da      	lsrs	r2, r3, #3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	3208      	adds	r2, #8
 80011d6:	0092      	lsls	r2, r2, #2
 80011d8:	58d3      	ldr	r3, [r2, r3]
 80011da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	2207      	movs	r2, #7
 80011e0:	4013      	ands	r3, r2
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	220f      	movs	r2, #15
 80011e6:	409a      	lsls	r2, r3
 80011e8:	0013      	movs	r3, r2
 80011ea:	43da      	mvns	r2, r3
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	4013      	ands	r3, r2
 80011f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	691a      	ldr	r2, [r3, #16]
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	2107      	movs	r1, #7
 80011fa:	400b      	ands	r3, r1
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	409a      	lsls	r2, r3
 8001200:	0013      	movs	r3, r2
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	4313      	orrs	r3, r2
 8001206:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	08da      	lsrs	r2, r3, #3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	3208      	adds	r2, #8
 8001210:	0092      	lsls	r2, r2, #2
 8001212:	6939      	ldr	r1, [r7, #16]
 8001214:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	2203      	movs	r2, #3
 8001222:	409a      	lsls	r2, r3
 8001224:	0013      	movs	r3, r2
 8001226:	43da      	mvns	r2, r3
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	4013      	ands	r3, r2
 800122c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	2203      	movs	r2, #3
 8001234:	401a      	ands	r2, r3
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	409a      	lsls	r2, r3
 800123c:	0013      	movs	r3, r2
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	4313      	orrs	r3, r2
 8001242:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	685a      	ldr	r2, [r3, #4]
 800124e:	23c0      	movs	r3, #192	@ 0xc0
 8001250:	029b      	lsls	r3, r3, #10
 8001252:	4013      	ands	r3, r2
 8001254:	d100      	bne.n	8001258 <HAL_GPIO_Init+0x174>
 8001256:	e09a      	b.n	800138e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001258:	4b54      	ldr	r3, [pc, #336]	@ (80013ac <HAL_GPIO_Init+0x2c8>)
 800125a:	699a      	ldr	r2, [r3, #24]
 800125c:	4b53      	ldr	r3, [pc, #332]	@ (80013ac <HAL_GPIO_Init+0x2c8>)
 800125e:	2101      	movs	r1, #1
 8001260:	430a      	orrs	r2, r1
 8001262:	619a      	str	r2, [r3, #24]
 8001264:	4b51      	ldr	r3, [pc, #324]	@ (80013ac <HAL_GPIO_Init+0x2c8>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	2201      	movs	r2, #1
 800126a:	4013      	ands	r3, r2
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001270:	4a4f      	ldr	r2, [pc, #316]	@ (80013b0 <HAL_GPIO_Init+0x2cc>)
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	089b      	lsrs	r3, r3, #2
 8001276:	3302      	adds	r3, #2
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	589b      	ldr	r3, [r3, r2]
 800127c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	2203      	movs	r2, #3
 8001282:	4013      	ands	r3, r2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	220f      	movs	r2, #15
 8001288:	409a      	lsls	r2, r3
 800128a:	0013      	movs	r3, r2
 800128c:	43da      	mvns	r2, r3
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	4013      	ands	r3, r2
 8001292:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	2390      	movs	r3, #144	@ 0x90
 8001298:	05db      	lsls	r3, r3, #23
 800129a:	429a      	cmp	r2, r3
 800129c:	d013      	beq.n	80012c6 <HAL_GPIO_Init+0x1e2>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a44      	ldr	r2, [pc, #272]	@ (80013b4 <HAL_GPIO_Init+0x2d0>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d00d      	beq.n	80012c2 <HAL_GPIO_Init+0x1de>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a43      	ldr	r2, [pc, #268]	@ (80013b8 <HAL_GPIO_Init+0x2d4>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d007      	beq.n	80012be <HAL_GPIO_Init+0x1da>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a42      	ldr	r2, [pc, #264]	@ (80013bc <HAL_GPIO_Init+0x2d8>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d101      	bne.n	80012ba <HAL_GPIO_Init+0x1d6>
 80012b6:	2303      	movs	r3, #3
 80012b8:	e006      	b.n	80012c8 <HAL_GPIO_Init+0x1e4>
 80012ba:	2305      	movs	r3, #5
 80012bc:	e004      	b.n	80012c8 <HAL_GPIO_Init+0x1e4>
 80012be:	2302      	movs	r3, #2
 80012c0:	e002      	b.n	80012c8 <HAL_GPIO_Init+0x1e4>
 80012c2:	2301      	movs	r3, #1
 80012c4:	e000      	b.n	80012c8 <HAL_GPIO_Init+0x1e4>
 80012c6:	2300      	movs	r3, #0
 80012c8:	697a      	ldr	r2, [r7, #20]
 80012ca:	2103      	movs	r1, #3
 80012cc:	400a      	ands	r2, r1
 80012ce:	0092      	lsls	r2, r2, #2
 80012d0:	4093      	lsls	r3, r2
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012d8:	4935      	ldr	r1, [pc, #212]	@ (80013b0 <HAL_GPIO_Init+0x2cc>)
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	089b      	lsrs	r3, r3, #2
 80012de:	3302      	adds	r3, #2
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012e6:	4b36      	ldr	r3, [pc, #216]	@ (80013c0 <HAL_GPIO_Init+0x2dc>)
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	43da      	mvns	r2, r3
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	4013      	ands	r3, r2
 80012f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	2380      	movs	r3, #128	@ 0x80
 80012fc:	035b      	lsls	r3, r3, #13
 80012fe:	4013      	ands	r3, r2
 8001300:	d003      	beq.n	800130a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	4313      	orrs	r3, r2
 8001308:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800130a:	4b2d      	ldr	r3, [pc, #180]	@ (80013c0 <HAL_GPIO_Init+0x2dc>)
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001310:	4b2b      	ldr	r3, [pc, #172]	@ (80013c0 <HAL_GPIO_Init+0x2dc>)
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	43da      	mvns	r2, r3
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685a      	ldr	r2, [r3, #4]
 8001324:	2380      	movs	r3, #128	@ 0x80
 8001326:	039b      	lsls	r3, r3, #14
 8001328:	4013      	ands	r3, r2
 800132a:	d003      	beq.n	8001334 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001334:	4b22      	ldr	r3, [pc, #136]	@ (80013c0 <HAL_GPIO_Init+0x2dc>)
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800133a:	4b21      	ldr	r3, [pc, #132]	@ (80013c0 <HAL_GPIO_Init+0x2dc>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	43da      	mvns	r2, r3
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	4013      	ands	r3, r2
 8001348:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685a      	ldr	r2, [r3, #4]
 800134e:	2380      	movs	r3, #128	@ 0x80
 8001350:	029b      	lsls	r3, r3, #10
 8001352:	4013      	ands	r3, r2
 8001354:	d003      	beq.n	800135e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	4313      	orrs	r3, r2
 800135c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800135e:	4b18      	ldr	r3, [pc, #96]	@ (80013c0 <HAL_GPIO_Init+0x2dc>)
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001364:	4b16      	ldr	r3, [pc, #88]	@ (80013c0 <HAL_GPIO_Init+0x2dc>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	43da      	mvns	r2, r3
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	4013      	ands	r3, r2
 8001372:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685a      	ldr	r2, [r3, #4]
 8001378:	2380      	movs	r3, #128	@ 0x80
 800137a:	025b      	lsls	r3, r3, #9
 800137c:	4013      	ands	r3, r2
 800137e:	d003      	beq.n	8001388 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001380:	693a      	ldr	r2, [r7, #16]
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	4313      	orrs	r3, r2
 8001386:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001388:	4b0d      	ldr	r3, [pc, #52]	@ (80013c0 <HAL_GPIO_Init+0x2dc>)
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	3301      	adds	r3, #1
 8001392:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	40da      	lsrs	r2, r3
 800139c:	1e13      	subs	r3, r2, #0
 800139e:	d000      	beq.n	80013a2 <HAL_GPIO_Init+0x2be>
 80013a0:	e6a8      	b.n	80010f4 <HAL_GPIO_Init+0x10>
  } 
}
 80013a2:	46c0      	nop			@ (mov r8, r8)
 80013a4:	46c0      	nop			@ (mov r8, r8)
 80013a6:	46bd      	mov	sp, r7
 80013a8:	b006      	add	sp, #24
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40010000 	.word	0x40010000
 80013b4:	48000400 	.word	0x48000400
 80013b8:	48000800 	.word	0x48000800
 80013bc:	48000c00 	.word	0x48000c00
 80013c0:	40010400 	.word	0x40010400

080013c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b088      	sub	sp, #32
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e301      	b.n	80019da <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2201      	movs	r2, #1
 80013dc:	4013      	ands	r3, r2
 80013de:	d100      	bne.n	80013e2 <HAL_RCC_OscConfig+0x1e>
 80013e0:	e08d      	b.n	80014fe <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80013e2:	4bc3      	ldr	r3, [pc, #780]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	220c      	movs	r2, #12
 80013e8:	4013      	ands	r3, r2
 80013ea:	2b04      	cmp	r3, #4
 80013ec:	d00e      	beq.n	800140c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013ee:	4bc0      	ldr	r3, [pc, #768]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	220c      	movs	r2, #12
 80013f4:	4013      	ands	r3, r2
 80013f6:	2b08      	cmp	r3, #8
 80013f8:	d116      	bne.n	8001428 <HAL_RCC_OscConfig+0x64>
 80013fa:	4bbd      	ldr	r3, [pc, #756]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80013fc:	685a      	ldr	r2, [r3, #4]
 80013fe:	2380      	movs	r3, #128	@ 0x80
 8001400:	025b      	lsls	r3, r3, #9
 8001402:	401a      	ands	r2, r3
 8001404:	2380      	movs	r3, #128	@ 0x80
 8001406:	025b      	lsls	r3, r3, #9
 8001408:	429a      	cmp	r2, r3
 800140a:	d10d      	bne.n	8001428 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800140c:	4bb8      	ldr	r3, [pc, #736]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	2380      	movs	r3, #128	@ 0x80
 8001412:	029b      	lsls	r3, r3, #10
 8001414:	4013      	ands	r3, r2
 8001416:	d100      	bne.n	800141a <HAL_RCC_OscConfig+0x56>
 8001418:	e070      	b.n	80014fc <HAL_RCC_OscConfig+0x138>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d000      	beq.n	8001424 <HAL_RCC_OscConfig+0x60>
 8001422:	e06b      	b.n	80014fc <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e2d8      	b.n	80019da <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d107      	bne.n	8001440 <HAL_RCC_OscConfig+0x7c>
 8001430:	4baf      	ldr	r3, [pc, #700]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	4bae      	ldr	r3, [pc, #696]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001436:	2180      	movs	r1, #128	@ 0x80
 8001438:	0249      	lsls	r1, r1, #9
 800143a:	430a      	orrs	r2, r1
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	e02f      	b.n	80014a0 <HAL_RCC_OscConfig+0xdc>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d10c      	bne.n	8001462 <HAL_RCC_OscConfig+0x9e>
 8001448:	4ba9      	ldr	r3, [pc, #676]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	4ba8      	ldr	r3, [pc, #672]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800144e:	49a9      	ldr	r1, [pc, #676]	@ (80016f4 <HAL_RCC_OscConfig+0x330>)
 8001450:	400a      	ands	r2, r1
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	4ba6      	ldr	r3, [pc, #664]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	4ba5      	ldr	r3, [pc, #660]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800145a:	49a7      	ldr	r1, [pc, #668]	@ (80016f8 <HAL_RCC_OscConfig+0x334>)
 800145c:	400a      	ands	r2, r1
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	e01e      	b.n	80014a0 <HAL_RCC_OscConfig+0xdc>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	2b05      	cmp	r3, #5
 8001468:	d10e      	bne.n	8001488 <HAL_RCC_OscConfig+0xc4>
 800146a:	4ba1      	ldr	r3, [pc, #644]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	4ba0      	ldr	r3, [pc, #640]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001470:	2180      	movs	r1, #128	@ 0x80
 8001472:	02c9      	lsls	r1, r1, #11
 8001474:	430a      	orrs	r2, r1
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	4b9d      	ldr	r3, [pc, #628]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	4b9c      	ldr	r3, [pc, #624]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800147e:	2180      	movs	r1, #128	@ 0x80
 8001480:	0249      	lsls	r1, r1, #9
 8001482:	430a      	orrs	r2, r1
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	e00b      	b.n	80014a0 <HAL_RCC_OscConfig+0xdc>
 8001488:	4b99      	ldr	r3, [pc, #612]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	4b98      	ldr	r3, [pc, #608]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800148e:	4999      	ldr	r1, [pc, #612]	@ (80016f4 <HAL_RCC_OscConfig+0x330>)
 8001490:	400a      	ands	r2, r1
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	4b96      	ldr	r3, [pc, #600]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	4b95      	ldr	r3, [pc, #596]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800149a:	4997      	ldr	r1, [pc, #604]	@ (80016f8 <HAL_RCC_OscConfig+0x334>)
 800149c:	400a      	ands	r2, r1
 800149e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d014      	beq.n	80014d2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a8:	f7ff fa90 	bl	80009cc <HAL_GetTick>
 80014ac:	0003      	movs	r3, r0
 80014ae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014b0:	e008      	b.n	80014c4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014b2:	f7ff fa8b 	bl	80009cc <HAL_GetTick>
 80014b6:	0002      	movs	r2, r0
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b64      	cmp	r3, #100	@ 0x64
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e28a      	b.n	80019da <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014c4:	4b8a      	ldr	r3, [pc, #552]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	2380      	movs	r3, #128	@ 0x80
 80014ca:	029b      	lsls	r3, r3, #10
 80014cc:	4013      	ands	r3, r2
 80014ce:	d0f0      	beq.n	80014b2 <HAL_RCC_OscConfig+0xee>
 80014d0:	e015      	b.n	80014fe <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d2:	f7ff fa7b 	bl	80009cc <HAL_GetTick>
 80014d6:	0003      	movs	r3, r0
 80014d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014dc:	f7ff fa76 	bl	80009cc <HAL_GetTick>
 80014e0:	0002      	movs	r2, r0
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b64      	cmp	r3, #100	@ 0x64
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e275      	b.n	80019da <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ee:	4b80      	ldr	r3, [pc, #512]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	029b      	lsls	r3, r3, #10
 80014f6:	4013      	ands	r3, r2
 80014f8:	d1f0      	bne.n	80014dc <HAL_RCC_OscConfig+0x118>
 80014fa:	e000      	b.n	80014fe <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014fc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2202      	movs	r2, #2
 8001504:	4013      	ands	r3, r2
 8001506:	d100      	bne.n	800150a <HAL_RCC_OscConfig+0x146>
 8001508:	e069      	b.n	80015de <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800150a:	4b79      	ldr	r3, [pc, #484]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	220c      	movs	r2, #12
 8001510:	4013      	ands	r3, r2
 8001512:	d00b      	beq.n	800152c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001514:	4b76      	ldr	r3, [pc, #472]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	220c      	movs	r2, #12
 800151a:	4013      	ands	r3, r2
 800151c:	2b08      	cmp	r3, #8
 800151e:	d11c      	bne.n	800155a <HAL_RCC_OscConfig+0x196>
 8001520:	4b73      	ldr	r3, [pc, #460]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001522:	685a      	ldr	r2, [r3, #4]
 8001524:	2380      	movs	r3, #128	@ 0x80
 8001526:	025b      	lsls	r3, r3, #9
 8001528:	4013      	ands	r3, r2
 800152a:	d116      	bne.n	800155a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800152c:	4b70      	ldr	r3, [pc, #448]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2202      	movs	r2, #2
 8001532:	4013      	ands	r3, r2
 8001534:	d005      	beq.n	8001542 <HAL_RCC_OscConfig+0x17e>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d001      	beq.n	8001542 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e24b      	b.n	80019da <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001542:	4b6b      	ldr	r3, [pc, #428]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	22f8      	movs	r2, #248	@ 0xf8
 8001548:	4393      	bics	r3, r2
 800154a:	0019      	movs	r1, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	691b      	ldr	r3, [r3, #16]
 8001550:	00da      	lsls	r2, r3, #3
 8001552:	4b67      	ldr	r3, [pc, #412]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001554:	430a      	orrs	r2, r1
 8001556:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001558:	e041      	b.n	80015de <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	68db      	ldr	r3, [r3, #12]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d024      	beq.n	80015ac <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001562:	4b63      	ldr	r3, [pc, #396]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	4b62      	ldr	r3, [pc, #392]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001568:	2101      	movs	r1, #1
 800156a:	430a      	orrs	r2, r1
 800156c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156e:	f7ff fa2d 	bl	80009cc <HAL_GetTick>
 8001572:	0003      	movs	r3, r0
 8001574:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001576:	e008      	b.n	800158a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001578:	f7ff fa28 	bl	80009cc <HAL_GetTick>
 800157c:	0002      	movs	r2, r0
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b02      	cmp	r3, #2
 8001584:	d901      	bls.n	800158a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e227      	b.n	80019da <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800158a:	4b59      	ldr	r3, [pc, #356]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2202      	movs	r2, #2
 8001590:	4013      	ands	r3, r2
 8001592:	d0f1      	beq.n	8001578 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001594:	4b56      	ldr	r3, [pc, #344]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	22f8      	movs	r2, #248	@ 0xf8
 800159a:	4393      	bics	r3, r2
 800159c:	0019      	movs	r1, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	691b      	ldr	r3, [r3, #16]
 80015a2:	00da      	lsls	r2, r3, #3
 80015a4:	4b52      	ldr	r3, [pc, #328]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80015a6:	430a      	orrs	r2, r1
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	e018      	b.n	80015de <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015ac:	4b50      	ldr	r3, [pc, #320]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b4f      	ldr	r3, [pc, #316]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80015b2:	2101      	movs	r1, #1
 80015b4:	438a      	bics	r2, r1
 80015b6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b8:	f7ff fa08 	bl	80009cc <HAL_GetTick>
 80015bc:	0003      	movs	r3, r0
 80015be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015c0:	e008      	b.n	80015d4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015c2:	f7ff fa03 	bl	80009cc <HAL_GetTick>
 80015c6:	0002      	movs	r2, r0
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d901      	bls.n	80015d4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e202      	b.n	80019da <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015d4:	4b46      	ldr	r3, [pc, #280]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2202      	movs	r2, #2
 80015da:	4013      	ands	r3, r2
 80015dc:	d1f1      	bne.n	80015c2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2208      	movs	r2, #8
 80015e4:	4013      	ands	r3, r2
 80015e6:	d036      	beq.n	8001656 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	69db      	ldr	r3, [r3, #28]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d019      	beq.n	8001624 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015f0:	4b3f      	ldr	r3, [pc, #252]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80015f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015f4:	4b3e      	ldr	r3, [pc, #248]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80015f6:	2101      	movs	r1, #1
 80015f8:	430a      	orrs	r2, r1
 80015fa:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015fc:	f7ff f9e6 	bl	80009cc <HAL_GetTick>
 8001600:	0003      	movs	r3, r0
 8001602:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001604:	e008      	b.n	8001618 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001606:	f7ff f9e1 	bl	80009cc <HAL_GetTick>
 800160a:	0002      	movs	r2, r0
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	2b02      	cmp	r3, #2
 8001612:	d901      	bls.n	8001618 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001614:	2303      	movs	r3, #3
 8001616:	e1e0      	b.n	80019da <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001618:	4b35      	ldr	r3, [pc, #212]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800161a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800161c:	2202      	movs	r2, #2
 800161e:	4013      	ands	r3, r2
 8001620:	d0f1      	beq.n	8001606 <HAL_RCC_OscConfig+0x242>
 8001622:	e018      	b.n	8001656 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001624:	4b32      	ldr	r3, [pc, #200]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001626:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001628:	4b31      	ldr	r3, [pc, #196]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800162a:	2101      	movs	r1, #1
 800162c:	438a      	bics	r2, r1
 800162e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001630:	f7ff f9cc 	bl	80009cc <HAL_GetTick>
 8001634:	0003      	movs	r3, r0
 8001636:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001638:	e008      	b.n	800164c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800163a:	f7ff f9c7 	bl	80009cc <HAL_GetTick>
 800163e:	0002      	movs	r2, r0
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d901      	bls.n	800164c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e1c6      	b.n	80019da <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800164c:	4b28      	ldr	r3, [pc, #160]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800164e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001650:	2202      	movs	r2, #2
 8001652:	4013      	ands	r3, r2
 8001654:	d1f1      	bne.n	800163a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2204      	movs	r2, #4
 800165c:	4013      	ands	r3, r2
 800165e:	d100      	bne.n	8001662 <HAL_RCC_OscConfig+0x29e>
 8001660:	e0b4      	b.n	80017cc <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001662:	201f      	movs	r0, #31
 8001664:	183b      	adds	r3, r7, r0
 8001666:	2200      	movs	r2, #0
 8001668:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800166a:	4b21      	ldr	r3, [pc, #132]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800166c:	69da      	ldr	r2, [r3, #28]
 800166e:	2380      	movs	r3, #128	@ 0x80
 8001670:	055b      	lsls	r3, r3, #21
 8001672:	4013      	ands	r3, r2
 8001674:	d110      	bne.n	8001698 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001676:	4b1e      	ldr	r3, [pc, #120]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001678:	69da      	ldr	r2, [r3, #28]
 800167a:	4b1d      	ldr	r3, [pc, #116]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 800167c:	2180      	movs	r1, #128	@ 0x80
 800167e:	0549      	lsls	r1, r1, #21
 8001680:	430a      	orrs	r2, r1
 8001682:	61da      	str	r2, [r3, #28]
 8001684:	4b1a      	ldr	r3, [pc, #104]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 8001686:	69da      	ldr	r2, [r3, #28]
 8001688:	2380      	movs	r3, #128	@ 0x80
 800168a:	055b      	lsls	r3, r3, #21
 800168c:	4013      	ands	r3, r2
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001692:	183b      	adds	r3, r7, r0
 8001694:	2201      	movs	r2, #1
 8001696:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001698:	4b18      	ldr	r3, [pc, #96]	@ (80016fc <HAL_RCC_OscConfig+0x338>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	2380      	movs	r3, #128	@ 0x80
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	4013      	ands	r3, r2
 80016a2:	d11a      	bne.n	80016da <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016a4:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <HAL_RCC_OscConfig+0x338>)
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	4b14      	ldr	r3, [pc, #80]	@ (80016fc <HAL_RCC_OscConfig+0x338>)
 80016aa:	2180      	movs	r1, #128	@ 0x80
 80016ac:	0049      	lsls	r1, r1, #1
 80016ae:	430a      	orrs	r2, r1
 80016b0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016b2:	f7ff f98b 	bl	80009cc <HAL_GetTick>
 80016b6:	0003      	movs	r3, r0
 80016b8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ba:	e008      	b.n	80016ce <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016bc:	f7ff f986 	bl	80009cc <HAL_GetTick>
 80016c0:	0002      	movs	r2, r0
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b64      	cmp	r3, #100	@ 0x64
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e185      	b.n	80019da <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ce:	4b0b      	ldr	r3, [pc, #44]	@ (80016fc <HAL_RCC_OscConfig+0x338>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	2380      	movs	r3, #128	@ 0x80
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	4013      	ands	r3, r2
 80016d8:	d0f0      	beq.n	80016bc <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d10e      	bne.n	8001700 <HAL_RCC_OscConfig+0x33c>
 80016e2:	4b03      	ldr	r3, [pc, #12]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80016e4:	6a1a      	ldr	r2, [r3, #32]
 80016e6:	4b02      	ldr	r3, [pc, #8]	@ (80016f0 <HAL_RCC_OscConfig+0x32c>)
 80016e8:	2101      	movs	r1, #1
 80016ea:	430a      	orrs	r2, r1
 80016ec:	621a      	str	r2, [r3, #32]
 80016ee:	e035      	b.n	800175c <HAL_RCC_OscConfig+0x398>
 80016f0:	40021000 	.word	0x40021000
 80016f4:	fffeffff 	.word	0xfffeffff
 80016f8:	fffbffff 	.word	0xfffbffff
 80016fc:	40007000 	.word	0x40007000
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d10c      	bne.n	8001722 <HAL_RCC_OscConfig+0x35e>
 8001708:	4bb6      	ldr	r3, [pc, #728]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800170a:	6a1a      	ldr	r2, [r3, #32]
 800170c:	4bb5      	ldr	r3, [pc, #724]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800170e:	2101      	movs	r1, #1
 8001710:	438a      	bics	r2, r1
 8001712:	621a      	str	r2, [r3, #32]
 8001714:	4bb3      	ldr	r3, [pc, #716]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001716:	6a1a      	ldr	r2, [r3, #32]
 8001718:	4bb2      	ldr	r3, [pc, #712]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800171a:	2104      	movs	r1, #4
 800171c:	438a      	bics	r2, r1
 800171e:	621a      	str	r2, [r3, #32]
 8001720:	e01c      	b.n	800175c <HAL_RCC_OscConfig+0x398>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	2b05      	cmp	r3, #5
 8001728:	d10c      	bne.n	8001744 <HAL_RCC_OscConfig+0x380>
 800172a:	4bae      	ldr	r3, [pc, #696]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800172c:	6a1a      	ldr	r2, [r3, #32]
 800172e:	4bad      	ldr	r3, [pc, #692]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001730:	2104      	movs	r1, #4
 8001732:	430a      	orrs	r2, r1
 8001734:	621a      	str	r2, [r3, #32]
 8001736:	4bab      	ldr	r3, [pc, #684]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001738:	6a1a      	ldr	r2, [r3, #32]
 800173a:	4baa      	ldr	r3, [pc, #680]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800173c:	2101      	movs	r1, #1
 800173e:	430a      	orrs	r2, r1
 8001740:	621a      	str	r2, [r3, #32]
 8001742:	e00b      	b.n	800175c <HAL_RCC_OscConfig+0x398>
 8001744:	4ba7      	ldr	r3, [pc, #668]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001746:	6a1a      	ldr	r2, [r3, #32]
 8001748:	4ba6      	ldr	r3, [pc, #664]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800174a:	2101      	movs	r1, #1
 800174c:	438a      	bics	r2, r1
 800174e:	621a      	str	r2, [r3, #32]
 8001750:	4ba4      	ldr	r3, [pc, #656]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001752:	6a1a      	ldr	r2, [r3, #32]
 8001754:	4ba3      	ldr	r3, [pc, #652]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001756:	2104      	movs	r1, #4
 8001758:	438a      	bics	r2, r1
 800175a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d014      	beq.n	800178e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001764:	f7ff f932 	bl	80009cc <HAL_GetTick>
 8001768:	0003      	movs	r3, r0
 800176a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800176c:	e009      	b.n	8001782 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800176e:	f7ff f92d 	bl	80009cc <HAL_GetTick>
 8001772:	0002      	movs	r2, r0
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	4a9b      	ldr	r2, [pc, #620]	@ (80019e8 <HAL_RCC_OscConfig+0x624>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e12b      	b.n	80019da <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001782:	4b98      	ldr	r3, [pc, #608]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001784:	6a1b      	ldr	r3, [r3, #32]
 8001786:	2202      	movs	r2, #2
 8001788:	4013      	ands	r3, r2
 800178a:	d0f0      	beq.n	800176e <HAL_RCC_OscConfig+0x3aa>
 800178c:	e013      	b.n	80017b6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800178e:	f7ff f91d 	bl	80009cc <HAL_GetTick>
 8001792:	0003      	movs	r3, r0
 8001794:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001796:	e009      	b.n	80017ac <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001798:	f7ff f918 	bl	80009cc <HAL_GetTick>
 800179c:	0002      	movs	r2, r0
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	4a91      	ldr	r2, [pc, #580]	@ (80019e8 <HAL_RCC_OscConfig+0x624>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d901      	bls.n	80017ac <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e116      	b.n	80019da <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017ac:	4b8d      	ldr	r3, [pc, #564]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	2202      	movs	r2, #2
 80017b2:	4013      	ands	r3, r2
 80017b4:	d1f0      	bne.n	8001798 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017b6:	231f      	movs	r3, #31
 80017b8:	18fb      	adds	r3, r7, r3
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d105      	bne.n	80017cc <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017c0:	4b88      	ldr	r3, [pc, #544]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80017c2:	69da      	ldr	r2, [r3, #28]
 80017c4:	4b87      	ldr	r3, [pc, #540]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80017c6:	4989      	ldr	r1, [pc, #548]	@ (80019ec <HAL_RCC_OscConfig+0x628>)
 80017c8:	400a      	ands	r2, r1
 80017ca:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2210      	movs	r2, #16
 80017d2:	4013      	ands	r3, r2
 80017d4:	d063      	beq.n	800189e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	695b      	ldr	r3, [r3, #20]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d12a      	bne.n	8001834 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80017de:	4b81      	ldr	r3, [pc, #516]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80017e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017e2:	4b80      	ldr	r3, [pc, #512]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80017e4:	2104      	movs	r1, #4
 80017e6:	430a      	orrs	r2, r1
 80017e8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80017ea:	4b7e      	ldr	r3, [pc, #504]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80017ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017ee:	4b7d      	ldr	r3, [pc, #500]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80017f0:	2101      	movs	r1, #1
 80017f2:	430a      	orrs	r2, r1
 80017f4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f6:	f7ff f8e9 	bl	80009cc <HAL_GetTick>
 80017fa:	0003      	movs	r3, r0
 80017fc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80017fe:	e008      	b.n	8001812 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001800:	f7ff f8e4 	bl	80009cc <HAL_GetTick>
 8001804:	0002      	movs	r2, r0
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b02      	cmp	r3, #2
 800180c:	d901      	bls.n	8001812 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e0e3      	b.n	80019da <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001812:	4b74      	ldr	r3, [pc, #464]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001816:	2202      	movs	r2, #2
 8001818:	4013      	ands	r3, r2
 800181a:	d0f1      	beq.n	8001800 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800181c:	4b71      	ldr	r3, [pc, #452]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800181e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001820:	22f8      	movs	r2, #248	@ 0xf8
 8001822:	4393      	bics	r3, r2
 8001824:	0019      	movs	r1, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	699b      	ldr	r3, [r3, #24]
 800182a:	00da      	lsls	r2, r3, #3
 800182c:	4b6d      	ldr	r3, [pc, #436]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800182e:	430a      	orrs	r2, r1
 8001830:	635a      	str	r2, [r3, #52]	@ 0x34
 8001832:	e034      	b.n	800189e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	695b      	ldr	r3, [r3, #20]
 8001838:	3305      	adds	r3, #5
 800183a:	d111      	bne.n	8001860 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800183c:	4b69      	ldr	r3, [pc, #420]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800183e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001840:	4b68      	ldr	r3, [pc, #416]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001842:	2104      	movs	r1, #4
 8001844:	438a      	bics	r2, r1
 8001846:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001848:	4b66      	ldr	r3, [pc, #408]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800184a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800184c:	22f8      	movs	r2, #248	@ 0xf8
 800184e:	4393      	bics	r3, r2
 8001850:	0019      	movs	r1, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	699b      	ldr	r3, [r3, #24]
 8001856:	00da      	lsls	r2, r3, #3
 8001858:	4b62      	ldr	r3, [pc, #392]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800185a:	430a      	orrs	r2, r1
 800185c:	635a      	str	r2, [r3, #52]	@ 0x34
 800185e:	e01e      	b.n	800189e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001860:	4b60      	ldr	r3, [pc, #384]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001862:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001864:	4b5f      	ldr	r3, [pc, #380]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001866:	2104      	movs	r1, #4
 8001868:	430a      	orrs	r2, r1
 800186a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800186c:	4b5d      	ldr	r3, [pc, #372]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800186e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001870:	4b5c      	ldr	r3, [pc, #368]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001872:	2101      	movs	r1, #1
 8001874:	438a      	bics	r2, r1
 8001876:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001878:	f7ff f8a8 	bl	80009cc <HAL_GetTick>
 800187c:	0003      	movs	r3, r0
 800187e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001880:	e008      	b.n	8001894 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001882:	f7ff f8a3 	bl	80009cc <HAL_GetTick>
 8001886:	0002      	movs	r2, r0
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e0a2      	b.n	80019da <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001894:	4b53      	ldr	r3, [pc, #332]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001896:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001898:	2202      	movs	r2, #2
 800189a:	4013      	ands	r3, r2
 800189c:	d1f1      	bne.n	8001882 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a1b      	ldr	r3, [r3, #32]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d100      	bne.n	80018a8 <HAL_RCC_OscConfig+0x4e4>
 80018a6:	e097      	b.n	80019d8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018a8:	4b4e      	ldr	r3, [pc, #312]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	220c      	movs	r2, #12
 80018ae:	4013      	ands	r3, r2
 80018b0:	2b08      	cmp	r3, #8
 80018b2:	d100      	bne.n	80018b6 <HAL_RCC_OscConfig+0x4f2>
 80018b4:	e06b      	b.n	800198e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a1b      	ldr	r3, [r3, #32]
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d14c      	bne.n	8001958 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018be:	4b49      	ldr	r3, [pc, #292]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	4b48      	ldr	r3, [pc, #288]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80018c4:	494a      	ldr	r1, [pc, #296]	@ (80019f0 <HAL_RCC_OscConfig+0x62c>)
 80018c6:	400a      	ands	r2, r1
 80018c8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ca:	f7ff f87f 	bl	80009cc <HAL_GetTick>
 80018ce:	0003      	movs	r3, r0
 80018d0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018d2:	e008      	b.n	80018e6 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018d4:	f7ff f87a 	bl	80009cc <HAL_GetTick>
 80018d8:	0002      	movs	r2, r0
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e079      	b.n	80019da <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018e6:	4b3f      	ldr	r3, [pc, #252]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	2380      	movs	r3, #128	@ 0x80
 80018ec:	049b      	lsls	r3, r3, #18
 80018ee:	4013      	ands	r3, r2
 80018f0:	d1f0      	bne.n	80018d4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018f2:	4b3c      	ldr	r3, [pc, #240]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80018f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018f6:	220f      	movs	r2, #15
 80018f8:	4393      	bics	r3, r2
 80018fa:	0019      	movs	r1, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001900:	4b38      	ldr	r3, [pc, #224]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001902:	430a      	orrs	r2, r1
 8001904:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001906:	4b37      	ldr	r3, [pc, #220]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	4a3a      	ldr	r2, [pc, #232]	@ (80019f4 <HAL_RCC_OscConfig+0x630>)
 800190c:	4013      	ands	r3, r2
 800190e:	0019      	movs	r1, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001918:	431a      	orrs	r2, r3
 800191a:	4b32      	ldr	r3, [pc, #200]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800191c:	430a      	orrs	r2, r1
 800191e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001920:	4b30      	ldr	r3, [pc, #192]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	4b2f      	ldr	r3, [pc, #188]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001926:	2180      	movs	r1, #128	@ 0x80
 8001928:	0449      	lsls	r1, r1, #17
 800192a:	430a      	orrs	r2, r1
 800192c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192e:	f7ff f84d 	bl	80009cc <HAL_GetTick>
 8001932:	0003      	movs	r3, r0
 8001934:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001938:	f7ff f848 	bl	80009cc <HAL_GetTick>
 800193c:	0002      	movs	r2, r0
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e047      	b.n	80019da <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800194a:	4b26      	ldr	r3, [pc, #152]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	2380      	movs	r3, #128	@ 0x80
 8001950:	049b      	lsls	r3, r3, #18
 8001952:	4013      	ands	r3, r2
 8001954:	d0f0      	beq.n	8001938 <HAL_RCC_OscConfig+0x574>
 8001956:	e03f      	b.n	80019d8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001958:	4b22      	ldr	r3, [pc, #136]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	4b21      	ldr	r3, [pc, #132]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800195e:	4924      	ldr	r1, [pc, #144]	@ (80019f0 <HAL_RCC_OscConfig+0x62c>)
 8001960:	400a      	ands	r2, r1
 8001962:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001964:	f7ff f832 	bl	80009cc <HAL_GetTick>
 8001968:	0003      	movs	r3, r0
 800196a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800196c:	e008      	b.n	8001980 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800196e:	f7ff f82d 	bl	80009cc <HAL_GetTick>
 8001972:	0002      	movs	r2, r0
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d901      	bls.n	8001980 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e02c      	b.n	80019da <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001980:	4b18      	ldr	r3, [pc, #96]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	2380      	movs	r3, #128	@ 0x80
 8001986:	049b      	lsls	r3, r3, #18
 8001988:	4013      	ands	r3, r2
 800198a:	d1f0      	bne.n	800196e <HAL_RCC_OscConfig+0x5aa>
 800198c:	e024      	b.n	80019d8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a1b      	ldr	r3, [r3, #32]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d101      	bne.n	800199a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e01f      	b.n	80019da <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800199a:	4b12      	ldr	r3, [pc, #72]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80019a0:	4b10      	ldr	r3, [pc, #64]	@ (80019e4 <HAL_RCC_OscConfig+0x620>)
 80019a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019a4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019a6:	697a      	ldr	r2, [r7, #20]
 80019a8:	2380      	movs	r3, #128	@ 0x80
 80019aa:	025b      	lsls	r3, r3, #9
 80019ac:	401a      	ands	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d10e      	bne.n	80019d4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	220f      	movs	r2, #15
 80019ba:	401a      	ands	r2, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d107      	bne.n	80019d4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	23f0      	movs	r3, #240	@ 0xf0
 80019c8:	039b      	lsls	r3, r3, #14
 80019ca:	401a      	ands	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d001      	beq.n	80019d8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e000      	b.n	80019da <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	0018      	movs	r0, r3
 80019dc:	46bd      	mov	sp, r7
 80019de:	b008      	add	sp, #32
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	46c0      	nop			@ (mov r8, r8)
 80019e4:	40021000 	.word	0x40021000
 80019e8:	00001388 	.word	0x00001388
 80019ec:	efffffff 	.word	0xefffffff
 80019f0:	feffffff 	.word	0xfeffffff
 80019f4:	ffc2ffff 	.word	0xffc2ffff

080019f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d101      	bne.n	8001a0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e0b3      	b.n	8001b74 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a0c:	4b5b      	ldr	r3, [pc, #364]	@ (8001b7c <HAL_RCC_ClockConfig+0x184>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2201      	movs	r2, #1
 8001a12:	4013      	ands	r3, r2
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d911      	bls.n	8001a3e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a1a:	4b58      	ldr	r3, [pc, #352]	@ (8001b7c <HAL_RCC_ClockConfig+0x184>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2201      	movs	r2, #1
 8001a20:	4393      	bics	r3, r2
 8001a22:	0019      	movs	r1, r3
 8001a24:	4b55      	ldr	r3, [pc, #340]	@ (8001b7c <HAL_RCC_ClockConfig+0x184>)
 8001a26:	683a      	ldr	r2, [r7, #0]
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a2c:	4b53      	ldr	r3, [pc, #332]	@ (8001b7c <HAL_RCC_ClockConfig+0x184>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2201      	movs	r2, #1
 8001a32:	4013      	ands	r3, r2
 8001a34:	683a      	ldr	r2, [r7, #0]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d001      	beq.n	8001a3e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e09a      	b.n	8001b74 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2202      	movs	r2, #2
 8001a44:	4013      	ands	r3, r2
 8001a46:	d015      	beq.n	8001a74 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2204      	movs	r2, #4
 8001a4e:	4013      	ands	r3, r2
 8001a50:	d006      	beq.n	8001a60 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001a52:	4b4b      	ldr	r3, [pc, #300]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001a54:	685a      	ldr	r2, [r3, #4]
 8001a56:	4b4a      	ldr	r3, [pc, #296]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001a58:	21e0      	movs	r1, #224	@ 0xe0
 8001a5a:	00c9      	lsls	r1, r1, #3
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a60:	4b47      	ldr	r3, [pc, #284]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	22f0      	movs	r2, #240	@ 0xf0
 8001a66:	4393      	bics	r3, r2
 8001a68:	0019      	movs	r1, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	689a      	ldr	r2, [r3, #8]
 8001a6e:	4b44      	ldr	r3, [pc, #272]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001a70:	430a      	orrs	r2, r1
 8001a72:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2201      	movs	r2, #1
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	d040      	beq.n	8001b00 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d107      	bne.n	8001a96 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a86:	4b3e      	ldr	r3, [pc, #248]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	2380      	movs	r3, #128	@ 0x80
 8001a8c:	029b      	lsls	r3, r3, #10
 8001a8e:	4013      	ands	r3, r2
 8001a90:	d114      	bne.n	8001abc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e06e      	b.n	8001b74 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d107      	bne.n	8001aae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a9e:	4b38      	ldr	r3, [pc, #224]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	2380      	movs	r3, #128	@ 0x80
 8001aa4:	049b      	lsls	r3, r3, #18
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	d108      	bne.n	8001abc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e062      	b.n	8001b74 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aae:	4b34      	ldr	r3, [pc, #208]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2202      	movs	r2, #2
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d101      	bne.n	8001abc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e05b      	b.n	8001b74 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001abc:	4b30      	ldr	r3, [pc, #192]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	2203      	movs	r2, #3
 8001ac2:	4393      	bics	r3, r2
 8001ac4:	0019      	movs	r1, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685a      	ldr	r2, [r3, #4]
 8001aca:	4b2d      	ldr	r3, [pc, #180]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001acc:	430a      	orrs	r2, r1
 8001ace:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ad0:	f7fe ff7c 	bl	80009cc <HAL_GetTick>
 8001ad4:	0003      	movs	r3, r0
 8001ad6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ad8:	e009      	b.n	8001aee <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ada:	f7fe ff77 	bl	80009cc <HAL_GetTick>
 8001ade:	0002      	movs	r2, r0
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	4a27      	ldr	r2, [pc, #156]	@ (8001b84 <HAL_RCC_ClockConfig+0x18c>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e042      	b.n	8001b74 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aee:	4b24      	ldr	r3, [pc, #144]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	220c      	movs	r2, #12
 8001af4:	401a      	ands	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d1ec      	bne.n	8001ada <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b00:	4b1e      	ldr	r3, [pc, #120]	@ (8001b7c <HAL_RCC_ClockConfig+0x184>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2201      	movs	r2, #1
 8001b06:	4013      	ands	r3, r2
 8001b08:	683a      	ldr	r2, [r7, #0]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d211      	bcs.n	8001b32 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8001b7c <HAL_RCC_ClockConfig+0x184>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2201      	movs	r2, #1
 8001b14:	4393      	bics	r3, r2
 8001b16:	0019      	movs	r1, r3
 8001b18:	4b18      	ldr	r3, [pc, #96]	@ (8001b7c <HAL_RCC_ClockConfig+0x184>)
 8001b1a:	683a      	ldr	r2, [r7, #0]
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b20:	4b16      	ldr	r3, [pc, #88]	@ (8001b7c <HAL_RCC_ClockConfig+0x184>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2201      	movs	r2, #1
 8001b26:	4013      	ands	r3, r2
 8001b28:	683a      	ldr	r2, [r7, #0]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d001      	beq.n	8001b32 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e020      	b.n	8001b74 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2204      	movs	r2, #4
 8001b38:	4013      	ands	r3, r2
 8001b3a:	d009      	beq.n	8001b50 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001b3c:	4b10      	ldr	r3, [pc, #64]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	4a11      	ldr	r2, [pc, #68]	@ (8001b88 <HAL_RCC_ClockConfig+0x190>)
 8001b42:	4013      	ands	r3, r2
 8001b44:	0019      	movs	r1, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68da      	ldr	r2, [r3, #12]
 8001b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001b50:	f000 f820 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 8001b54:	0001      	movs	r1, r0
 8001b56:	4b0a      	ldr	r3, [pc, #40]	@ (8001b80 <HAL_RCC_ClockConfig+0x188>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	091b      	lsrs	r3, r3, #4
 8001b5c:	220f      	movs	r2, #15
 8001b5e:	4013      	ands	r3, r2
 8001b60:	4a0a      	ldr	r2, [pc, #40]	@ (8001b8c <HAL_RCC_ClockConfig+0x194>)
 8001b62:	5cd3      	ldrb	r3, [r2, r3]
 8001b64:	000a      	movs	r2, r1
 8001b66:	40da      	lsrs	r2, r3
 8001b68:	4b09      	ldr	r3, [pc, #36]	@ (8001b90 <HAL_RCC_ClockConfig+0x198>)
 8001b6a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001b6c:	2003      	movs	r0, #3
 8001b6e:	f7fe fee7 	bl	8000940 <HAL_InitTick>
  
  return HAL_OK;
 8001b72:	2300      	movs	r3, #0
}
 8001b74:	0018      	movs	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	b004      	add	sp, #16
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40022000 	.word	0x40022000
 8001b80:	40021000 	.word	0x40021000
 8001b84:	00001388 	.word	0x00001388
 8001b88:	fffff8ff 	.word	0xfffff8ff
 8001b8c:	08004358 	.word	0x08004358
 8001b90:	200000d8 	.word	0x200000d8

08001b94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	60fb      	str	r3, [r7, #12]
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	617b      	str	r3, [r7, #20]
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001baa:	2300      	movs	r3, #0
 8001bac:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001bae:	4b20      	ldr	r3, [pc, #128]	@ (8001c30 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	220c      	movs	r2, #12
 8001bb8:	4013      	ands	r3, r2
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	d002      	beq.n	8001bc4 <HAL_RCC_GetSysClockFreq+0x30>
 8001bbe:	2b08      	cmp	r3, #8
 8001bc0:	d003      	beq.n	8001bca <HAL_RCC_GetSysClockFreq+0x36>
 8001bc2:	e02c      	b.n	8001c1e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c34 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001bc6:	613b      	str	r3, [r7, #16]
      break;
 8001bc8:	e02c      	b.n	8001c24 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	0c9b      	lsrs	r3, r3, #18
 8001bce:	220f      	movs	r2, #15
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	4a19      	ldr	r2, [pc, #100]	@ (8001c38 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001bd4:	5cd3      	ldrb	r3, [r2, r3]
 8001bd6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001bd8:	4b15      	ldr	r3, [pc, #84]	@ (8001c30 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bdc:	220f      	movs	r2, #15
 8001bde:	4013      	ands	r3, r2
 8001be0:	4a16      	ldr	r2, [pc, #88]	@ (8001c3c <HAL_RCC_GetSysClockFreq+0xa8>)
 8001be2:	5cd3      	ldrb	r3, [r2, r3]
 8001be4:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001be6:	68fa      	ldr	r2, [r7, #12]
 8001be8:	2380      	movs	r3, #128	@ 0x80
 8001bea:	025b      	lsls	r3, r3, #9
 8001bec:	4013      	ands	r3, r2
 8001bee:	d009      	beq.n	8001c04 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001bf0:	68b9      	ldr	r1, [r7, #8]
 8001bf2:	4810      	ldr	r0, [pc, #64]	@ (8001c34 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001bf4:	f7fe fa9a 	bl	800012c <__udivsi3>
 8001bf8:	0003      	movs	r3, r0
 8001bfa:	001a      	movs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	4353      	muls	r3, r2
 8001c00:	617b      	str	r3, [r7, #20]
 8001c02:	e009      	b.n	8001c18 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001c04:	6879      	ldr	r1, [r7, #4]
 8001c06:	000a      	movs	r2, r1
 8001c08:	0152      	lsls	r2, r2, #5
 8001c0a:	1a52      	subs	r2, r2, r1
 8001c0c:	0193      	lsls	r3, r2, #6
 8001c0e:	1a9b      	subs	r3, r3, r2
 8001c10:	00db      	lsls	r3, r3, #3
 8001c12:	185b      	adds	r3, r3, r1
 8001c14:	021b      	lsls	r3, r3, #8
 8001c16:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	613b      	str	r3, [r7, #16]
      break;
 8001c1c:	e002      	b.n	8001c24 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c1e:	4b05      	ldr	r3, [pc, #20]	@ (8001c34 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001c20:	613b      	str	r3, [r7, #16]
      break;
 8001c22:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001c24:	693b      	ldr	r3, [r7, #16]
}
 8001c26:	0018      	movs	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	b006      	add	sp, #24
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	46c0      	nop			@ (mov r8, r8)
 8001c30:	40021000 	.word	0x40021000
 8001c34:	007a1200 	.word	0x007a1200
 8001c38:	08004370 	.word	0x08004370
 8001c3c:	08004380 	.word	0x08004380

08001c40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c44:	4b02      	ldr	r3, [pc, #8]	@ (8001c50 <HAL_RCC_GetHCLKFreq+0x10>)
 8001c46:	681b      	ldr	r3, [r3, #0]
}
 8001c48:	0018      	movs	r0, r3
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	46c0      	nop			@ (mov r8, r8)
 8001c50:	200000d8 	.word	0x200000d8

08001c54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001c58:	f7ff fff2 	bl	8001c40 <HAL_RCC_GetHCLKFreq>
 8001c5c:	0001      	movs	r1, r0
 8001c5e:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	0a1b      	lsrs	r3, r3, #8
 8001c64:	2207      	movs	r2, #7
 8001c66:	4013      	ands	r3, r2
 8001c68:	4a04      	ldr	r2, [pc, #16]	@ (8001c7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c6a:	5cd3      	ldrb	r3, [r2, r3]
 8001c6c:	40d9      	lsrs	r1, r3
 8001c6e:	000b      	movs	r3, r1
}    
 8001c70:	0018      	movs	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	46c0      	nop			@ (mov r8, r8)
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	08004368 	.word	0x08004368

08001c80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	2380      	movs	r3, #128	@ 0x80
 8001c96:	025b      	lsls	r3, r3, #9
 8001c98:	4013      	ands	r3, r2
 8001c9a:	d100      	bne.n	8001c9e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001c9c:	e08e      	b.n	8001dbc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001c9e:	2017      	movs	r0, #23
 8001ca0:	183b      	adds	r3, r7, r0
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ca6:	4b57      	ldr	r3, [pc, #348]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001ca8:	69da      	ldr	r2, [r3, #28]
 8001caa:	2380      	movs	r3, #128	@ 0x80
 8001cac:	055b      	lsls	r3, r3, #21
 8001cae:	4013      	ands	r3, r2
 8001cb0:	d110      	bne.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001cb2:	4b54      	ldr	r3, [pc, #336]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001cb4:	69da      	ldr	r2, [r3, #28]
 8001cb6:	4b53      	ldr	r3, [pc, #332]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001cb8:	2180      	movs	r1, #128	@ 0x80
 8001cba:	0549      	lsls	r1, r1, #21
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	61da      	str	r2, [r3, #28]
 8001cc0:	4b50      	ldr	r3, [pc, #320]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001cc2:	69da      	ldr	r2, [r3, #28]
 8001cc4:	2380      	movs	r3, #128	@ 0x80
 8001cc6:	055b      	lsls	r3, r3, #21
 8001cc8:	4013      	ands	r3, r2
 8001cca:	60bb      	str	r3, [r7, #8]
 8001ccc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cce:	183b      	adds	r3, r7, r0
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cd4:	4b4c      	ldr	r3, [pc, #304]	@ (8001e08 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	2380      	movs	r3, #128	@ 0x80
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4013      	ands	r3, r2
 8001cde:	d11a      	bne.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ce0:	4b49      	ldr	r3, [pc, #292]	@ (8001e08 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	4b48      	ldr	r3, [pc, #288]	@ (8001e08 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001ce6:	2180      	movs	r1, #128	@ 0x80
 8001ce8:	0049      	lsls	r1, r1, #1
 8001cea:	430a      	orrs	r2, r1
 8001cec:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cee:	f7fe fe6d 	bl	80009cc <HAL_GetTick>
 8001cf2:	0003      	movs	r3, r0
 8001cf4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf6:	e008      	b.n	8001d0a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cf8:	f7fe fe68 	bl	80009cc <HAL_GetTick>
 8001cfc:	0002      	movs	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b64      	cmp	r3, #100	@ 0x64
 8001d04:	d901      	bls.n	8001d0a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e077      	b.n	8001dfa <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d0a:	4b3f      	ldr	r3, [pc, #252]	@ (8001e08 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	2380      	movs	r3, #128	@ 0x80
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	4013      	ands	r3, r2
 8001d14:	d0f0      	beq.n	8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d16:	4b3b      	ldr	r3, [pc, #236]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d18:	6a1a      	ldr	r2, [r3, #32]
 8001d1a:	23c0      	movs	r3, #192	@ 0xc0
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	4013      	ands	r3, r2
 8001d20:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d034      	beq.n	8001d92 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685a      	ldr	r2, [r3, #4]
 8001d2c:	23c0      	movs	r3, #192	@ 0xc0
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	4013      	ands	r3, r2
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d02c      	beq.n	8001d92 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001d38:	4b32      	ldr	r3, [pc, #200]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d3a:	6a1b      	ldr	r3, [r3, #32]
 8001d3c:	4a33      	ldr	r2, [pc, #204]	@ (8001e0c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001d3e:	4013      	ands	r3, r2
 8001d40:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d42:	4b30      	ldr	r3, [pc, #192]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d44:	6a1a      	ldr	r2, [r3, #32]
 8001d46:	4b2f      	ldr	r3, [pc, #188]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d48:	2180      	movs	r1, #128	@ 0x80
 8001d4a:	0249      	lsls	r1, r1, #9
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d50:	4b2c      	ldr	r3, [pc, #176]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d52:	6a1a      	ldr	r2, [r3, #32]
 8001d54:	4b2b      	ldr	r3, [pc, #172]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d56:	492e      	ldr	r1, [pc, #184]	@ (8001e10 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001d58:	400a      	ands	r2, r1
 8001d5a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001d5c:	4b29      	ldr	r3, [pc, #164]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d5e:	68fa      	ldr	r2, [r7, #12]
 8001d60:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2201      	movs	r2, #1
 8001d66:	4013      	ands	r3, r2
 8001d68:	d013      	beq.n	8001d92 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d6a:	f7fe fe2f 	bl	80009cc <HAL_GetTick>
 8001d6e:	0003      	movs	r3, r0
 8001d70:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d72:	e009      	b.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d74:	f7fe fe2a 	bl	80009cc <HAL_GetTick>
 8001d78:	0002      	movs	r2, r0
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	4a25      	ldr	r2, [pc, #148]	@ (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d901      	bls.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e038      	b.n	8001dfa <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d88:	4b1e      	ldr	r3, [pc, #120]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d8a:	6a1b      	ldr	r3, [r3, #32]
 8001d8c:	2202      	movs	r2, #2
 8001d8e:	4013      	ands	r3, r2
 8001d90:	d0f0      	beq.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d92:	4b1c      	ldr	r3, [pc, #112]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d94:	6a1b      	ldr	r3, [r3, #32]
 8001d96:	4a1d      	ldr	r2, [pc, #116]	@ (8001e0c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001d98:	4013      	ands	r3, r2
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	4b18      	ldr	r3, [pc, #96]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001da2:	430a      	orrs	r2, r1
 8001da4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001da6:	2317      	movs	r3, #23
 8001da8:	18fb      	adds	r3, r7, r3
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d105      	bne.n	8001dbc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001db0:	4b14      	ldr	r3, [pc, #80]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001db2:	69da      	ldr	r2, [r3, #28]
 8001db4:	4b13      	ldr	r3, [pc, #76]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001db6:	4918      	ldr	r1, [pc, #96]	@ (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001db8:	400a      	ands	r2, r1
 8001dba:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	d009      	beq.n	8001dda <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dca:	2203      	movs	r2, #3
 8001dcc:	4393      	bics	r3, r2
 8001dce:	0019      	movs	r1, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689a      	ldr	r2, [r3, #8]
 8001dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2220      	movs	r2, #32
 8001de0:	4013      	ands	r3, r2
 8001de2:	d009      	beq.n	8001df8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001de4:	4b07      	ldr	r3, [pc, #28]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de8:	2210      	movs	r2, #16
 8001dea:	4393      	bics	r3, r2
 8001dec:	0019      	movs	r1, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	68da      	ldr	r2, [r3, #12]
 8001df2:	4b04      	ldr	r3, [pc, #16]	@ (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001df4:	430a      	orrs	r2, r1
 8001df6:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	0018      	movs	r0, r3
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	b006      	add	sp, #24
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	46c0      	nop			@ (mov r8, r8)
 8001e04:	40021000 	.word	0x40021000
 8001e08:	40007000 	.word	0x40007000
 8001e0c:	fffffcff 	.word	0xfffffcff
 8001e10:	fffeffff 	.word	0xfffeffff
 8001e14:	00001388 	.word	0x00001388
 8001e18:	efffffff 	.word	0xefffffff

08001e1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d101      	bne.n	8001e2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e0a8      	b.n	8001f80 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d109      	bne.n	8001e4a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685a      	ldr	r2, [r3, #4]
 8001e3a:	2382      	movs	r3, #130	@ 0x82
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d009      	beq.n	8001e56 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	61da      	str	r2, [r3, #28]
 8001e48:	e005      	b.n	8001e56 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	225d      	movs	r2, #93	@ 0x5d
 8001e60:	5c9b      	ldrb	r3, [r3, r2]
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d107      	bne.n	8001e78 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	225c      	movs	r2, #92	@ 0x5c
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	0018      	movs	r0, r3
 8001e74:	f7fe fc22 	bl	80006bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	225d      	movs	r2, #93	@ 0x5d
 8001e7c:	2102      	movs	r1, #2
 8001e7e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2140      	movs	r1, #64	@ 0x40
 8001e8c:	438a      	bics	r2, r1
 8001e8e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	68da      	ldr	r2, [r3, #12]
 8001e94:	23e0      	movs	r3, #224	@ 0xe0
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d902      	bls.n	8001ea2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	e002      	b.n	8001ea8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001ea2:	2380      	movs	r3, #128	@ 0x80
 8001ea4:	015b      	lsls	r3, r3, #5
 8001ea6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	68da      	ldr	r2, [r3, #12]
 8001eac:	23f0      	movs	r3, #240	@ 0xf0
 8001eae:	011b      	lsls	r3, r3, #4
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d008      	beq.n	8001ec6 <HAL_SPI_Init+0xaa>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	68da      	ldr	r2, [r3, #12]
 8001eb8:	23e0      	movs	r3, #224	@ 0xe0
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d002      	beq.n	8001ec6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685a      	ldr	r2, [r3, #4]
 8001eca:	2382      	movs	r3, #130	@ 0x82
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	401a      	ands	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6899      	ldr	r1, [r3, #8]
 8001ed4:	2384      	movs	r3, #132	@ 0x84
 8001ed6:	021b      	lsls	r3, r3, #8
 8001ed8:	400b      	ands	r3, r1
 8001eda:	431a      	orrs	r2, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	691b      	ldr	r3, [r3, #16]
 8001ee0:	2102      	movs	r1, #2
 8001ee2:	400b      	ands	r3, r1
 8001ee4:	431a      	orrs	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	695b      	ldr	r3, [r3, #20]
 8001eea:	2101      	movs	r1, #1
 8001eec:	400b      	ands	r3, r1
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6999      	ldr	r1, [r3, #24]
 8001ef4:	2380      	movs	r3, #128	@ 0x80
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	400b      	ands	r3, r1
 8001efa:	431a      	orrs	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69db      	ldr	r3, [r3, #28]
 8001f00:	2138      	movs	r1, #56	@ 0x38
 8001f02:	400b      	ands	r3, r1
 8001f04:	431a      	orrs	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	2180      	movs	r1, #128	@ 0x80
 8001f0c:	400b      	ands	r3, r1
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	0011      	movs	r1, r2
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f16:	2380      	movs	r3, #128	@ 0x80
 8001f18:	019b      	lsls	r3, r3, #6
 8001f1a:	401a      	ands	r2, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	430a      	orrs	r2, r1
 8001f22:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	0c1b      	lsrs	r3, r3, #16
 8001f2a:	2204      	movs	r2, #4
 8001f2c:	401a      	ands	r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f32:	2110      	movs	r1, #16
 8001f34:	400b      	ands	r3, r1
 8001f36:	431a      	orrs	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f3c:	2108      	movs	r1, #8
 8001f3e:	400b      	ands	r3, r1
 8001f40:	431a      	orrs	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	68d9      	ldr	r1, [r3, #12]
 8001f46:	23f0      	movs	r3, #240	@ 0xf0
 8001f48:	011b      	lsls	r3, r3, #4
 8001f4a:	400b      	ands	r3, r1
 8001f4c:	431a      	orrs	r2, r3
 8001f4e:	0011      	movs	r1, r2
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	2380      	movs	r3, #128	@ 0x80
 8001f54:	015b      	lsls	r3, r3, #5
 8001f56:	401a      	ands	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	69da      	ldr	r2, [r3, #28]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4907      	ldr	r1, [pc, #28]	@ (8001f88 <HAL_SPI_Init+0x16c>)
 8001f6c:	400a      	ands	r2, r1
 8001f6e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2200      	movs	r2, #0
 8001f74:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	225d      	movs	r2, #93	@ 0x5d
 8001f7a:	2101      	movs	r1, #1
 8001f7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f7e:	2300      	movs	r3, #0
}
 8001f80:	0018      	movs	r0, r3
 8001f82:	46bd      	mov	sp, r7
 8001f84:	b004      	add	sp, #16
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	fffff7ff 	.word	0xfffff7ff

08001f8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e044      	b.n	8002028 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d107      	bne.n	8001fb6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2278      	movs	r2, #120	@ 0x78
 8001faa:	2100      	movs	r1, #0
 8001fac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f7fe fbcf 	bl	8000754 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2224      	movs	r2, #36	@ 0x24
 8001fba:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	438a      	bics	r2, r1
 8001fca:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d003      	beq.n	8001fdc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	0018      	movs	r0, r3
 8001fd8:	f000 fd46 	bl	8002a68 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	0018      	movs	r0, r3
 8001fe0:	f000 fc02 	bl	80027e8 <UART_SetConfig>
 8001fe4:	0003      	movs	r3, r0
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d101      	bne.n	8001fee <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e01c      	b.n	8002028 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	490d      	ldr	r1, [pc, #52]	@ (8002030 <HAL_UART_Init+0xa4>)
 8001ffa:	400a      	ands	r2, r1
 8001ffc:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2108      	movs	r1, #8
 800200a:	438a      	bics	r2, r1
 800200c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2101      	movs	r1, #1
 800201a:	430a      	orrs	r2, r1
 800201c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	0018      	movs	r0, r3
 8002022:	f000 fdd5 	bl	8002bd0 <UART_CheckIdleState>
 8002026:	0003      	movs	r3, r0
}
 8002028:	0018      	movs	r0, r3
 800202a:	46bd      	mov	sp, r7
 800202c:	b002      	add	sp, #8
 800202e:	bd80      	pop	{r7, pc}
 8002030:	fffff7ff 	.word	0xfffff7ff

08002034 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b08a      	sub	sp, #40	@ 0x28
 8002038:	af02      	add	r7, sp, #8
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	603b      	str	r3, [r7, #0]
 8002040:	1dbb      	adds	r3, r7, #6
 8002042:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002048:	2b20      	cmp	r3, #32
 800204a:	d000      	beq.n	800204e <HAL_UART_Transmit+0x1a>
 800204c:	e08c      	b.n	8002168 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <HAL_UART_Transmit+0x28>
 8002054:	1dbb      	adds	r3, r7, #6
 8002056:	881b      	ldrh	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d101      	bne.n	8002060 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e084      	b.n	800216a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	2380      	movs	r3, #128	@ 0x80
 8002066:	015b      	lsls	r3, r3, #5
 8002068:	429a      	cmp	r2, r3
 800206a:	d109      	bne.n	8002080 <HAL_UART_Transmit+0x4c>
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d105      	bne.n	8002080 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	2201      	movs	r2, #1
 8002078:	4013      	ands	r3, r2
 800207a:	d001      	beq.n	8002080 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e074      	b.n	800216a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2284      	movs	r2, #132	@ 0x84
 8002084:	2100      	movs	r1, #0
 8002086:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2221      	movs	r2, #33	@ 0x21
 800208c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800208e:	f7fe fc9d 	bl	80009cc <HAL_GetTick>
 8002092:	0003      	movs	r3, r0
 8002094:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	1dba      	adds	r2, r7, #6
 800209a:	2150      	movs	r1, #80	@ 0x50
 800209c:	8812      	ldrh	r2, [r2, #0]
 800209e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	1dba      	adds	r2, r7, #6
 80020a4:	2152      	movs	r1, #82	@ 0x52
 80020a6:	8812      	ldrh	r2, [r2, #0]
 80020a8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	689a      	ldr	r2, [r3, #8]
 80020ae:	2380      	movs	r3, #128	@ 0x80
 80020b0:	015b      	lsls	r3, r3, #5
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d108      	bne.n	80020c8 <HAL_UART_Transmit+0x94>
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d104      	bne.n	80020c8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	61bb      	str	r3, [r7, #24]
 80020c6:	e003      	b.n	80020d0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80020d0:	e02f      	b.n	8002132 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	68f8      	ldr	r0, [r7, #12]
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	0013      	movs	r3, r2
 80020dc:	2200      	movs	r2, #0
 80020de:	2180      	movs	r1, #128	@ 0x80
 80020e0:	f000 fe1e 	bl	8002d20 <UART_WaitOnFlagUntilTimeout>
 80020e4:	1e03      	subs	r3, r0, #0
 80020e6:	d004      	beq.n	80020f2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2220      	movs	r2, #32
 80020ec:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e03b      	b.n	800216a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d10b      	bne.n	8002110 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	881a      	ldrh	r2, [r3, #0]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	05d2      	lsls	r2, r2, #23
 8002102:	0dd2      	lsrs	r2, r2, #23
 8002104:	b292      	uxth	r2, r2
 8002106:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	3302      	adds	r3, #2
 800210c:	61bb      	str	r3, [r7, #24]
 800210e:	e007      	b.n	8002120 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	781a      	ldrb	r2, [r3, #0]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	3301      	adds	r3, #1
 800211e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2252      	movs	r2, #82	@ 0x52
 8002124:	5a9b      	ldrh	r3, [r3, r2]
 8002126:	b29b      	uxth	r3, r3
 8002128:	3b01      	subs	r3, #1
 800212a:	b299      	uxth	r1, r3
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2252      	movs	r2, #82	@ 0x52
 8002130:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2252      	movs	r2, #82	@ 0x52
 8002136:	5a9b      	ldrh	r3, [r3, r2]
 8002138:	b29b      	uxth	r3, r3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1c9      	bne.n	80020d2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	68f8      	ldr	r0, [r7, #12]
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	9300      	str	r3, [sp, #0]
 8002146:	0013      	movs	r3, r2
 8002148:	2200      	movs	r2, #0
 800214a:	2140      	movs	r1, #64	@ 0x40
 800214c:	f000 fde8 	bl	8002d20 <UART_WaitOnFlagUntilTimeout>
 8002150:	1e03      	subs	r3, r0, #0
 8002152:	d004      	beq.n	800215e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2220      	movs	r2, #32
 8002158:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e005      	b.n	800216a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2220      	movs	r2, #32
 8002162:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002164:	2300      	movs	r3, #0
 8002166:	e000      	b.n	800216a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002168:	2302      	movs	r3, #2
  }
}
 800216a:	0018      	movs	r0, r3
 800216c:	46bd      	mov	sp, r7
 800216e:	b008      	add	sp, #32
 8002170:	bd80      	pop	{r7, pc}

08002172 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b088      	sub	sp, #32
 8002176:	af00      	add	r7, sp, #0
 8002178:	60f8      	str	r0, [r7, #12]
 800217a:	60b9      	str	r1, [r7, #8]
 800217c:	1dbb      	adds	r3, r7, #6
 800217e:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2280      	movs	r2, #128	@ 0x80
 8002184:	589b      	ldr	r3, [r3, r2]
 8002186:	2b20      	cmp	r3, #32
 8002188:	d145      	bne.n	8002216 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <HAL_UART_Receive_IT+0x26>
 8002190:	1dbb      	adds	r3, r7, #6
 8002192:	881b      	ldrh	r3, [r3, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d101      	bne.n	800219c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e03d      	b.n	8002218 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	2380      	movs	r3, #128	@ 0x80
 80021a2:	015b      	lsls	r3, r3, #5
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d109      	bne.n	80021bc <HAL_UART_Receive_IT+0x4a>
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	691b      	ldr	r3, [r3, #16]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d105      	bne.n	80021bc <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	2201      	movs	r2, #1
 80021b4:	4013      	ands	r3, r2
 80021b6:	d001      	beq.n	80021bc <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e02d      	b.n	8002218 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2200      	movs	r2, #0
 80021c0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	2380      	movs	r3, #128	@ 0x80
 80021ca:	041b      	lsls	r3, r3, #16
 80021cc:	4013      	ands	r3, r2
 80021ce:	d019      	beq.n	8002204 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021d0:	f3ef 8310 	mrs	r3, PRIMASK
 80021d4:	613b      	str	r3, [r7, #16]
  return(result);
 80021d6:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80021d8:	61fb      	str	r3, [r7, #28]
 80021da:	2301      	movs	r3, #1
 80021dc:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	f383 8810 	msr	PRIMASK, r3
}
 80021e4:	46c0      	nop			@ (mov r8, r8)
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2180      	movs	r1, #128	@ 0x80
 80021f2:	04c9      	lsls	r1, r1, #19
 80021f4:	430a      	orrs	r2, r1
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	f383 8810 	msr	PRIMASK, r3
}
 8002202:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002204:	1dbb      	adds	r3, r7, #6
 8002206:	881a      	ldrh	r2, [r3, #0]
 8002208:	68b9      	ldr	r1, [r7, #8]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	0018      	movs	r0, r3
 800220e:	f000 fdf7 	bl	8002e00 <UART_Start_Receive_IT>
 8002212:	0003      	movs	r3, r0
 8002214:	e000      	b.n	8002218 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8002216:	2302      	movs	r3, #2
  }
}
 8002218:	0018      	movs	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	b008      	add	sp, #32
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002220:	b590      	push	{r4, r7, lr}
 8002222:	b0ab      	sub	sp, #172	@ 0xac
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	22a4      	movs	r2, #164	@ 0xa4
 8002230:	18b9      	adds	r1, r7, r2
 8002232:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	20a0      	movs	r0, #160	@ 0xa0
 800223c:	1839      	adds	r1, r7, r0
 800223e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	219c      	movs	r1, #156	@ 0x9c
 8002248:	1879      	adds	r1, r7, r1
 800224a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800224c:	0011      	movs	r1, r2
 800224e:	18bb      	adds	r3, r7, r2
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a99      	ldr	r2, [pc, #612]	@ (80024b8 <HAL_UART_IRQHandler+0x298>)
 8002254:	4013      	ands	r3, r2
 8002256:	2298      	movs	r2, #152	@ 0x98
 8002258:	18bc      	adds	r4, r7, r2
 800225a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 800225c:	18bb      	adds	r3, r7, r2
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d114      	bne.n	800228e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002264:	187b      	adds	r3, r7, r1
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2220      	movs	r2, #32
 800226a:	4013      	ands	r3, r2
 800226c:	d00f      	beq.n	800228e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800226e:	183b      	adds	r3, r7, r0
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2220      	movs	r2, #32
 8002274:	4013      	ands	r3, r2
 8002276:	d00a      	beq.n	800228e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800227c:	2b00      	cmp	r3, #0
 800227e:	d100      	bne.n	8002282 <HAL_UART_IRQHandler+0x62>
 8002280:	e286      	b.n	8002790 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	0010      	movs	r0, r2
 800228a:	4798      	blx	r3
      }
      return;
 800228c:	e280      	b.n	8002790 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800228e:	2398      	movs	r3, #152	@ 0x98
 8002290:	18fb      	adds	r3, r7, r3
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d100      	bne.n	800229a <HAL_UART_IRQHandler+0x7a>
 8002298:	e114      	b.n	80024c4 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800229a:	239c      	movs	r3, #156	@ 0x9c
 800229c:	18fb      	adds	r3, r7, r3
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2201      	movs	r2, #1
 80022a2:	4013      	ands	r3, r2
 80022a4:	d106      	bne.n	80022b4 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80022a6:	23a0      	movs	r3, #160	@ 0xa0
 80022a8:	18fb      	adds	r3, r7, r3
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a83      	ldr	r2, [pc, #524]	@ (80024bc <HAL_UART_IRQHandler+0x29c>)
 80022ae:	4013      	ands	r3, r2
 80022b0:	d100      	bne.n	80022b4 <HAL_UART_IRQHandler+0x94>
 80022b2:	e107      	b.n	80024c4 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80022b4:	23a4      	movs	r3, #164	@ 0xa4
 80022b6:	18fb      	adds	r3, r7, r3
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2201      	movs	r2, #1
 80022bc:	4013      	ands	r3, r2
 80022be:	d012      	beq.n	80022e6 <HAL_UART_IRQHandler+0xc6>
 80022c0:	23a0      	movs	r3, #160	@ 0xa0
 80022c2:	18fb      	adds	r3, r7, r3
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	2380      	movs	r3, #128	@ 0x80
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	4013      	ands	r3, r2
 80022cc:	d00b      	beq.n	80022e6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2201      	movs	r2, #1
 80022d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2284      	movs	r2, #132	@ 0x84
 80022da:	589b      	ldr	r3, [r3, r2]
 80022dc:	2201      	movs	r2, #1
 80022de:	431a      	orrs	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2184      	movs	r1, #132	@ 0x84
 80022e4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80022e6:	23a4      	movs	r3, #164	@ 0xa4
 80022e8:	18fb      	adds	r3, r7, r3
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2202      	movs	r2, #2
 80022ee:	4013      	ands	r3, r2
 80022f0:	d011      	beq.n	8002316 <HAL_UART_IRQHandler+0xf6>
 80022f2:	239c      	movs	r3, #156	@ 0x9c
 80022f4:	18fb      	adds	r3, r7, r3
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2201      	movs	r2, #1
 80022fa:	4013      	ands	r3, r2
 80022fc:	d00b      	beq.n	8002316 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2202      	movs	r2, #2
 8002304:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2284      	movs	r2, #132	@ 0x84
 800230a:	589b      	ldr	r3, [r3, r2]
 800230c:	2204      	movs	r2, #4
 800230e:	431a      	orrs	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2184      	movs	r1, #132	@ 0x84
 8002314:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002316:	23a4      	movs	r3, #164	@ 0xa4
 8002318:	18fb      	adds	r3, r7, r3
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2204      	movs	r2, #4
 800231e:	4013      	ands	r3, r2
 8002320:	d011      	beq.n	8002346 <HAL_UART_IRQHandler+0x126>
 8002322:	239c      	movs	r3, #156	@ 0x9c
 8002324:	18fb      	adds	r3, r7, r3
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2201      	movs	r2, #1
 800232a:	4013      	ands	r3, r2
 800232c:	d00b      	beq.n	8002346 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2204      	movs	r2, #4
 8002334:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2284      	movs	r2, #132	@ 0x84
 800233a:	589b      	ldr	r3, [r3, r2]
 800233c:	2202      	movs	r2, #2
 800233e:	431a      	orrs	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2184      	movs	r1, #132	@ 0x84
 8002344:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002346:	23a4      	movs	r3, #164	@ 0xa4
 8002348:	18fb      	adds	r3, r7, r3
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2208      	movs	r2, #8
 800234e:	4013      	ands	r3, r2
 8002350:	d017      	beq.n	8002382 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002352:	23a0      	movs	r3, #160	@ 0xa0
 8002354:	18fb      	adds	r3, r7, r3
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2220      	movs	r2, #32
 800235a:	4013      	ands	r3, r2
 800235c:	d105      	bne.n	800236a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800235e:	239c      	movs	r3, #156	@ 0x9c
 8002360:	18fb      	adds	r3, r7, r3
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2201      	movs	r2, #1
 8002366:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002368:	d00b      	beq.n	8002382 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2208      	movs	r2, #8
 8002370:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2284      	movs	r2, #132	@ 0x84
 8002376:	589b      	ldr	r3, [r3, r2]
 8002378:	2208      	movs	r2, #8
 800237a:	431a      	orrs	r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2184      	movs	r1, #132	@ 0x84
 8002380:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002382:	23a4      	movs	r3, #164	@ 0xa4
 8002384:	18fb      	adds	r3, r7, r3
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	2380      	movs	r3, #128	@ 0x80
 800238a:	011b      	lsls	r3, r3, #4
 800238c:	4013      	ands	r3, r2
 800238e:	d013      	beq.n	80023b8 <HAL_UART_IRQHandler+0x198>
 8002390:	23a0      	movs	r3, #160	@ 0xa0
 8002392:	18fb      	adds	r3, r7, r3
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	2380      	movs	r3, #128	@ 0x80
 8002398:	04db      	lsls	r3, r3, #19
 800239a:	4013      	ands	r3, r2
 800239c:	d00c      	beq.n	80023b8 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2280      	movs	r2, #128	@ 0x80
 80023a4:	0112      	lsls	r2, r2, #4
 80023a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2284      	movs	r2, #132	@ 0x84
 80023ac:	589b      	ldr	r3, [r3, r2]
 80023ae:	2220      	movs	r2, #32
 80023b0:	431a      	orrs	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2184      	movs	r1, #132	@ 0x84
 80023b6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2284      	movs	r2, #132	@ 0x84
 80023bc:	589b      	ldr	r3, [r3, r2]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d100      	bne.n	80023c4 <HAL_UART_IRQHandler+0x1a4>
 80023c2:	e1e7      	b.n	8002794 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80023c4:	23a4      	movs	r3, #164	@ 0xa4
 80023c6:	18fb      	adds	r3, r7, r3
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2220      	movs	r2, #32
 80023cc:	4013      	ands	r3, r2
 80023ce:	d00e      	beq.n	80023ee <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80023d0:	23a0      	movs	r3, #160	@ 0xa0
 80023d2:	18fb      	adds	r3, r7, r3
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2220      	movs	r2, #32
 80023d8:	4013      	ands	r3, r2
 80023da:	d008      	beq.n	80023ee <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d004      	beq.n	80023ee <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	0010      	movs	r0, r2
 80023ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2284      	movs	r2, #132	@ 0x84
 80023f2:	589b      	ldr	r3, [r3, r2]
 80023f4:	2194      	movs	r1, #148	@ 0x94
 80023f6:	187a      	adds	r2, r7, r1
 80023f8:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	2240      	movs	r2, #64	@ 0x40
 8002402:	4013      	ands	r3, r2
 8002404:	2b40      	cmp	r3, #64	@ 0x40
 8002406:	d004      	beq.n	8002412 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002408:	187b      	adds	r3, r7, r1
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2228      	movs	r2, #40	@ 0x28
 800240e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002410:	d047      	beq.n	80024a2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	0018      	movs	r0, r3
 8002416:	f000 fda9 	bl	8002f6c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	2240      	movs	r2, #64	@ 0x40
 8002422:	4013      	ands	r3, r2
 8002424:	2b40      	cmp	r3, #64	@ 0x40
 8002426:	d137      	bne.n	8002498 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002428:	f3ef 8310 	mrs	r3, PRIMASK
 800242c:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800242e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002430:	2090      	movs	r0, #144	@ 0x90
 8002432:	183a      	adds	r2, r7, r0
 8002434:	6013      	str	r3, [r2, #0]
 8002436:	2301      	movs	r3, #1
 8002438:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800243a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800243c:	f383 8810 	msr	PRIMASK, r3
}
 8002440:	46c0      	nop			@ (mov r8, r8)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	689a      	ldr	r2, [r3, #8]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2140      	movs	r1, #64	@ 0x40
 800244e:	438a      	bics	r2, r1
 8002450:	609a      	str	r2, [r3, #8]
 8002452:	183b      	adds	r3, r7, r0
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002458:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800245a:	f383 8810 	msr	PRIMASK, r3
}
 800245e:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002464:	2b00      	cmp	r3, #0
 8002466:	d012      	beq.n	800248e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800246c:	4a14      	ldr	r2, [pc, #80]	@ (80024c0 <HAL_UART_IRQHandler+0x2a0>)
 800246e:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002474:	0018      	movs	r0, r3
 8002476:	f7fe fbed 	bl	8000c54 <HAL_DMA_Abort_IT>
 800247a:	1e03      	subs	r3, r0, #0
 800247c:	d01a      	beq.n	80024b4 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002482:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002488:	0018      	movs	r0, r3
 800248a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800248c:	e012      	b.n	80024b4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	0018      	movs	r0, r3
 8002492:	f000 f995 	bl	80027c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002496:	e00d      	b.n	80024b4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	0018      	movs	r0, r3
 800249c:	f000 f990 	bl	80027c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024a0:	e008      	b.n	80024b4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	0018      	movs	r0, r3
 80024a6:	f000 f98b 	bl	80027c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2284      	movs	r2, #132	@ 0x84
 80024ae:	2100      	movs	r1, #0
 80024b0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80024b2:	e16f      	b.n	8002794 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024b4:	46c0      	nop			@ (mov r8, r8)
    return;
 80024b6:	e16d      	b.n	8002794 <HAL_UART_IRQHandler+0x574>
 80024b8:	0000080f 	.word	0x0000080f
 80024bc:	04000120 	.word	0x04000120
 80024c0:	08003035 	.word	0x08003035

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d000      	beq.n	80024ce <HAL_UART_IRQHandler+0x2ae>
 80024cc:	e139      	b.n	8002742 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80024ce:	23a4      	movs	r3, #164	@ 0xa4
 80024d0:	18fb      	adds	r3, r7, r3
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2210      	movs	r2, #16
 80024d6:	4013      	ands	r3, r2
 80024d8:	d100      	bne.n	80024dc <HAL_UART_IRQHandler+0x2bc>
 80024da:	e132      	b.n	8002742 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80024dc:	23a0      	movs	r3, #160	@ 0xa0
 80024de:	18fb      	adds	r3, r7, r3
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	2210      	movs	r2, #16
 80024e4:	4013      	ands	r3, r2
 80024e6:	d100      	bne.n	80024ea <HAL_UART_IRQHandler+0x2ca>
 80024e8:	e12b      	b.n	8002742 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2210      	movs	r2, #16
 80024f0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	2240      	movs	r2, #64	@ 0x40
 80024fa:	4013      	ands	r3, r2
 80024fc:	2b40      	cmp	r3, #64	@ 0x40
 80024fe:	d000      	beq.n	8002502 <HAL_UART_IRQHandler+0x2e2>
 8002500:	e09f      	b.n	8002642 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	217e      	movs	r1, #126	@ 0x7e
 800250c:	187b      	adds	r3, r7, r1
 800250e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002510:	187b      	adds	r3, r7, r1
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d100      	bne.n	800251a <HAL_UART_IRQHandler+0x2fa>
 8002518:	e13e      	b.n	8002798 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2258      	movs	r2, #88	@ 0x58
 800251e:	5a9b      	ldrh	r3, [r3, r2]
 8002520:	187a      	adds	r2, r7, r1
 8002522:	8812      	ldrh	r2, [r2, #0]
 8002524:	429a      	cmp	r2, r3
 8002526:	d300      	bcc.n	800252a <HAL_UART_IRQHandler+0x30a>
 8002528:	e136      	b.n	8002798 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	187a      	adds	r2, r7, r1
 800252e:	215a      	movs	r1, #90	@ 0x5a
 8002530:	8812      	ldrh	r2, [r2, #0]
 8002532:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	2b20      	cmp	r3, #32
 800253c:	d06f      	beq.n	800261e <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800253e:	f3ef 8310 	mrs	r3, PRIMASK
 8002542:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002546:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002548:	2301      	movs	r3, #1
 800254a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800254c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800254e:	f383 8810 	msr	PRIMASK, r3
}
 8002552:	46c0      	nop			@ (mov r8, r8)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4992      	ldr	r1, [pc, #584]	@ (80027a8 <HAL_UART_IRQHandler+0x588>)
 8002560:	400a      	ands	r2, r1
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002566:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800256a:	f383 8810 	msr	PRIMASK, r3
}
 800256e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002570:	f3ef 8310 	mrs	r3, PRIMASK
 8002574:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8002576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002578:	677b      	str	r3, [r7, #116]	@ 0x74
 800257a:	2301      	movs	r3, #1
 800257c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800257e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002580:	f383 8810 	msr	PRIMASK, r3
}
 8002584:	46c0      	nop			@ (mov r8, r8)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2101      	movs	r1, #1
 8002592:	438a      	bics	r2, r1
 8002594:	609a      	str	r2, [r3, #8]
 8002596:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002598:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800259a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800259c:	f383 8810 	msr	PRIMASK, r3
}
 80025a0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025a2:	f3ef 8310 	mrs	r3, PRIMASK
 80025a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80025a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80025ac:	2301      	movs	r3, #1
 80025ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025b2:	f383 8810 	msr	PRIMASK, r3
}
 80025b6:	46c0      	nop			@ (mov r8, r8)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	689a      	ldr	r2, [r3, #8]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2140      	movs	r1, #64	@ 0x40
 80025c4:	438a      	bics	r2, r1
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80025ca:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025ce:	f383 8810 	msr	PRIMASK, r3
}
 80025d2:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2280      	movs	r2, #128	@ 0x80
 80025d8:	2120      	movs	r1, #32
 80025da:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025e2:	f3ef 8310 	mrs	r3, PRIMASK
 80025e6:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80025e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80025ec:	2301      	movs	r3, #1
 80025ee:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025f2:	f383 8810 	msr	PRIMASK, r3
}
 80025f6:	46c0      	nop			@ (mov r8, r8)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2110      	movs	r1, #16
 8002604:	438a      	bics	r2, r1
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800260a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800260c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800260e:	f383 8810 	msr	PRIMASK, r3
}
 8002612:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002618:	0018      	movs	r0, r3
 800261a:	f7fe fae3 	bl	8000be4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2202      	movs	r2, #2
 8002622:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2258      	movs	r2, #88	@ 0x58
 8002628:	5a9a      	ldrh	r2, [r3, r2]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	215a      	movs	r1, #90	@ 0x5a
 800262e:	5a5b      	ldrh	r3, [r3, r1]
 8002630:	b29b      	uxth	r3, r3
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	b29a      	uxth	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	0011      	movs	r1, r2
 800263a:	0018      	movs	r0, r3
 800263c:	f000 f8c8 	bl	80027d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002640:	e0aa      	b.n	8002798 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2258      	movs	r2, #88	@ 0x58
 8002646:	5a99      	ldrh	r1, [r3, r2]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	225a      	movs	r2, #90	@ 0x5a
 800264c:	5a9b      	ldrh	r3, [r3, r2]
 800264e:	b29a      	uxth	r2, r3
 8002650:	208e      	movs	r0, #142	@ 0x8e
 8002652:	183b      	adds	r3, r7, r0
 8002654:	1a8a      	subs	r2, r1, r2
 8002656:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	225a      	movs	r2, #90	@ 0x5a
 800265c:	5a9b      	ldrh	r3, [r3, r2]
 800265e:	b29b      	uxth	r3, r3
 8002660:	2b00      	cmp	r3, #0
 8002662:	d100      	bne.n	8002666 <HAL_UART_IRQHandler+0x446>
 8002664:	e09a      	b.n	800279c <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8002666:	183b      	adds	r3, r7, r0
 8002668:	881b      	ldrh	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d100      	bne.n	8002670 <HAL_UART_IRQHandler+0x450>
 800266e:	e095      	b.n	800279c <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002670:	f3ef 8310 	mrs	r3, PRIMASK
 8002674:	60fb      	str	r3, [r7, #12]
  return(result);
 8002676:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002678:	2488      	movs	r4, #136	@ 0x88
 800267a:	193a      	adds	r2, r7, r4
 800267c:	6013      	str	r3, [r2, #0]
 800267e:	2301      	movs	r3, #1
 8002680:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	f383 8810 	msr	PRIMASK, r3
}
 8002688:	46c0      	nop			@ (mov r8, r8)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4945      	ldr	r1, [pc, #276]	@ (80027ac <HAL_UART_IRQHandler+0x58c>)
 8002696:	400a      	ands	r2, r1
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	193b      	adds	r3, r7, r4
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	f383 8810 	msr	PRIMASK, r3
}
 80026a6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026a8:	f3ef 8310 	mrs	r3, PRIMASK
 80026ac:	61bb      	str	r3, [r7, #24]
  return(result);
 80026ae:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026b0:	2484      	movs	r4, #132	@ 0x84
 80026b2:	193a      	adds	r2, r7, r4
 80026b4:	6013      	str	r3, [r2, #0]
 80026b6:	2301      	movs	r3, #1
 80026b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	f383 8810 	msr	PRIMASK, r3
}
 80026c0:	46c0      	nop			@ (mov r8, r8)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	689a      	ldr	r2, [r3, #8]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2101      	movs	r1, #1
 80026ce:	438a      	bics	r2, r1
 80026d0:	609a      	str	r2, [r3, #8]
 80026d2:	193b      	adds	r3, r7, r4
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026d8:	6a3b      	ldr	r3, [r7, #32]
 80026da:	f383 8810 	msr	PRIMASK, r3
}
 80026de:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2280      	movs	r2, #128	@ 0x80
 80026e4:	2120      	movs	r1, #32
 80026e6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026f4:	f3ef 8310 	mrs	r3, PRIMASK
 80026f8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80026fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026fc:	2480      	movs	r4, #128	@ 0x80
 80026fe:	193a      	adds	r2, r7, r4
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	2301      	movs	r3, #1
 8002704:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002708:	f383 8810 	msr	PRIMASK, r3
}
 800270c:	46c0      	nop			@ (mov r8, r8)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2110      	movs	r1, #16
 800271a:	438a      	bics	r2, r1
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	193b      	adds	r3, r7, r4
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002726:	f383 8810 	msr	PRIMASK, r3
}
 800272a:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2202      	movs	r2, #2
 8002730:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002732:	183b      	adds	r3, r7, r0
 8002734:	881a      	ldrh	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	0011      	movs	r1, r2
 800273a:	0018      	movs	r0, r3
 800273c:	f000 f848 	bl	80027d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002740:	e02c      	b.n	800279c <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002742:	23a4      	movs	r3, #164	@ 0xa4
 8002744:	18fb      	adds	r3, r7, r3
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2280      	movs	r2, #128	@ 0x80
 800274a:	4013      	ands	r3, r2
 800274c:	d00f      	beq.n	800276e <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800274e:	23a0      	movs	r3, #160	@ 0xa0
 8002750:	18fb      	adds	r3, r7, r3
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2280      	movs	r2, #128	@ 0x80
 8002756:	4013      	ands	r3, r2
 8002758:	d009      	beq.n	800276e <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800275e:	2b00      	cmp	r3, #0
 8002760:	d01e      	beq.n	80027a0 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	0010      	movs	r0, r2
 800276a:	4798      	blx	r3
    }
    return;
 800276c:	e018      	b.n	80027a0 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800276e:	23a4      	movs	r3, #164	@ 0xa4
 8002770:	18fb      	adds	r3, r7, r3
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2240      	movs	r2, #64	@ 0x40
 8002776:	4013      	ands	r3, r2
 8002778:	d013      	beq.n	80027a2 <HAL_UART_IRQHandler+0x582>
 800277a:	23a0      	movs	r3, #160	@ 0xa0
 800277c:	18fb      	adds	r3, r7, r3
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2240      	movs	r2, #64	@ 0x40
 8002782:	4013      	ands	r3, r2
 8002784:	d00d      	beq.n	80027a2 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	0018      	movs	r0, r3
 800278a:	f000 fc6a 	bl	8003062 <UART_EndTransmit_IT>
    return;
 800278e:	e008      	b.n	80027a2 <HAL_UART_IRQHandler+0x582>
      return;
 8002790:	46c0      	nop			@ (mov r8, r8)
 8002792:	e006      	b.n	80027a2 <HAL_UART_IRQHandler+0x582>
    return;
 8002794:	46c0      	nop			@ (mov r8, r8)
 8002796:	e004      	b.n	80027a2 <HAL_UART_IRQHandler+0x582>
      return;
 8002798:	46c0      	nop			@ (mov r8, r8)
 800279a:	e002      	b.n	80027a2 <HAL_UART_IRQHandler+0x582>
      return;
 800279c:	46c0      	nop			@ (mov r8, r8)
 800279e:	e000      	b.n	80027a2 <HAL_UART_IRQHandler+0x582>
    return;
 80027a0:	46c0      	nop			@ (mov r8, r8)
  }

}
 80027a2:	46bd      	mov	sp, r7
 80027a4:	b02b      	add	sp, #172	@ 0xac
 80027a6:	bd90      	pop	{r4, r7, pc}
 80027a8:	fffffeff 	.word	0xfffffeff
 80027ac:	fffffedf 	.word	0xfffffedf

080027b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80027b8:	46c0      	nop			@ (mov r8, r8)
 80027ba:	46bd      	mov	sp, r7
 80027bc:	b002      	add	sp, #8
 80027be:	bd80      	pop	{r7, pc}

080027c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80027c8:	46c0      	nop			@ (mov r8, r8)
 80027ca:	46bd      	mov	sp, r7
 80027cc:	b002      	add	sp, #8
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	000a      	movs	r2, r1
 80027da:	1cbb      	adds	r3, r7, #2
 80027dc:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80027de:	46c0      	nop			@ (mov r8, r8)
 80027e0:	46bd      	mov	sp, r7
 80027e2:	b002      	add	sp, #8
 80027e4:	bd80      	pop	{r7, pc}
	...

080027e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b088      	sub	sp, #32
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80027f0:	231e      	movs	r3, #30
 80027f2:	18fb      	adds	r3, r7, r3
 80027f4:	2200      	movs	r2, #0
 80027f6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689a      	ldr	r2, [r3, #8]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	431a      	orrs	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	431a      	orrs	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	69db      	ldr	r3, [r3, #28]
 800280c:	4313      	orrs	r3, r2
 800280e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a8d      	ldr	r2, [pc, #564]	@ (8002a4c <UART_SetConfig+0x264>)
 8002818:	4013      	ands	r3, r2
 800281a:	0019      	movs	r1, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	697a      	ldr	r2, [r7, #20]
 8002822:	430a      	orrs	r2, r1
 8002824:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	4a88      	ldr	r2, [pc, #544]	@ (8002a50 <UART_SetConfig+0x268>)
 800282e:	4013      	ands	r3, r2
 8002830:	0019      	movs	r1, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68da      	ldr	r2, [r3, #12]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	430a      	orrs	r2, r1
 800283c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a1b      	ldr	r3, [r3, #32]
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	4313      	orrs	r3, r2
 800284c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	4a7f      	ldr	r2, [pc, #508]	@ (8002a54 <UART_SetConfig+0x26c>)
 8002856:	4013      	ands	r3, r2
 8002858:	0019      	movs	r1, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	697a      	ldr	r2, [r7, #20]
 8002860:	430a      	orrs	r2, r1
 8002862:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a7b      	ldr	r2, [pc, #492]	@ (8002a58 <UART_SetConfig+0x270>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d127      	bne.n	80028be <UART_SetConfig+0xd6>
 800286e:	4b7b      	ldr	r3, [pc, #492]	@ (8002a5c <UART_SetConfig+0x274>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002872:	2203      	movs	r2, #3
 8002874:	4013      	ands	r3, r2
 8002876:	2b03      	cmp	r3, #3
 8002878:	d00d      	beq.n	8002896 <UART_SetConfig+0xae>
 800287a:	d81b      	bhi.n	80028b4 <UART_SetConfig+0xcc>
 800287c:	2b02      	cmp	r3, #2
 800287e:	d014      	beq.n	80028aa <UART_SetConfig+0xc2>
 8002880:	d818      	bhi.n	80028b4 <UART_SetConfig+0xcc>
 8002882:	2b00      	cmp	r3, #0
 8002884:	d002      	beq.n	800288c <UART_SetConfig+0xa4>
 8002886:	2b01      	cmp	r3, #1
 8002888:	d00a      	beq.n	80028a0 <UART_SetConfig+0xb8>
 800288a:	e013      	b.n	80028b4 <UART_SetConfig+0xcc>
 800288c:	231f      	movs	r3, #31
 800288e:	18fb      	adds	r3, r7, r3
 8002890:	2200      	movs	r2, #0
 8002892:	701a      	strb	r2, [r3, #0]
 8002894:	e021      	b.n	80028da <UART_SetConfig+0xf2>
 8002896:	231f      	movs	r3, #31
 8002898:	18fb      	adds	r3, r7, r3
 800289a:	2202      	movs	r2, #2
 800289c:	701a      	strb	r2, [r3, #0]
 800289e:	e01c      	b.n	80028da <UART_SetConfig+0xf2>
 80028a0:	231f      	movs	r3, #31
 80028a2:	18fb      	adds	r3, r7, r3
 80028a4:	2204      	movs	r2, #4
 80028a6:	701a      	strb	r2, [r3, #0]
 80028a8:	e017      	b.n	80028da <UART_SetConfig+0xf2>
 80028aa:	231f      	movs	r3, #31
 80028ac:	18fb      	adds	r3, r7, r3
 80028ae:	2208      	movs	r2, #8
 80028b0:	701a      	strb	r2, [r3, #0]
 80028b2:	e012      	b.n	80028da <UART_SetConfig+0xf2>
 80028b4:	231f      	movs	r3, #31
 80028b6:	18fb      	adds	r3, r7, r3
 80028b8:	2210      	movs	r2, #16
 80028ba:	701a      	strb	r2, [r3, #0]
 80028bc:	e00d      	b.n	80028da <UART_SetConfig+0xf2>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a67      	ldr	r2, [pc, #412]	@ (8002a60 <UART_SetConfig+0x278>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d104      	bne.n	80028d2 <UART_SetConfig+0xea>
 80028c8:	231f      	movs	r3, #31
 80028ca:	18fb      	adds	r3, r7, r3
 80028cc:	2200      	movs	r2, #0
 80028ce:	701a      	strb	r2, [r3, #0]
 80028d0:	e003      	b.n	80028da <UART_SetConfig+0xf2>
 80028d2:	231f      	movs	r3, #31
 80028d4:	18fb      	adds	r3, r7, r3
 80028d6:	2210      	movs	r2, #16
 80028d8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69da      	ldr	r2, [r3, #28]
 80028de:	2380      	movs	r3, #128	@ 0x80
 80028e0:	021b      	lsls	r3, r3, #8
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d15c      	bne.n	80029a0 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80028e6:	231f      	movs	r3, #31
 80028e8:	18fb      	adds	r3, r7, r3
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	2b08      	cmp	r3, #8
 80028ee:	d015      	beq.n	800291c <UART_SetConfig+0x134>
 80028f0:	dc18      	bgt.n	8002924 <UART_SetConfig+0x13c>
 80028f2:	2b04      	cmp	r3, #4
 80028f4:	d00d      	beq.n	8002912 <UART_SetConfig+0x12a>
 80028f6:	dc15      	bgt.n	8002924 <UART_SetConfig+0x13c>
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d002      	beq.n	8002902 <UART_SetConfig+0x11a>
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d005      	beq.n	800290c <UART_SetConfig+0x124>
 8002900:	e010      	b.n	8002924 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002902:	f7ff f9a7 	bl	8001c54 <HAL_RCC_GetPCLK1Freq>
 8002906:	0003      	movs	r3, r0
 8002908:	61bb      	str	r3, [r7, #24]
        break;
 800290a:	e012      	b.n	8002932 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800290c:	4b55      	ldr	r3, [pc, #340]	@ (8002a64 <UART_SetConfig+0x27c>)
 800290e:	61bb      	str	r3, [r7, #24]
        break;
 8002910:	e00f      	b.n	8002932 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002912:	f7ff f93f 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 8002916:	0003      	movs	r3, r0
 8002918:	61bb      	str	r3, [r7, #24]
        break;
 800291a:	e00a      	b.n	8002932 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800291c:	2380      	movs	r3, #128	@ 0x80
 800291e:	021b      	lsls	r3, r3, #8
 8002920:	61bb      	str	r3, [r7, #24]
        break;
 8002922:	e006      	b.n	8002932 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002924:	2300      	movs	r3, #0
 8002926:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002928:	231e      	movs	r3, #30
 800292a:	18fb      	adds	r3, r7, r3
 800292c:	2201      	movs	r2, #1
 800292e:	701a      	strb	r2, [r3, #0]
        break;
 8002930:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d100      	bne.n	800293a <UART_SetConfig+0x152>
 8002938:	e07a      	b.n	8002a30 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	005a      	lsls	r2, r3, #1
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	085b      	lsrs	r3, r3, #1
 8002944:	18d2      	adds	r2, r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	0019      	movs	r1, r3
 800294c:	0010      	movs	r0, r2
 800294e:	f7fd fbed 	bl	800012c <__udivsi3>
 8002952:	0003      	movs	r3, r0
 8002954:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	2b0f      	cmp	r3, #15
 800295a:	d91c      	bls.n	8002996 <UART_SetConfig+0x1ae>
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	2380      	movs	r3, #128	@ 0x80
 8002960:	025b      	lsls	r3, r3, #9
 8002962:	429a      	cmp	r2, r3
 8002964:	d217      	bcs.n	8002996 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	b29a      	uxth	r2, r3
 800296a:	200e      	movs	r0, #14
 800296c:	183b      	adds	r3, r7, r0
 800296e:	210f      	movs	r1, #15
 8002970:	438a      	bics	r2, r1
 8002972:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	085b      	lsrs	r3, r3, #1
 8002978:	b29b      	uxth	r3, r3
 800297a:	2207      	movs	r2, #7
 800297c:	4013      	ands	r3, r2
 800297e:	b299      	uxth	r1, r3
 8002980:	183b      	adds	r3, r7, r0
 8002982:	183a      	adds	r2, r7, r0
 8002984:	8812      	ldrh	r2, [r2, #0]
 8002986:	430a      	orrs	r2, r1
 8002988:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	183a      	adds	r2, r7, r0
 8002990:	8812      	ldrh	r2, [r2, #0]
 8002992:	60da      	str	r2, [r3, #12]
 8002994:	e04c      	b.n	8002a30 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002996:	231e      	movs	r3, #30
 8002998:	18fb      	adds	r3, r7, r3
 800299a:	2201      	movs	r2, #1
 800299c:	701a      	strb	r2, [r3, #0]
 800299e:	e047      	b.n	8002a30 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80029a0:	231f      	movs	r3, #31
 80029a2:	18fb      	adds	r3, r7, r3
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	2b08      	cmp	r3, #8
 80029a8:	d015      	beq.n	80029d6 <UART_SetConfig+0x1ee>
 80029aa:	dc18      	bgt.n	80029de <UART_SetConfig+0x1f6>
 80029ac:	2b04      	cmp	r3, #4
 80029ae:	d00d      	beq.n	80029cc <UART_SetConfig+0x1e4>
 80029b0:	dc15      	bgt.n	80029de <UART_SetConfig+0x1f6>
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d002      	beq.n	80029bc <UART_SetConfig+0x1d4>
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d005      	beq.n	80029c6 <UART_SetConfig+0x1de>
 80029ba:	e010      	b.n	80029de <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029bc:	f7ff f94a 	bl	8001c54 <HAL_RCC_GetPCLK1Freq>
 80029c0:	0003      	movs	r3, r0
 80029c2:	61bb      	str	r3, [r7, #24]
        break;
 80029c4:	e012      	b.n	80029ec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80029c6:	4b27      	ldr	r3, [pc, #156]	@ (8002a64 <UART_SetConfig+0x27c>)
 80029c8:	61bb      	str	r3, [r7, #24]
        break;
 80029ca:	e00f      	b.n	80029ec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029cc:	f7ff f8e2 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 80029d0:	0003      	movs	r3, r0
 80029d2:	61bb      	str	r3, [r7, #24]
        break;
 80029d4:	e00a      	b.n	80029ec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029d6:	2380      	movs	r3, #128	@ 0x80
 80029d8:	021b      	lsls	r3, r3, #8
 80029da:	61bb      	str	r3, [r7, #24]
        break;
 80029dc:	e006      	b.n	80029ec <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80029de:	2300      	movs	r3, #0
 80029e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80029e2:	231e      	movs	r3, #30
 80029e4:	18fb      	adds	r3, r7, r3
 80029e6:	2201      	movs	r2, #1
 80029e8:	701a      	strb	r2, [r3, #0]
        break;
 80029ea:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d01e      	beq.n	8002a30 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	085a      	lsrs	r2, r3, #1
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	18d2      	adds	r2, r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	0019      	movs	r1, r3
 8002a02:	0010      	movs	r0, r2
 8002a04:	f7fd fb92 	bl	800012c <__udivsi3>
 8002a08:	0003      	movs	r3, r0
 8002a0a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	2b0f      	cmp	r3, #15
 8002a10:	d90a      	bls.n	8002a28 <UART_SetConfig+0x240>
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	2380      	movs	r3, #128	@ 0x80
 8002a16:	025b      	lsls	r3, r3, #9
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d205      	bcs.n	8002a28 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	60da      	str	r2, [r3, #12]
 8002a26:	e003      	b.n	8002a30 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002a28:	231e      	movs	r3, #30
 8002a2a:	18fb      	adds	r3, r7, r3
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002a3c:	231e      	movs	r3, #30
 8002a3e:	18fb      	adds	r3, r7, r3
 8002a40:	781b      	ldrb	r3, [r3, #0]
}
 8002a42:	0018      	movs	r0, r3
 8002a44:	46bd      	mov	sp, r7
 8002a46:	b008      	add	sp, #32
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	46c0      	nop			@ (mov r8, r8)
 8002a4c:	ffff69f3 	.word	0xffff69f3
 8002a50:	ffffcfff 	.word	0xffffcfff
 8002a54:	fffff4ff 	.word	0xfffff4ff
 8002a58:	40013800 	.word	0x40013800
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	40004400 	.word	0x40004400
 8002a64:	007a1200 	.word	0x007a1200

08002a68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a74:	2208      	movs	r2, #8
 8002a76:	4013      	ands	r3, r2
 8002a78:	d00b      	beq.n	8002a92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	4a4a      	ldr	r2, [pc, #296]	@ (8002bac <UART_AdvFeatureConfig+0x144>)
 8002a82:	4013      	ands	r3, r2
 8002a84:	0019      	movs	r1, r3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a96:	2201      	movs	r2, #1
 8002a98:	4013      	ands	r3, r2
 8002a9a:	d00b      	beq.n	8002ab4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	4a43      	ldr	r2, [pc, #268]	@ (8002bb0 <UART_AdvFeatureConfig+0x148>)
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	0019      	movs	r1, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab8:	2202      	movs	r2, #2
 8002aba:	4013      	ands	r3, r2
 8002abc:	d00b      	beq.n	8002ad6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	4a3b      	ldr	r2, [pc, #236]	@ (8002bb4 <UART_AdvFeatureConfig+0x14c>)
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	0019      	movs	r1, r3
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ada:	2204      	movs	r2, #4
 8002adc:	4013      	ands	r3, r2
 8002ade:	d00b      	beq.n	8002af8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	4a34      	ldr	r2, [pc, #208]	@ (8002bb8 <UART_AdvFeatureConfig+0x150>)
 8002ae8:	4013      	ands	r3, r2
 8002aea:	0019      	movs	r1, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	430a      	orrs	r2, r1
 8002af6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afc:	2210      	movs	r2, #16
 8002afe:	4013      	ands	r3, r2
 8002b00:	d00b      	beq.n	8002b1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	4a2c      	ldr	r2, [pc, #176]	@ (8002bbc <UART_AdvFeatureConfig+0x154>)
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	0019      	movs	r1, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	430a      	orrs	r2, r1
 8002b18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1e:	2220      	movs	r2, #32
 8002b20:	4013      	ands	r3, r2
 8002b22:	d00b      	beq.n	8002b3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	4a25      	ldr	r2, [pc, #148]	@ (8002bc0 <UART_AdvFeatureConfig+0x158>)
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	0019      	movs	r1, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b40:	2240      	movs	r2, #64	@ 0x40
 8002b42:	4013      	ands	r3, r2
 8002b44:	d01d      	beq.n	8002b82 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	4a1d      	ldr	r2, [pc, #116]	@ (8002bc4 <UART_AdvFeatureConfig+0x15c>)
 8002b4e:	4013      	ands	r3, r2
 8002b50:	0019      	movs	r1, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b62:	2380      	movs	r3, #128	@ 0x80
 8002b64:	035b      	lsls	r3, r3, #13
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d10b      	bne.n	8002b82 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	4a15      	ldr	r2, [pc, #84]	@ (8002bc8 <UART_AdvFeatureConfig+0x160>)
 8002b72:	4013      	ands	r3, r2
 8002b74:	0019      	movs	r1, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b86:	2280      	movs	r2, #128	@ 0x80
 8002b88:	4013      	ands	r3, r2
 8002b8a:	d00b      	beq.n	8002ba4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	4a0e      	ldr	r2, [pc, #56]	@ (8002bcc <UART_AdvFeatureConfig+0x164>)
 8002b94:	4013      	ands	r3, r2
 8002b96:	0019      	movs	r1, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	605a      	str	r2, [r3, #4]
  }
}
 8002ba4:	46c0      	nop			@ (mov r8, r8)
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	b002      	add	sp, #8
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	ffff7fff 	.word	0xffff7fff
 8002bb0:	fffdffff 	.word	0xfffdffff
 8002bb4:	fffeffff 	.word	0xfffeffff
 8002bb8:	fffbffff 	.word	0xfffbffff
 8002bbc:	ffffefff 	.word	0xffffefff
 8002bc0:	ffffdfff 	.word	0xffffdfff
 8002bc4:	ffefffff 	.word	0xffefffff
 8002bc8:	ff9fffff 	.word	0xff9fffff
 8002bcc:	fff7ffff 	.word	0xfff7ffff

08002bd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b092      	sub	sp, #72	@ 0x48
 8002bd4:	af02      	add	r7, sp, #8
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2284      	movs	r2, #132	@ 0x84
 8002bdc:	2100      	movs	r1, #0
 8002bde:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002be0:	f7fd fef4 	bl	80009cc <HAL_GetTick>
 8002be4:	0003      	movs	r3, r0
 8002be6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2208      	movs	r2, #8
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	2b08      	cmp	r3, #8
 8002bf4:	d12c      	bne.n	8002c50 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002bf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bf8:	2280      	movs	r2, #128	@ 0x80
 8002bfa:	0391      	lsls	r1, r2, #14
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	4a46      	ldr	r2, [pc, #280]	@ (8002d18 <UART_CheckIdleState+0x148>)
 8002c00:	9200      	str	r2, [sp, #0]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f000 f88c 	bl	8002d20 <UART_WaitOnFlagUntilTimeout>
 8002c08:	1e03      	subs	r3, r0, #0
 8002c0a:	d021      	beq.n	8002c50 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c0c:	f3ef 8310 	mrs	r3, PRIMASK
 8002c10:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002c14:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c16:	2301      	movs	r3, #1
 8002c18:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c1c:	f383 8810 	msr	PRIMASK, r3
}
 8002c20:	46c0      	nop			@ (mov r8, r8)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2180      	movs	r1, #128	@ 0x80
 8002c2e:	438a      	bics	r2, r1
 8002c30:	601a      	str	r2, [r3, #0]
 8002c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c38:	f383 8810 	msr	PRIMASK, r3
}
 8002c3c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2220      	movs	r2, #32
 8002c42:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2278      	movs	r2, #120	@ 0x78
 8002c48:	2100      	movs	r1, #0
 8002c4a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e05f      	b.n	8002d10 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2204      	movs	r2, #4
 8002c58:	4013      	ands	r3, r2
 8002c5a:	2b04      	cmp	r3, #4
 8002c5c:	d146      	bne.n	8002cec <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c60:	2280      	movs	r2, #128	@ 0x80
 8002c62:	03d1      	lsls	r1, r2, #15
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	4a2c      	ldr	r2, [pc, #176]	@ (8002d18 <UART_CheckIdleState+0x148>)
 8002c68:	9200      	str	r2, [sp, #0]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f000 f858 	bl	8002d20 <UART_WaitOnFlagUntilTimeout>
 8002c70:	1e03      	subs	r3, r0, #0
 8002c72:	d03b      	beq.n	8002cec <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c74:	f3ef 8310 	mrs	r3, PRIMASK
 8002c78:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c7e:	2301      	movs	r3, #1
 8002c80:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	f383 8810 	msr	PRIMASK, r3
}
 8002c88:	46c0      	nop			@ (mov r8, r8)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4921      	ldr	r1, [pc, #132]	@ (8002d1c <UART_CheckIdleState+0x14c>)
 8002c96:	400a      	ands	r2, r1
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c9c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f383 8810 	msr	PRIMASK, r3
}
 8002ca4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ca6:	f3ef 8310 	mrs	r3, PRIMASK
 8002caa:	61bb      	str	r3, [r7, #24]
  return(result);
 8002cac:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cae:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	f383 8810 	msr	PRIMASK, r3
}
 8002cba:	46c0      	nop			@ (mov r8, r8)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	438a      	bics	r2, r1
 8002cca:	609a      	str	r2, [r3, #8]
 8002ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cce:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cd0:	6a3b      	ldr	r3, [r7, #32]
 8002cd2:	f383 8810 	msr	PRIMASK, r3
}
 8002cd6:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2280      	movs	r2, #128	@ 0x80
 8002cdc:	2120      	movs	r1, #32
 8002cde:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2278      	movs	r2, #120	@ 0x78
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e011      	b.n	8002d10 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2220      	movs	r2, #32
 8002cf0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2280      	movs	r2, #128	@ 0x80
 8002cf6:	2120      	movs	r1, #32
 8002cf8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2278      	movs	r2, #120	@ 0x78
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	0018      	movs	r0, r3
 8002d12:	46bd      	mov	sp, r7
 8002d14:	b010      	add	sp, #64	@ 0x40
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	01ffffff 	.word	0x01ffffff
 8002d1c:	fffffedf 	.word	0xfffffedf

08002d20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	603b      	str	r3, [r7, #0]
 8002d2c:	1dfb      	adds	r3, r7, #7
 8002d2e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d30:	e051      	b.n	8002dd6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d32:	69bb      	ldr	r3, [r7, #24]
 8002d34:	3301      	adds	r3, #1
 8002d36:	d04e      	beq.n	8002dd6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d38:	f7fd fe48 	bl	80009cc <HAL_GetTick>
 8002d3c:	0002      	movs	r2, r0
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d302      	bcc.n	8002d4e <UART_WaitOnFlagUntilTimeout+0x2e>
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e051      	b.n	8002df6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2204      	movs	r2, #4
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	d03b      	beq.n	8002dd6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	2b80      	cmp	r3, #128	@ 0x80
 8002d62:	d038      	beq.n	8002dd6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2b40      	cmp	r3, #64	@ 0x40
 8002d68:	d035      	beq.n	8002dd6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	69db      	ldr	r3, [r3, #28]
 8002d70:	2208      	movs	r2, #8
 8002d72:	4013      	ands	r3, r2
 8002d74:	2b08      	cmp	r3, #8
 8002d76:	d111      	bne.n	8002d9c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2208      	movs	r2, #8
 8002d7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	0018      	movs	r0, r3
 8002d84:	f000 f8f2 	bl	8002f6c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2284      	movs	r2, #132	@ 0x84
 8002d8c:	2108      	movs	r1, #8
 8002d8e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2278      	movs	r2, #120	@ 0x78
 8002d94:	2100      	movs	r1, #0
 8002d96:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e02c      	b.n	8002df6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	69da      	ldr	r2, [r3, #28]
 8002da2:	2380      	movs	r3, #128	@ 0x80
 8002da4:	011b      	lsls	r3, r3, #4
 8002da6:	401a      	ands	r2, r3
 8002da8:	2380      	movs	r3, #128	@ 0x80
 8002daa:	011b      	lsls	r3, r3, #4
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d112      	bne.n	8002dd6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2280      	movs	r2, #128	@ 0x80
 8002db6:	0112      	lsls	r2, r2, #4
 8002db8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	0018      	movs	r0, r3
 8002dbe:	f000 f8d5 	bl	8002f6c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2284      	movs	r2, #132	@ 0x84
 8002dc6:	2120      	movs	r1, #32
 8002dc8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2278      	movs	r2, #120	@ 0x78
 8002dce:	2100      	movs	r1, #0
 8002dd0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e00f      	b.n	8002df6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	69db      	ldr	r3, [r3, #28]
 8002ddc:	68ba      	ldr	r2, [r7, #8]
 8002dde:	4013      	ands	r3, r2
 8002de0:	68ba      	ldr	r2, [r7, #8]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	425a      	negs	r2, r3
 8002de6:	4153      	adcs	r3, r2
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	001a      	movs	r2, r3
 8002dec:	1dfb      	adds	r3, r7, #7
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d09e      	beq.n	8002d32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	0018      	movs	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	b004      	add	sp, #16
 8002dfc:	bd80      	pop	{r7, pc}
	...

08002e00 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b090      	sub	sp, #64	@ 0x40
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	1dbb      	adds	r3, r7, #6
 8002e0c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	1dba      	adds	r2, r7, #6
 8002e18:	2158      	movs	r1, #88	@ 0x58
 8002e1a:	8812      	ldrh	r2, [r2, #0]
 8002e1c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	1dba      	adds	r2, r7, #6
 8002e22:	215a      	movs	r1, #90	@ 0x5a
 8002e24:	8812      	ldrh	r2, [r2, #0]
 8002e26:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	689a      	ldr	r2, [r3, #8]
 8002e32:	2380      	movs	r3, #128	@ 0x80
 8002e34:	015b      	lsls	r3, r3, #5
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d10d      	bne.n	8002e56 <UART_Start_Receive_IT+0x56>
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d104      	bne.n	8002e4c <UART_Start_Receive_IT+0x4c>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	225c      	movs	r2, #92	@ 0x5c
 8002e46:	4946      	ldr	r1, [pc, #280]	@ (8002f60 <UART_Start_Receive_IT+0x160>)
 8002e48:	5299      	strh	r1, [r3, r2]
 8002e4a:	e01a      	b.n	8002e82 <UART_Start_Receive_IT+0x82>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	225c      	movs	r2, #92	@ 0x5c
 8002e50:	21ff      	movs	r1, #255	@ 0xff
 8002e52:	5299      	strh	r1, [r3, r2]
 8002e54:	e015      	b.n	8002e82 <UART_Start_Receive_IT+0x82>
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d10d      	bne.n	8002e7a <UART_Start_Receive_IT+0x7a>
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d104      	bne.n	8002e70 <UART_Start_Receive_IT+0x70>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	225c      	movs	r2, #92	@ 0x5c
 8002e6a:	21ff      	movs	r1, #255	@ 0xff
 8002e6c:	5299      	strh	r1, [r3, r2]
 8002e6e:	e008      	b.n	8002e82 <UART_Start_Receive_IT+0x82>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	225c      	movs	r2, #92	@ 0x5c
 8002e74:	217f      	movs	r1, #127	@ 0x7f
 8002e76:	5299      	strh	r1, [r3, r2]
 8002e78:	e003      	b.n	8002e82 <UART_Start_Receive_IT+0x82>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	225c      	movs	r2, #92	@ 0x5c
 8002e7e:	2100      	movs	r1, #0
 8002e80:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2284      	movs	r2, #132	@ 0x84
 8002e86:	2100      	movs	r1, #0
 8002e88:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2280      	movs	r2, #128	@ 0x80
 8002e8e:	2122      	movs	r1, #34	@ 0x22
 8002e90:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e92:	f3ef 8310 	mrs	r3, PRIMASK
 8002e96:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8002e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ea2:	f383 8810 	msr	PRIMASK, r3
}
 8002ea6:	46c0      	nop			@ (mov r8, r8)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689a      	ldr	r2, [r3, #8]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	430a      	orrs	r2, r1
 8002eb6:	609a      	str	r2, [r3, #8]
 8002eb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eba:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ebe:	f383 8810 	msr	PRIMASK, r3
}
 8002ec2:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	2380      	movs	r3, #128	@ 0x80
 8002eca:	015b      	lsls	r3, r3, #5
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d107      	bne.n	8002ee0 <UART_Start_Receive_IT+0xe0>
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d103      	bne.n	8002ee0 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	4a22      	ldr	r2, [pc, #136]	@ (8002f64 <UART_Start_Receive_IT+0x164>)
 8002edc:	669a      	str	r2, [r3, #104]	@ 0x68
 8002ede:	e002      	b.n	8002ee6 <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	4a21      	ldr	r2, [pc, #132]	@ (8002f68 <UART_Start_Receive_IT+0x168>)
 8002ee4:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	691b      	ldr	r3, [r3, #16]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d019      	beq.n	8002f22 <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eee:	f3ef 8310 	mrs	r3, PRIMASK
 8002ef2:	61fb      	str	r3, [r7, #28]
  return(result);
 8002ef4:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002ef6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ef8:	2301      	movs	r3, #1
 8002efa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002efc:	6a3b      	ldr	r3, [r7, #32]
 8002efe:	f383 8810 	msr	PRIMASK, r3
}
 8002f02:	46c0      	nop			@ (mov r8, r8)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2190      	movs	r1, #144	@ 0x90
 8002f10:	0049      	lsls	r1, r1, #1
 8002f12:	430a      	orrs	r2, r1
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f18:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1c:	f383 8810 	msr	PRIMASK, r3
}
 8002f20:	e018      	b.n	8002f54 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f22:	f3ef 8310 	mrs	r3, PRIMASK
 8002f26:	613b      	str	r3, [r7, #16]
  return(result);
 8002f28:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8002f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	f383 8810 	msr	PRIMASK, r3
}
 8002f36:	46c0      	nop			@ (mov r8, r8)
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2120      	movs	r1, #32
 8002f44:	430a      	orrs	r2, r1
 8002f46:	601a      	str	r2, [r3, #0]
 8002f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f4a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	f383 8810 	msr	PRIMASK, r3
}
 8002f52:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8002f54:	2300      	movs	r3, #0
}
 8002f56:	0018      	movs	r0, r3
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	b010      	add	sp, #64	@ 0x40
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	46c0      	nop			@ (mov r8, r8)
 8002f60:	000001ff 	.word	0x000001ff
 8002f64:	08003271 	.word	0x08003271
 8002f68:	080030b9 	.word	0x080030b9

08002f6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b08e      	sub	sp, #56	@ 0x38
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f74:	f3ef 8310 	mrs	r3, PRIMASK
 8002f78:	617b      	str	r3, [r7, #20]
  return(result);
 8002f7a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f7e:	2301      	movs	r3, #1
 8002f80:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	f383 8810 	msr	PRIMASK, r3
}
 8002f88:	46c0      	nop			@ (mov r8, r8)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4926      	ldr	r1, [pc, #152]	@ (8003030 <UART_EndRxTransfer+0xc4>)
 8002f96:	400a      	ands	r2, r1
 8002f98:	601a      	str	r2, [r3, #0]
 8002f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f9c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	f383 8810 	msr	PRIMASK, r3
}
 8002fa4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fa6:	f3ef 8310 	mrs	r3, PRIMASK
 8002faa:	623b      	str	r3, [r7, #32]
  return(result);
 8002fac:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fae:	633b      	str	r3, [r7, #48]	@ 0x30
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb6:	f383 8810 	msr	PRIMASK, r3
}
 8002fba:	46c0      	nop			@ (mov r8, r8)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	689a      	ldr	r2, [r3, #8]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2101      	movs	r1, #1
 8002fc8:	438a      	bics	r2, r1
 8002fca:	609a      	str	r2, [r3, #8]
 8002fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fce:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd2:	f383 8810 	msr	PRIMASK, r3
}
 8002fd6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d118      	bne.n	8003012 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fe0:	f3ef 8310 	mrs	r3, PRIMASK
 8002fe4:	60bb      	str	r3, [r7, #8]
  return(result);
 8002fe6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fea:	2301      	movs	r3, #1
 8002fec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f383 8810 	msr	PRIMASK, r3
}
 8002ff4:	46c0      	nop			@ (mov r8, r8)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2110      	movs	r1, #16
 8003002:	438a      	bics	r2, r1
 8003004:	601a      	str	r2, [r3, #0]
 8003006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003008:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	f383 8810 	msr	PRIMASK, r3
}
 8003010:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2280      	movs	r2, #128	@ 0x80
 8003016:	2120      	movs	r1, #32
 8003018:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003026:	46c0      	nop			@ (mov r8, r8)
 8003028:	46bd      	mov	sp, r7
 800302a:	b00e      	add	sp, #56	@ 0x38
 800302c:	bd80      	pop	{r7, pc}
 800302e:	46c0      	nop			@ (mov r8, r8)
 8003030:	fffffedf 	.word	0xfffffedf

08003034 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003040:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	225a      	movs	r2, #90	@ 0x5a
 8003046:	2100      	movs	r1, #0
 8003048:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2252      	movs	r2, #82	@ 0x52
 800304e:	2100      	movs	r1, #0
 8003050:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	0018      	movs	r0, r3
 8003056:	f7ff fbb3 	bl	80027c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800305a:	46c0      	nop			@ (mov r8, r8)
 800305c:	46bd      	mov	sp, r7
 800305e:	b004      	add	sp, #16
 8003060:	bd80      	pop	{r7, pc}

08003062 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	b086      	sub	sp, #24
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800306a:	f3ef 8310 	mrs	r3, PRIMASK
 800306e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003070:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003072:	617b      	str	r3, [r7, #20]
 8003074:	2301      	movs	r3, #1
 8003076:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f383 8810 	msr	PRIMASK, r3
}
 800307e:	46c0      	nop			@ (mov r8, r8)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2140      	movs	r1, #64	@ 0x40
 800308c:	438a      	bics	r2, r1
 800308e:	601a      	str	r2, [r3, #0]
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	f383 8810 	msr	PRIMASK, r3
}
 800309a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2220      	movs	r2, #32
 80030a0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	0018      	movs	r0, r3
 80030ac:	f7ff fb80 	bl	80027b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80030b0:	46c0      	nop			@ (mov r8, r8)
 80030b2:	46bd      	mov	sp, r7
 80030b4:	b006      	add	sp, #24
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b094      	sub	sp, #80	@ 0x50
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80030c0:	204e      	movs	r0, #78	@ 0x4e
 80030c2:	183b      	adds	r3, r7, r0
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	215c      	movs	r1, #92	@ 0x5c
 80030c8:	5a52      	ldrh	r2, [r2, r1]
 80030ca:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2280      	movs	r2, #128	@ 0x80
 80030d0:	589b      	ldr	r3, [r3, r2]
 80030d2:	2b22      	cmp	r3, #34	@ 0x22
 80030d4:	d000      	beq.n	80030d8 <UART_RxISR_8BIT+0x20>
 80030d6:	e0ba      	b.n	800324e <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	214c      	movs	r1, #76	@ 0x4c
 80030de:	187b      	adds	r3, r7, r1
 80030e0:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80030e2:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80030e4:	187b      	adds	r3, r7, r1
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	b2da      	uxtb	r2, r3
 80030ea:	183b      	adds	r3, r7, r0
 80030ec:	881b      	ldrh	r3, [r3, #0]
 80030ee:	b2d9      	uxtb	r1, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f4:	400a      	ands	r2, r1
 80030f6:	b2d2      	uxtb	r2, r2
 80030f8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030fe:	1c5a      	adds	r2, r3, #1
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	225a      	movs	r2, #90	@ 0x5a
 8003108:	5a9b      	ldrh	r3, [r3, r2]
 800310a:	b29b      	uxth	r3, r3
 800310c:	3b01      	subs	r3, #1
 800310e:	b299      	uxth	r1, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	225a      	movs	r2, #90	@ 0x5a
 8003114:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	225a      	movs	r2, #90	@ 0x5a
 800311a:	5a9b      	ldrh	r3, [r3, r2]
 800311c:	b29b      	uxth	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d000      	beq.n	8003124 <UART_RxISR_8BIT+0x6c>
 8003122:	e09c      	b.n	800325e <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003124:	f3ef 8310 	mrs	r3, PRIMASK
 8003128:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800312a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800312c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800312e:	2301      	movs	r3, #1
 8003130:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003134:	f383 8810 	msr	PRIMASK, r3
}
 8003138:	46c0      	nop			@ (mov r8, r8)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4948      	ldr	r1, [pc, #288]	@ (8003268 <UART_RxISR_8BIT+0x1b0>)
 8003146:	400a      	ands	r2, r1
 8003148:	601a      	str	r2, [r3, #0]
 800314a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800314c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800314e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003150:	f383 8810 	msr	PRIMASK, r3
}
 8003154:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003156:	f3ef 8310 	mrs	r3, PRIMASK
 800315a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800315c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800315e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003160:	2301      	movs	r3, #1
 8003162:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003166:	f383 8810 	msr	PRIMASK, r3
}
 800316a:	46c0      	nop			@ (mov r8, r8)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2101      	movs	r1, #1
 8003178:	438a      	bics	r2, r1
 800317a:	609a      	str	r2, [r3, #8]
 800317c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800317e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003182:	f383 8810 	msr	PRIMASK, r3
}
 8003186:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2280      	movs	r2, #128	@ 0x80
 800318c:	2120      	movs	r1, #32
 800318e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	685a      	ldr	r2, [r3, #4]
 80031a2:	2380      	movs	r3, #128	@ 0x80
 80031a4:	041b      	lsls	r3, r3, #16
 80031a6:	4013      	ands	r3, r2
 80031a8:	d018      	beq.n	80031dc <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031aa:	f3ef 8310 	mrs	r3, PRIMASK
 80031ae:	61bb      	str	r3, [r7, #24]
  return(result);
 80031b0:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80031b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80031b4:	2301      	movs	r3, #1
 80031b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	f383 8810 	msr	PRIMASK, r3
}
 80031be:	46c0      	nop			@ (mov r8, r8)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4928      	ldr	r1, [pc, #160]	@ (800326c <UART_RxISR_8BIT+0x1b4>)
 80031cc:	400a      	ands	r2, r1
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031d2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031d4:	6a3b      	ldr	r3, [r7, #32]
 80031d6:	f383 8810 	msr	PRIMASK, r3
}
 80031da:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d12f      	bne.n	8003244 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031ea:	f3ef 8310 	mrs	r3, PRIMASK
 80031ee:	60fb      	str	r3, [r7, #12]
  return(result);
 80031f0:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031f4:	2301      	movs	r3, #1
 80031f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	f383 8810 	msr	PRIMASK, r3
}
 80031fe:	46c0      	nop			@ (mov r8, r8)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	2110      	movs	r1, #16
 800320c:	438a      	bics	r2, r1
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003212:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	f383 8810 	msr	PRIMASK, r3
}
 800321a:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	2210      	movs	r2, #16
 8003224:	4013      	ands	r3, r2
 8003226:	2b10      	cmp	r3, #16
 8003228:	d103      	bne.n	8003232 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2210      	movs	r2, #16
 8003230:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2258      	movs	r2, #88	@ 0x58
 8003236:	5a9a      	ldrh	r2, [r3, r2]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	0011      	movs	r1, r2
 800323c:	0018      	movs	r0, r3
 800323e:	f7ff fac7 	bl	80027d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003242:	e00c      	b.n	800325e <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	0018      	movs	r0, r3
 8003248:	f7fd f9c4 	bl	80005d4 <HAL_UART_RxCpltCallback>
}
 800324c:	e007      	b.n	800325e <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	699a      	ldr	r2, [r3, #24]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2108      	movs	r1, #8
 800325a:	430a      	orrs	r2, r1
 800325c:	619a      	str	r2, [r3, #24]
}
 800325e:	46c0      	nop			@ (mov r8, r8)
 8003260:	46bd      	mov	sp, r7
 8003262:	b014      	add	sp, #80	@ 0x50
 8003264:	bd80      	pop	{r7, pc}
 8003266:	46c0      	nop			@ (mov r8, r8)
 8003268:	fffffedf 	.word	0xfffffedf
 800326c:	fbffffff 	.word	0xfbffffff

08003270 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b094      	sub	sp, #80	@ 0x50
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003278:	204e      	movs	r0, #78	@ 0x4e
 800327a:	183b      	adds	r3, r7, r0
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	215c      	movs	r1, #92	@ 0x5c
 8003280:	5a52      	ldrh	r2, [r2, r1]
 8003282:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2280      	movs	r2, #128	@ 0x80
 8003288:	589b      	ldr	r3, [r3, r2]
 800328a:	2b22      	cmp	r3, #34	@ 0x22
 800328c:	d000      	beq.n	8003290 <UART_RxISR_16BIT+0x20>
 800328e:	e0ba      	b.n	8003406 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	214c      	movs	r1, #76	@ 0x4c
 8003296:	187b      	adds	r3, r7, r1
 8003298:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 800329a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a0:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80032a2:	187b      	adds	r3, r7, r1
 80032a4:	183a      	adds	r2, r7, r0
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	8812      	ldrh	r2, [r2, #0]
 80032aa:	4013      	ands	r3, r2
 80032ac:	b29a      	uxth	r2, r3
 80032ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032b0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032b6:	1c9a      	adds	r2, r3, #2
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	225a      	movs	r2, #90	@ 0x5a
 80032c0:	5a9b      	ldrh	r3, [r3, r2]
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	3b01      	subs	r3, #1
 80032c6:	b299      	uxth	r1, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	225a      	movs	r2, #90	@ 0x5a
 80032cc:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	225a      	movs	r2, #90	@ 0x5a
 80032d2:	5a9b      	ldrh	r3, [r3, r2]
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d000      	beq.n	80032dc <UART_RxISR_16BIT+0x6c>
 80032da:	e09c      	b.n	8003416 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032dc:	f3ef 8310 	mrs	r3, PRIMASK
 80032e0:	623b      	str	r3, [r7, #32]
  return(result);
 80032e2:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80032e6:	2301      	movs	r3, #1
 80032e8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ec:	f383 8810 	msr	PRIMASK, r3
}
 80032f0:	46c0      	nop			@ (mov r8, r8)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4948      	ldr	r1, [pc, #288]	@ (8003420 <UART_RxISR_16BIT+0x1b0>)
 80032fe:	400a      	ands	r2, r1
 8003300:	601a      	str	r2, [r3, #0]
 8003302:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003304:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003308:	f383 8810 	msr	PRIMASK, r3
}
 800330c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800330e:	f3ef 8310 	mrs	r3, PRIMASK
 8003312:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8003314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003316:	643b      	str	r3, [r7, #64]	@ 0x40
 8003318:	2301      	movs	r3, #1
 800331a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800331c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800331e:	f383 8810 	msr	PRIMASK, r3
}
 8003322:	46c0      	nop			@ (mov r8, r8)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689a      	ldr	r2, [r3, #8]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2101      	movs	r1, #1
 8003330:	438a      	bics	r2, r1
 8003332:	609a      	str	r2, [r3, #8]
 8003334:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003336:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800333a:	f383 8810 	msr	PRIMASK, r3
}
 800333e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2280      	movs	r2, #128	@ 0x80
 8003344:	2120      	movs	r1, #32
 8003346:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	2380      	movs	r3, #128	@ 0x80
 800335c:	041b      	lsls	r3, r3, #16
 800335e:	4013      	ands	r3, r2
 8003360:	d018      	beq.n	8003394 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003362:	f3ef 8310 	mrs	r3, PRIMASK
 8003366:	617b      	str	r3, [r7, #20]
  return(result);
 8003368:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800336a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800336c:	2301      	movs	r3, #1
 800336e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	f383 8810 	msr	PRIMASK, r3
}
 8003376:	46c0      	nop			@ (mov r8, r8)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4928      	ldr	r1, [pc, #160]	@ (8003424 <UART_RxISR_16BIT+0x1b4>)
 8003384:	400a      	ands	r2, r1
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800338a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	f383 8810 	msr	PRIMASK, r3
}
 8003392:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003398:	2b01      	cmp	r3, #1
 800339a:	d12f      	bne.n	80033fc <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033a2:	f3ef 8310 	mrs	r3, PRIMASK
 80033a6:	60bb      	str	r3, [r7, #8]
  return(result);
 80033a8:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80033ac:	2301      	movs	r3, #1
 80033ae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f383 8810 	msr	PRIMASK, r3
}
 80033b6:	46c0      	nop			@ (mov r8, r8)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2110      	movs	r1, #16
 80033c4:	438a      	bics	r2, r1
 80033c6:	601a      	str	r2, [r3, #0]
 80033c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	f383 8810 	msr	PRIMASK, r3
}
 80033d2:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	2210      	movs	r2, #16
 80033dc:	4013      	ands	r3, r2
 80033de:	2b10      	cmp	r3, #16
 80033e0:	d103      	bne.n	80033ea <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2210      	movs	r2, #16
 80033e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2258      	movs	r2, #88	@ 0x58
 80033ee:	5a9a      	ldrh	r2, [r3, r2]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	0011      	movs	r1, r2
 80033f4:	0018      	movs	r0, r3
 80033f6:	f7ff f9eb 	bl	80027d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80033fa:	e00c      	b.n	8003416 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	0018      	movs	r0, r3
 8003400:	f7fd f8e8 	bl	80005d4 <HAL_UART_RxCpltCallback>
}
 8003404:	e007      	b.n	8003416 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	699a      	ldr	r2, [r3, #24]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2108      	movs	r1, #8
 8003412:	430a      	orrs	r2, r1
 8003414:	619a      	str	r2, [r3, #24]
}
 8003416:	46c0      	nop			@ (mov r8, r8)
 8003418:	46bd      	mov	sp, r7
 800341a:	b014      	add	sp, #80	@ 0x50
 800341c:	bd80      	pop	{r7, pc}
 800341e:	46c0      	nop			@ (mov r8, r8)
 8003420:	fffffedf 	.word	0xfffffedf
 8003424:	fbffffff 	.word	0xfbffffff

08003428 <disable_unpend_all_ints>:
}

// ICTR values F401:2

static inline void disable_unpend_all_ints(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
	SysTick->CTRL = 0;
 800342e:	4b13      	ldr	r3, [pc, #76]	@ (800347c <disable_unpend_all_ints+0x54>)
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
	SCB->ICSR = SCB_ICSR_PENDSTCLR_Msk | SCB_ICSR_PENDSVCLR_Msk;
 8003434:	4b12      	ldr	r3, [pc, #72]	@ (8003480 <disable_unpend_all_ints+0x58>)
 8003436:	22a0      	movs	r2, #160	@ 0xa0
 8003438:	0512      	lsls	r2, r2, #20
 800343a:	605a      	str	r2, [r3, #4]

	for (uint8_t i = 0; i < NELEMSOF(NVIC->ICER); i++)
 800343c:	1dfb      	adds	r3, r7, #7
 800343e:	2200      	movs	r2, #0
 8003440:	701a      	strb	r2, [r3, #0]
 8003442:	e012      	b.n	800346a <disable_unpend_all_ints+0x42>
	{
		NVIC->ICER[i] = 0;
 8003444:	4a0f      	ldr	r2, [pc, #60]	@ (8003484 <disable_unpend_all_ints+0x5c>)
 8003446:	1dfb      	adds	r3, r7, #7
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	3320      	adds	r3, #32
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	2100      	movs	r1, #0
 8003450:	5099      	str	r1, [r3, r2]
		NVIC->ICPR[i] = 0;
 8003452:	4a0c      	ldr	r2, [pc, #48]	@ (8003484 <disable_unpend_all_ints+0x5c>)
 8003454:	1dfb      	adds	r3, r7, #7
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	3360      	adds	r3, #96	@ 0x60
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	2100      	movs	r1, #0
 800345e:	5099      	str	r1, [r3, r2]
	for (uint8_t i = 0; i < NELEMSOF(NVIC->ICER); i++)
 8003460:	1dfb      	adds	r3, r7, #7
 8003462:	781a      	ldrb	r2, [r3, #0]
 8003464:	1dfb      	adds	r3, r7, #7
 8003466:	3201      	adds	r2, #1
 8003468:	701a      	strb	r2, [r3, #0]
 800346a:	1dfb      	adds	r3, r7, #7
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d0e8      	beq.n	8003444 <disable_unpend_all_ints+0x1c>
	}
}
 8003472:	46c0      	nop			@ (mov r8, r8)
 8003474:	46c0      	nop			@ (mov r8, r8)
 8003476:	46bd      	mov	sp, r7
 8003478:	b002      	add	sp, #8
 800347a:	bd80      	pop	{r7, pc}
 800347c:	e000e010 	.word	0xe000e010
 8003480:	e000ed00 	.word	0xe000ed00
 8003484:	e000e100 	.word	0xe000e100

08003488 <vectable_setup>:

extern struct cm0_vectable_ g_pfnVectors;
#endif

static inline void vectable_setup(uint32_t addr)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
#ifdef __VTOR_PRESENT
	SCB->VTOR = addr;
#else	// Cortex-M0
	// define with __attribute__((section(".ram_isr_vector")))
	extern struct cm0_vectable_ ram_vectable;
	ram_vectable = *(const struct cm0_vectable_ *)addr;	// copy vectors to start of RAM
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a05      	ldr	r2, [pc, #20]	@ (80034a8 <vectable_setup+0x20>)
 8003494:	0010      	movs	r0, r2
 8003496:	0019      	movs	r1, r3
 8003498:	23c0      	movs	r3, #192	@ 0xc0
 800349a:	001a      	movs	r2, r3
 800349c:	f000 fab6 	bl	8003a0c <memcpy>
#endif
}
 80034a0:	46c0      	nop			@ (mov r8, r8)
 80034a2:	46bd      	mov	sp, r7
 80034a4:	b002      	add	sp, #8
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	20000000 	.word	0x20000000

080034ac <app_start>:

static inline void app_start(uint32_t addr)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
	// at this point all interrupts must be disabled (NVIC, SysTick)
	const struct cm_init_ *app_init = (const struct cm_init_ *) addr;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	60fb      	str	r3, [r7, #12]
	__set_MSP(app_init->Init_SP);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	f383 8808 	msr	MSP, r3
}
 80034c4:	46c0      	nop			@ (mov r8, r8)
	// SP register should not be used in the assembly instructions implementing the statement below
	app_init->Reset_Handler();
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	4798      	blx	r3
}
 80034cc:	46c0      	nop			@ (mov r8, r8)
 80034ce:	46bd      	mov	sp, r7
 80034d0:	b004      	add	sp, #16
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <bl_usart_printf>:
uint32_t  flash_addr	 = 	(uint32_t)0x08006000U; 			// Variable for erasing and flashing flash memory
uint16_t i=0;

// Function for printing messages to terminal via USART
void bl_usart_printf(char *format,...)
{
 80034d4:	b40f      	push	{r0, r1, r2, r3}
 80034d6:	b590      	push	{r4, r7, lr}
 80034d8:	b097      	sub	sp, #92	@ 0x5c
 80034da:	af00      	add	r7, sp, #0
	char str[80] = {0};														// Created array variable in type of "char"
 80034dc:	2408      	movs	r4, #8
 80034de:	193b      	adds	r3, r7, r4
 80034e0:	0018      	movs	r0, r3
 80034e2:	2350      	movs	r3, #80	@ 0x50
 80034e4:	001a      	movs	r2, r3
 80034e6:	2100      	movs	r1, #0
 80034e8:	f000 fa5c 	bl	80039a4 <memset>
	va_list	args;															// Creates an object of the type of va_list
	va_start(args, format);													// Begins to reading arguments which is given to this functions
 80034ec:	2364      	movs	r3, #100	@ 0x64
 80034ee:	2208      	movs	r2, #8
 80034f0:	189b      	adds	r3, r3, r2
 80034f2:	19db      	adds	r3, r3, r7
 80034f4:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);											// Writes the arguments from args to str array in the format of "format"
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80034fa:	193b      	adds	r3, r7, r4
 80034fc:	0018      	movs	r0, r3
 80034fe:	f000 fa45 	bl	800398c <vsiprintf>
	HAL_UART_Transmit(_USART1, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);	// Tranmits data
 8003502:	193b      	adds	r3, r7, r4
 8003504:	0018      	movs	r0, r3
 8003506:	f7fc fdff 	bl	8000108 <strlen>
 800350a:	0003      	movs	r3, r0
 800350c:	b29a      	uxth	r2, r3
 800350e:	2301      	movs	r3, #1
 8003510:	425b      	negs	r3, r3
 8003512:	1939      	adds	r1, r7, r4
 8003514:	4804      	ldr	r0, [pc, #16]	@ (8003528 <bl_usart_printf+0x54>)
 8003516:	f7fe fd8d 	bl	8002034 <HAL_UART_Transmit>
	/*
	 * Usage of this function:
	 *
	 * usart_printf("Hello World = %d", int_value);
	 */
}
 800351a:	46c0      	nop			@ (mov r8, r8)
 800351c:	46bd      	mov	sp, r7
 800351e:	b017      	add	sp, #92	@ 0x5c
 8003520:	bc90      	pop	{r4, r7}
 8003522:	bc08      	pop	{r3}
 8003524:	b004      	add	sp, #16
 8003526:	4718      	bx	r3
 8003528:	200001c0 	.word	0x200001c0

0800352c <bl_jump_to_app>:

// Function for jumping bootloader to application code
void bl_jump_to_app(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0

    uint32_t app_reset   = *((uint32_t *)(APP_START_ADDR + 4));
 8003532:	4b14      	ldr	r3, [pc, #80]	@ (8003584 <bl_jump_to_app+0x58>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	3304      	adds	r3, #4
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	607b      	str	r3, [r7, #4]
    void (*reset_handler)(void) = (void (*)(void))app_reset;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	603b      	str	r3, [r7, #0]

	bl_usart_printf("BL_DBG_MSG: Bootloader jump to user app\r\n");
 8003540:	4b11      	ldr	r3, [pc, #68]	@ (8003588 <bl_jump_to_app+0x5c>)
 8003542:	0018      	movs	r0, r3
 8003544:	f7ff ffc6 	bl	80034d4 <bl_usart_printf>
	bl_usart_printf("BL_DBG_MSG: App reset handler addr: %#x\r\n\n\n\n", reset_handler);
 8003548:	683a      	ldr	r2, [r7, #0]
 800354a:	4b10      	ldr	r3, [pc, #64]	@ (800358c <bl_jump_to_app+0x60>)
 800354c:	0011      	movs	r1, r2
 800354e:	0018      	movs	r0, r3
 8003550:	f7ff ffc0 	bl	80034d4 <bl_usart_printf>
	HAL_Delay(5000);
 8003554:	4b0e      	ldr	r3, [pc, #56]	@ (8003590 <bl_jump_to_app+0x64>)
 8003556:	0018      	movs	r0, r3
 8003558:	f7fd fa42 	bl	80009e0 <HAL_Delay>

	disable_unpend_all_ints();
 800355c:	f7ff ff64 	bl	8003428 <disable_unpend_all_ints>
	vectable_setup(APP_START_ADDR);
 8003560:	4b08      	ldr	r3, [pc, #32]	@ (8003584 <bl_jump_to_app+0x58>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	0018      	movs	r0, r3
 8003566:	f7ff ff8f 	bl	8003488 <vectable_setup>
	SYSCFG->CFGR1 = SYSCFG_CFGR1_MEM_MODE;	// map RAM at 0
 800356a:	4b0a      	ldr	r3, [pc, #40]	@ (8003594 <bl_jump_to_app+0x68>)
 800356c:	2203      	movs	r2, #3
 800356e:	601a      	str	r2, [r3, #0]
	app_start(APP_START_ADDR);
 8003570:	4b04      	ldr	r3, [pc, #16]	@ (8003584 <bl_jump_to_app+0x58>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	0018      	movs	r0, r3
 8003576:	f7ff ff99 	bl	80034ac <app_start>
}
 800357a:	46c0      	nop			@ (mov r8, r8)
 800357c:	46bd      	mov	sp, r7
 800357e:	b002      	add	sp, #8
 8003580:	bd80      	pop	{r7, pc}
 8003582:	46c0      	nop			@ (mov r8, r8)
 8003584:	200000e4 	.word	0x200000e4
 8003588:	080042b4 	.word	0x080042b4
 800358c:	080042e0 	.word	0x080042e0
 8003590:	00001388 	.word	0x00001388
 8003594:	40010000 	.word	0x40010000

08003598 <bl_erase_20kB_mem>:

// Function for erase 20kB application code area in flash
void bl_erase_20kB_mem(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef flash = {0};				// Flash erasing object
 800359e:	1d3b      	adds	r3, r7, #4
 80035a0:	0018      	movs	r0, r3
 80035a2:	230c      	movs	r3, #12
 80035a4:	001a      	movs	r2, r3
 80035a6:	2100      	movs	r1, #0
 80035a8:	f000 f9fc 	bl	80039a4 <memset>
	HAL_FLASH_Unlock();								// Unlocks the flash to erase
 80035ac:	f7fd fc2e 	bl	8000e0c <HAL_FLASH_Unlock>

	// Erasing flash area of code
	flash.TypeErase  	= 	FLASH_TYPEERASE_PAGES;	// Erase type is page erase
 80035b0:	1d3b      	adds	r3, r7, #4
 80035b2:	2200      	movs	r2, #0
 80035b4:	601a      	str	r2, [r3, #0]
	flash.PageAddress	= 	APP_START_ADDR;			// Erasing start address
 80035b6:	4b0d      	ldr	r3, [pc, #52]	@ (80035ec <bl_erase_20kB_mem+0x54>)
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	1d3b      	adds	r3, r7, #4
 80035bc:	605a      	str	r2, [r3, #4]
	flash.NbPages		=	APP_PAGE_COUNT;			// Number of pages to be erased
 80035be:	1d3b      	adds	r3, r7, #4
 80035c0:	2214      	movs	r2, #20
 80035c2:	609a      	str	r2, [r3, #8]
	uint32_t PageError	= 0;						// Error flag definition
 80035c4:	2300      	movs	r3, #0
 80035c6:	603b      	str	r3, [r7, #0]
	HAL_FLASHEx_Erase(&flash, &PageError);
 80035c8:	003a      	movs	r2, r7
 80035ca:	1d3b      	adds	r3, r7, #4
 80035cc:	0011      	movs	r1, r2
 80035ce:	0018      	movs	r0, r3
 80035d0:	f7fd fcdc 	bl	8000f8c <HAL_FLASHEx_Erase>

	HAL_FLASH_Lock();								// Locks the flash
 80035d4:	f7fd fc40 	bl	8000e58 <HAL_FLASH_Lock>
	bl_usart_printf("### Erased 20kB application code pages. Page error code: 0x%08lX ###\r\n", PageError);
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	4b05      	ldr	r3, [pc, #20]	@ (80035f0 <bl_erase_20kB_mem+0x58>)
 80035dc:	0011      	movs	r1, r2
 80035de:	0018      	movs	r0, r3
 80035e0:	f7ff ff78 	bl	80034d4 <bl_usart_printf>
}
 80035e4:	46c0      	nop			@ (mov r8, r8)
 80035e6:	46bd      	mov	sp, r7
 80035e8:	b004      	add	sp, #16
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	200000e4 	.word	0x200000e4
 80035f0:	08004310 	.word	0x08004310

080035f4 <bl_write_mem_256_bytes>:

// Function for write firmware to flash area
void bl_write_mem_256_bytes(uint8_t* data, uint32_t addr)
{
 80035f4:	b5b0      	push	{r4, r5, r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
	uint32_t word = 0;								// 32-bit variable to store 4 bytes
 80035fe:	2300      	movs	r3, #0
 8003600:	60fb      	str	r3, [r7, #12]


	HAL_FLASH_Unlock();
 8003602:	f7fd fc03 	bl	8000e0c <HAL_FLASH_Unlock>
	// Flashing the flash area of code
	for(; i<256; i+=4)
 8003606:	e035      	b.n	8003674 <bl_write_mem_256_bytes+0x80>
	{
		/*
		 * Writing firmware to flash word by word
		 */
		word = data[i]				// LSB byte
 8003608:	4b1f      	ldr	r3, [pc, #124]	@ (8003688 <bl_write_mem_256_bytes+0x94>)
 800360a:	881b      	ldrh	r3, [r3, #0]
 800360c:	001a      	movs	r2, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	189b      	adds	r3, r3, r2
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	0019      	movs	r1, r3
			 | (data[i+1] << 8)		// Next byte
 8003616:	4b1c      	ldr	r3, [pc, #112]	@ (8003688 <bl_write_mem_256_bytes+0x94>)
 8003618:	881b      	ldrh	r3, [r3, #0]
 800361a:	3301      	adds	r3, #1
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	18d3      	adds	r3, r2, r3
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	021b      	lsls	r3, r3, #8
 8003624:	000a      	movs	r2, r1
 8003626:	431a      	orrs	r2, r3
			 | (data[i+2] << 16)		// Next byte
 8003628:	4b17      	ldr	r3, [pc, #92]	@ (8003688 <bl_write_mem_256_bytes+0x94>)
 800362a:	881b      	ldrh	r3, [r3, #0]
 800362c:	3302      	adds	r3, #2
 800362e:	6879      	ldr	r1, [r7, #4]
 8003630:	18cb      	adds	r3, r1, r3
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	041b      	lsls	r3, r3, #16
 8003636:	431a      	orrs	r2, r3
			 | (data[i+3] << 24);	// MSB byte
 8003638:	4b13      	ldr	r3, [pc, #76]	@ (8003688 <bl_write_mem_256_bytes+0x94>)
 800363a:	881b      	ldrh	r3, [r3, #0]
 800363c:	3303      	adds	r3, #3
 800363e:	6879      	ldr	r1, [r7, #4]
 8003640:	18cb      	adds	r3, r1, r3
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	061b      	lsls	r3, r3, #24
 8003646:	4313      	orrs	r3, r2
		word = data[i]				// LSB byte
 8003648:	60fb      	str	r3, [r7, #12]
		 * As total we have 4 bytes at once. So flashing 4 bytes to flash at once, there will be 64 iterations
		 * to write 256 bytes to flash memory.
		 */

		// Flashing flash memory
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, word);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	001c      	movs	r4, r3
 800364e:	2300      	movs	r3, #0
 8003650:	001d      	movs	r5, r3
 8003652:	6839      	ldr	r1, [r7, #0]
 8003654:	0022      	movs	r2, r4
 8003656:	002b      	movs	r3, r5
 8003658:	2002      	movs	r0, #2
 800365a:	f7fd fb41 	bl	8000ce0 <HAL_FLASH_Program>

		// Increasing the address of memory to write next memory area
		flash_addr += 4;
 800365e:	4b0b      	ldr	r3, [pc, #44]	@ (800368c <bl_write_mem_256_bytes+0x98>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	1d1a      	adds	r2, r3, #4
 8003664:	4b09      	ldr	r3, [pc, #36]	@ (800368c <bl_write_mem_256_bytes+0x98>)
 8003666:	601a      	str	r2, [r3, #0]
	for(; i<256; i+=4)
 8003668:	4b07      	ldr	r3, [pc, #28]	@ (8003688 <bl_write_mem_256_bytes+0x94>)
 800366a:	881b      	ldrh	r3, [r3, #0]
 800366c:	3304      	adds	r3, #4
 800366e:	b29a      	uxth	r2, r3
 8003670:	4b05      	ldr	r3, [pc, #20]	@ (8003688 <bl_write_mem_256_bytes+0x94>)
 8003672:	801a      	strh	r2, [r3, #0]
 8003674:	4b04      	ldr	r3, [pc, #16]	@ (8003688 <bl_write_mem_256_bytes+0x94>)
 8003676:	881b      	ldrh	r3, [r3, #0]
 8003678:	2bff      	cmp	r3, #255	@ 0xff
 800367a:	d9c5      	bls.n	8003608 <bl_write_mem_256_bytes+0x14>
	}
	HAL_FLASH_Lock();								// Locking the flash
 800367c:	f7fd fbec 	bl	8000e58 <HAL_FLASH_Lock>
}
 8003680:	46c0      	nop			@ (mov r8, r8)
 8003682:	46bd      	mov	sp, r7
 8003684:	b004      	add	sp, #16
 8003686:	bdb0      	pop	{r4, r5, r7, pc}
 8003688:	200005b8 	.word	0x200005b8
 800368c:	200000e8 	.word	0x200000e8

08003690 <bl_execute_cmd>:

// Function for executing commands
void bl_execute_cmd(uint8_t cmd)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	0002      	movs	r2, r0
 8003698:	1dfb      	adds	r3, r7, #7
 800369a:	701a      	strb	r2, [r3, #0]
	switch(cmd)
 800369c:	1dfb      	adds	r3, r7, #7
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	2b03      	cmp	r3, #3
 80036a2:	d008      	beq.n	80036b6 <bl_execute_cmd+0x26>
 80036a4:	dc0d      	bgt.n	80036c2 <bl_execute_cmd+0x32>
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d00e      	beq.n	80036c8 <bl_execute_cmd+0x38>
 80036aa:	dc0a      	bgt.n	80036c2 <bl_execute_cmd+0x32>
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00d      	beq.n	80036cc <bl_execute_cmd+0x3c>
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d003      	beq.n	80036bc <bl_execute_cmd+0x2c>
 80036b4:	e005      	b.n	80036c2 <bl_execute_cmd+0x32>
	{
	case BL_CMD_JMP_TO_APP:	// Jumping application code
		bl_jump_to_app();
 80036b6:	f7ff ff39 	bl	800352c <bl_jump_to_app>
		break;
 80036ba:	e008      	b.n	80036ce <bl_execute_cmd+0x3e>
	case BL_CMD_ERASE_MEM:	// Erasing 20kB application code area
		bl_erase_20kB_mem();
 80036bc:	f7ff ff6c 	bl	8003598 <bl_erase_20kB_mem>
		break;
 80036c0:	e005      	b.n	80036ce <bl_execute_cmd+0x3e>
		break;
	case BL_CMD_GET_CRC16:
		// Calculate CRC16 value of last firmware and send to host
		break;
	default:
		Error_Handler();
 80036c2:	f7fc ffd1 	bl	8000668 <Error_Handler>
		break;
 80036c6:	e002      	b.n	80036ce <bl_execute_cmd+0x3e>
		break;
 80036c8:	46c0      	nop			@ (mov r8, r8)
 80036ca:	e000      	b.n	80036ce <bl_execute_cmd+0x3e>
		break;
 80036cc:	46c0      	nop			@ (mov r8, r8)
	}
}
 80036ce:	46c0      	nop			@ (mov r8, r8)
 80036d0:	46bd      	mov	sp, r7
 80036d2:	b002      	add	sp, #8
 80036d4:	bd80      	pop	{r7, pc}
	...

080036d8 <crc_calc_crc8>:

extern uint8_t DataFrame[260];

// CRC8 Calculation function
uint8_t crc_calc_crc8(struct crc_s* crc8)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
	uint8_t crc_reg = 0x00;				// CRC value initialization
 80036e0:	2317      	movs	r3, #23
 80036e2:	18fb      	adds	r3, r7, r3
 80036e4:	2200      	movs	r2, #0
 80036e6:	701a      	strb	r2, [r3, #0]
	uint8_t poly  	= 0x07;				// Generator polynom initialization
 80036e8:	230c      	movs	r3, #12
 80036ea:	18fb      	adds	r3, r7, r3
 80036ec:	2207      	movs	r2, #7
 80036ee:	701a      	strb	r2, [r3, #0]
	uint8_t* src;

	if(DataFrame[1] == 0xCC)			// Is data frame command frame?
 80036f0:	4b2f      	ldr	r3, [pc, #188]	@ (80037b0 <crc_calc_crc8+0xd8>)
 80036f2:	785b      	ldrb	r3, [r3, #1]
 80036f4:	2bcc      	cmp	r3, #204	@ 0xcc
 80036f6:	d103      	bne.n	8003700 <crc_calc_crc8+0x28>
	{
		src = crc8->cmd;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	330e      	adds	r3, #14
 80036fc:	613b      	str	r3, [r7, #16]
 80036fe:	e005      	b.n	800370c <crc_calc_crc8+0x34>
	}
	else if(DataFrame[1] == 0xDD)		// Is data frame firmware frame?
 8003700:	4b2b      	ldr	r3, [pc, #172]	@ (80037b0 <crc_calc_crc8+0xd8>)
 8003702:	785b      	ldrb	r3, [r3, #1]
 8003704:	2bdd      	cmp	r3, #221	@ 0xdd
 8003706:	d101      	bne.n	800370c <crc_calc_crc8+0x34>
	{									// If it's true then code enters to Error Handler function.
		Error_Handler();				// Because in command frame there is no CRC16 calculation.
 8003708:	f7fc ffae 	bl	8000668 <Error_Handler>
	}


	for(uint16_t B=0; B<crc8->length; B++)			// Bytes of message
 800370c:	230e      	movs	r3, #14
 800370e:	18fb      	adds	r3, r7, r3
 8003710:	2200      	movs	r2, #0
 8003712:	801a      	strh	r2, [r3, #0]
 8003714:	e03b      	b.n	800378e <crc_calc_crc8+0xb6>
	{
		crc_reg ^= src[B];							// Bytes of messages
 8003716:	230e      	movs	r3, #14
 8003718:	18fb      	adds	r3, r7, r3
 800371a:	881b      	ldrh	r3, [r3, #0]
 800371c:	693a      	ldr	r2, [r7, #16]
 800371e:	18d3      	adds	r3, r2, r3
 8003720:	7819      	ldrb	r1, [r3, #0]
 8003722:	2217      	movs	r2, #23
 8003724:	18bb      	adds	r3, r7, r2
 8003726:	18ba      	adds	r2, r7, r2
 8003728:	7812      	ldrb	r2, [r2, #0]
 800372a:	404a      	eors	r2, r1
 800372c:	701a      	strb	r2, [r3, #0]

		for(uint8_t b=0; b<8; b++)					// bits of message's byte
 800372e:	230d      	movs	r3, #13
 8003730:	18fb      	adds	r3, r7, r3
 8003732:	2200      	movs	r2, #0
 8003734:	701a      	strb	r2, [r3, #0]
 8003736:	e01f      	b.n	8003778 <crc_calc_crc8+0xa0>
		{
			if(crc_reg & 0x80)						// Controlling first bit of dividend if it is 1 or not
 8003738:	2117      	movs	r1, #23
 800373a:	187b      	adds	r3, r7, r1
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	b25b      	sxtb	r3, r3
 8003740:	2b00      	cmp	r3, #0
 8003742:	da0d      	bge.n	8003760 <crc_calc_crc8+0x88>
			{
				crc_reg = (crc_reg << 1) ^ poly;	// Shifting by 1 and XOR operation with divisor
 8003744:	187b      	adds	r3, r7, r1
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	b25b      	sxtb	r3, r3
 800374a:	18db      	adds	r3, r3, r3
 800374c:	b25a      	sxtb	r2, r3
 800374e:	230c      	movs	r3, #12
 8003750:	18fb      	adds	r3, r7, r3
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	b25b      	sxtb	r3, r3
 8003756:	4053      	eors	r3, r2
 8003758:	b25a      	sxtb	r2, r3
 800375a:	187b      	adds	r3, r7, r1
 800375c:	701a      	strb	r2, [r3, #0]
 800375e:	e005      	b.n	800376c <crc_calc_crc8+0x94>
			}
			else
			{
				crc_reg <<= 1;						// CRC value (message) shifting by 1 if firts bit is not 1
 8003760:	2317      	movs	r3, #23
 8003762:	18fa      	adds	r2, r7, r3
 8003764:	18fb      	adds	r3, r7, r3
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	18db      	adds	r3, r3, r3
 800376a:	7013      	strb	r3, [r2, #0]
		for(uint8_t b=0; b<8; b++)					// bits of message's byte
 800376c:	210d      	movs	r1, #13
 800376e:	187b      	adds	r3, r7, r1
 8003770:	781a      	ldrb	r2, [r3, #0]
 8003772:	187b      	adds	r3, r7, r1
 8003774:	3201      	adds	r2, #1
 8003776:	701a      	strb	r2, [r3, #0]
 8003778:	230d      	movs	r3, #13
 800377a:	18fb      	adds	r3, r7, r3
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	2b07      	cmp	r3, #7
 8003780:	d9da      	bls.n	8003738 <crc_calc_crc8+0x60>
	for(uint16_t B=0; B<crc8->length; B++)			// Bytes of message
 8003782:	210e      	movs	r1, #14
 8003784:	187b      	adds	r3, r7, r1
 8003786:	881a      	ldrh	r2, [r3, #0]
 8003788:	187b      	adds	r3, r7, r1
 800378a:	3201      	adds	r2, #1
 800378c:	801a      	strh	r2, [r3, #0]
 800378e:	230e      	movs	r3, #14
 8003790:	18fb      	adds	r3, r7, r3
 8003792:	881a      	ldrh	r2, [r3, #0]
 8003794:	6879      	ldr	r1, [r7, #4]
 8003796:	238c      	movs	r3, #140	@ 0x8c
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	58cb      	ldr	r3, [r1, r3]
 800379c:	429a      	cmp	r2, r3
 800379e:	d3ba      	bcc.n	8003716 <crc_calc_crc8+0x3e>
			}
		}
	}

	return crc_reg;
 80037a0:	2317      	movs	r3, #23
 80037a2:	18fb      	adds	r3, r7, r3
 80037a4:	781b      	ldrb	r3, [r3, #0]
}
 80037a6:	0018      	movs	r0, r3
 80037a8:	46bd      	mov	sp, r7
 80037aa:	b006      	add	sp, #24
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	46c0      	nop			@ (mov r8, r8)
 80037b0:	20000248 	.word	0x20000248

080037b4 <crc_calc_crc16>:

// CRC16 Calculation function
uint16_t crc_calc_crc16(struct crc_s* crc16)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b086      	sub	sp, #24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
	uint16_t crc_reg = 0xFFFF;			// Initial value
 80037bc:	2316      	movs	r3, #22
 80037be:	18fb      	adds	r3, r7, r3
 80037c0:	2201      	movs	r2, #1
 80037c2:	4252      	negs	r2, r2
 80037c4:	801a      	strh	r2, [r3, #0]
	uint16_t poly	 = 0x1021;			// CRC16 polynom
 80037c6:	230a      	movs	r3, #10
 80037c8:	18fb      	adds	r3, r7, r3
 80037ca:	4a61      	ldr	r2, [pc, #388]	@ (8003950 <crc_calc_crc16+0x19c>)
 80037cc:	801a      	strh	r2, [r3, #0]
	uint8_t* src;

	if(DataFrame[1] == 0xDD)			// Is the data frame the firmware frame?
 80037ce:	4b61      	ldr	r3, [pc, #388]	@ (8003954 <crc_calc_crc16+0x1a0>)
 80037d0:	785b      	ldrb	r3, [r3, #1]
 80037d2:	2bdd      	cmp	r3, #221	@ 0xdd
 80037d4:	d102      	bne.n	80037dc <crc_calc_crc16+0x28>
	{
		src = DataFrame;
 80037d6:	4b5f      	ldr	r3, [pc, #380]	@ (8003954 <crc_calc_crc16+0x1a0>)
 80037d8:	613b      	str	r3, [r7, #16]
 80037da:	e005      	b.n	80037e8 <crc_calc_crc16+0x34>
	}
	else if(DataFrame[1] == 0xCC)		// Is data frame command frame?
 80037dc:	4b5d      	ldr	r3, [pc, #372]	@ (8003954 <crc_calc_crc16+0x1a0>)
 80037de:	785b      	ldrb	r3, [r3, #1]
 80037e0:	2bcc      	cmp	r3, #204	@ 0xcc
 80037e2:	d101      	bne.n	80037e8 <crc_calc_crc16+0x34>
	{									// If it's true then code enters to Error Handler function.
		Error_Handler();				// Because in firmware frame there is no CRC8 calculation.
 80037e4:	f7fc ff40 	bl	8000668 <Error_Handler>
	}

	// Calculating CRC16 value for "START BYTE + Inidicator Byte + Num of Chunks Byte + First Chunk"
	if(chunk_count == 0)
 80037e8:	4b5b      	ldr	r3, [pc, #364]	@ (8003958 <crc_calc_crc16+0x1a4>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d14c      	bne.n	800388a <crc_calc_crc16+0xd6>
	{
		for(uint8_t B=0; B<3; B++)
 80037f0:	230f      	movs	r3, #15
 80037f2:	18fb      	adds	r3, r7, r3
 80037f4:	2200      	movs	r2, #0
 80037f6:	701a      	strb	r2, [r3, #0]
 80037f8:	e03c      	b.n	8003874 <crc_calc_crc16+0xc0>
		{
			crc_reg ^= src[B];
 80037fa:	230f      	movs	r3, #15
 80037fc:	18fb      	adds	r3, r7, r3
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	18d3      	adds	r3, r2, r3
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	0019      	movs	r1, r3
 8003808:	2216      	movs	r2, #22
 800380a:	18bb      	adds	r3, r7, r2
 800380c:	18ba      	adds	r2, r7, r2
 800380e:	8812      	ldrh	r2, [r2, #0]
 8003810:	404a      	eors	r2, r1
 8003812:	801a      	strh	r2, [r3, #0]

			for(uint8_t b=0; b<8; b++)
 8003814:	230e      	movs	r3, #14
 8003816:	18fb      	adds	r3, r7, r3
 8003818:	2200      	movs	r2, #0
 800381a:	701a      	strb	r2, [r3, #0]
 800381c:	e01f      	b.n	800385e <crc_calc_crc16+0xaa>
			{
				if(crc_reg & 0x8000)
 800381e:	2116      	movs	r1, #22
 8003820:	187b      	adds	r3, r7, r1
 8003822:	2200      	movs	r2, #0
 8003824:	5e9b      	ldrsh	r3, [r3, r2]
 8003826:	2b00      	cmp	r3, #0
 8003828:	da0d      	bge.n	8003846 <crc_calc_crc16+0x92>
				{
					crc_reg = (crc_reg << 1) ^ poly;
 800382a:	187b      	adds	r3, r7, r1
 800382c:	2200      	movs	r2, #0
 800382e:	5e9b      	ldrsh	r3, [r3, r2]
 8003830:	18db      	adds	r3, r3, r3
 8003832:	b21a      	sxth	r2, r3
 8003834:	230a      	movs	r3, #10
 8003836:	18fb      	adds	r3, r7, r3
 8003838:	2000      	movs	r0, #0
 800383a:	5e1b      	ldrsh	r3, [r3, r0]
 800383c:	4053      	eors	r3, r2
 800383e:	b21a      	sxth	r2, r3
 8003840:	187b      	adds	r3, r7, r1
 8003842:	801a      	strh	r2, [r3, #0]
 8003844:	e005      	b.n	8003852 <crc_calc_crc16+0x9e>
				}
				else
				{
					crc_reg <<= 1;
 8003846:	2316      	movs	r3, #22
 8003848:	18fa      	adds	r2, r7, r3
 800384a:	18fb      	adds	r3, r7, r3
 800384c:	881b      	ldrh	r3, [r3, #0]
 800384e:	18db      	adds	r3, r3, r3
 8003850:	8013      	strh	r3, [r2, #0]
			for(uint8_t b=0; b<8; b++)
 8003852:	210e      	movs	r1, #14
 8003854:	187b      	adds	r3, r7, r1
 8003856:	781a      	ldrb	r2, [r3, #0]
 8003858:	187b      	adds	r3, r7, r1
 800385a:	3201      	adds	r2, #1
 800385c:	701a      	strb	r2, [r3, #0]
 800385e:	230e      	movs	r3, #14
 8003860:	18fb      	adds	r3, r7, r3
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	2b07      	cmp	r3, #7
 8003866:	d9da      	bls.n	800381e <crc_calc_crc16+0x6a>
		for(uint8_t B=0; B<3; B++)
 8003868:	210f      	movs	r1, #15
 800386a:	187b      	adds	r3, r7, r1
 800386c:	781a      	ldrb	r2, [r3, #0]
 800386e:	187b      	adds	r3, r7, r1
 8003870:	3201      	adds	r2, #1
 8003872:	701a      	strb	r2, [r3, #0]
 8003874:	230f      	movs	r3, #15
 8003876:	18fb      	adds	r3, r7, r3
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	2b02      	cmp	r3, #2
 800387c:	d9bd      	bls.n	80037fa <crc_calc_crc16+0x46>
				}
			}
		}
		chunk_count++;
 800387e:	4b36      	ldr	r3, [pc, #216]	@ (8003958 <crc_calc_crc16+0x1a4>)
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	3301      	adds	r3, #1
 8003884:	b2da      	uxtb	r2, r3
 8003886:	4b34      	ldr	r3, [pc, #208]	@ (8003958 <crc_calc_crc16+0x1a4>)
 8003888:	701a      	strb	r2, [r3, #0]
	}

	// Calculating CRC16 for only chunk section
	if((chunk_count > 0) && (chunk_count < num_of_chunks))
 800388a:	4b33      	ldr	r3, [pc, #204]	@ (8003958 <crc_calc_crc16+0x1a4>)
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d057      	beq.n	8003942 <crc_calc_crc16+0x18e>
 8003892:	4b31      	ldr	r3, [pc, #196]	@ (8003958 <crc_calc_crc16+0x1a4>)
 8003894:	781a      	ldrb	r2, [r3, #0]
 8003896:	4b31      	ldr	r3, [pc, #196]	@ (800395c <crc_calc_crc16+0x1a8>)
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	429a      	cmp	r2, r3
 800389c:	d251      	bcs.n	8003942 <crc_calc_crc16+0x18e>
	{
		for(uint8_t B=3; B<(crc16->length - 3); B++)
 800389e:	230d      	movs	r3, #13
 80038a0:	18fb      	adds	r3, r7, r3
 80038a2:	2203      	movs	r2, #3
 80038a4:	701a      	strb	r2, [r3, #0]
 80038a6:	e03c      	b.n	8003922 <crc_calc_crc16+0x16e>
		{
			crc_reg ^= src[B];
 80038a8:	230d      	movs	r3, #13
 80038aa:	18fb      	adds	r3, r7, r3
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	693a      	ldr	r2, [r7, #16]
 80038b0:	18d3      	adds	r3, r2, r3
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	0019      	movs	r1, r3
 80038b6:	2216      	movs	r2, #22
 80038b8:	18bb      	adds	r3, r7, r2
 80038ba:	18ba      	adds	r2, r7, r2
 80038bc:	8812      	ldrh	r2, [r2, #0]
 80038be:	404a      	eors	r2, r1
 80038c0:	801a      	strh	r2, [r3, #0]

			for(uint8_t b=0; b<8; b++)
 80038c2:	230c      	movs	r3, #12
 80038c4:	18fb      	adds	r3, r7, r3
 80038c6:	2200      	movs	r2, #0
 80038c8:	701a      	strb	r2, [r3, #0]
 80038ca:	e01f      	b.n	800390c <crc_calc_crc16+0x158>
			{
				if(crc_reg & 0x8000)
 80038cc:	2116      	movs	r1, #22
 80038ce:	187b      	adds	r3, r7, r1
 80038d0:	2200      	movs	r2, #0
 80038d2:	5e9b      	ldrsh	r3, [r3, r2]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	da0d      	bge.n	80038f4 <crc_calc_crc16+0x140>
				{
					crc_reg = (crc_reg << 1) ^ poly;
 80038d8:	187b      	adds	r3, r7, r1
 80038da:	2200      	movs	r2, #0
 80038dc:	5e9b      	ldrsh	r3, [r3, r2]
 80038de:	18db      	adds	r3, r3, r3
 80038e0:	b21a      	sxth	r2, r3
 80038e2:	230a      	movs	r3, #10
 80038e4:	18fb      	adds	r3, r7, r3
 80038e6:	2000      	movs	r0, #0
 80038e8:	5e1b      	ldrsh	r3, [r3, r0]
 80038ea:	4053      	eors	r3, r2
 80038ec:	b21a      	sxth	r2, r3
 80038ee:	187b      	adds	r3, r7, r1
 80038f0:	801a      	strh	r2, [r3, #0]
 80038f2:	e005      	b.n	8003900 <crc_calc_crc16+0x14c>
				}
				else
				{
					crc_reg <<= 1;
 80038f4:	2316      	movs	r3, #22
 80038f6:	18fa      	adds	r2, r7, r3
 80038f8:	18fb      	adds	r3, r7, r3
 80038fa:	881b      	ldrh	r3, [r3, #0]
 80038fc:	18db      	adds	r3, r3, r3
 80038fe:	8013      	strh	r3, [r2, #0]
			for(uint8_t b=0; b<8; b++)
 8003900:	210c      	movs	r1, #12
 8003902:	187b      	adds	r3, r7, r1
 8003904:	781a      	ldrb	r2, [r3, #0]
 8003906:	187b      	adds	r3, r7, r1
 8003908:	3201      	adds	r2, #1
 800390a:	701a      	strb	r2, [r3, #0]
 800390c:	230c      	movs	r3, #12
 800390e:	18fb      	adds	r3, r7, r3
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	2b07      	cmp	r3, #7
 8003914:	d9da      	bls.n	80038cc <crc_calc_crc16+0x118>
		for(uint8_t B=3; B<(crc16->length - 3); B++)
 8003916:	210d      	movs	r1, #13
 8003918:	187b      	adds	r3, r7, r1
 800391a:	781a      	ldrb	r2, [r3, #0]
 800391c:	187b      	adds	r3, r7, r1
 800391e:	3201      	adds	r2, #1
 8003920:	701a      	strb	r2, [r3, #0]
 8003922:	230d      	movs	r3, #13
 8003924:	18fb      	adds	r3, r7, r3
 8003926:	781a      	ldrb	r2, [r3, #0]
 8003928:	6879      	ldr	r1, [r7, #4]
 800392a:	238c      	movs	r3, #140	@ 0x8c
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	58cb      	ldr	r3, [r1, r3]
 8003930:	3b03      	subs	r3, #3
 8003932:	429a      	cmp	r2, r3
 8003934:	d3b8      	bcc.n	80038a8 <crc_calc_crc16+0xf4>
				}
			}
		}
		chunk_count++;
 8003936:	4b08      	ldr	r3, [pc, #32]	@ (8003958 <crc_calc_crc16+0x1a4>)
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	3301      	adds	r3, #1
 800393c:	b2da      	uxtb	r2, r3
 800393e:	4b06      	ldr	r3, [pc, #24]	@ (8003958 <crc_calc_crc16+0x1a4>)
 8003940:	701a      	strb	r2, [r3, #0]
	}

	return crc_reg;
 8003942:	2316      	movs	r3, #22
 8003944:	18fb      	adds	r3, r7, r3
 8003946:	881b      	ldrh	r3, [r3, #0]
}
 8003948:	0018      	movs	r0, r3
 800394a:	46bd      	mov	sp, r7
 800394c:	b006      	add	sp, #24
 800394e:	bd80      	pop	{r7, pc}
 8003950:	00001021 	.word	0x00001021
 8003954:	20000248 	.word	0x20000248
 8003958:	2000058d 	.word	0x2000058d
 800395c:	2000058c 	.word	0x2000058c

08003960 <_vsiprintf_r>:
 8003960:	b510      	push	{r4, lr}
 8003962:	2400      	movs	r4, #0
 8003964:	b09a      	sub	sp, #104	@ 0x68
 8003966:	9100      	str	r1, [sp, #0]
 8003968:	9104      	str	r1, [sp, #16]
 800396a:	4906      	ldr	r1, [pc, #24]	@ (8003984 <_vsiprintf_r+0x24>)
 800396c:	9419      	str	r4, [sp, #100]	@ 0x64
 800396e:	9105      	str	r1, [sp, #20]
 8003970:	9102      	str	r1, [sp, #8]
 8003972:	4905      	ldr	r1, [pc, #20]	@ (8003988 <_vsiprintf_r+0x28>)
 8003974:	9103      	str	r1, [sp, #12]
 8003976:	4669      	mov	r1, sp
 8003978:	f000 f9ae 	bl	8003cd8 <_svfiprintf_r>
 800397c:	9b00      	ldr	r3, [sp, #0]
 800397e:	701c      	strb	r4, [r3, #0]
 8003980:	b01a      	add	sp, #104	@ 0x68
 8003982:	bd10      	pop	{r4, pc}
 8003984:	7fffffff 	.word	0x7fffffff
 8003988:	ffff0208 	.word	0xffff0208

0800398c <vsiprintf>:
 800398c:	b510      	push	{r4, lr}
 800398e:	4c04      	ldr	r4, [pc, #16]	@ (80039a0 <vsiprintf+0x14>)
 8003990:	0013      	movs	r3, r2
 8003992:	000a      	movs	r2, r1
 8003994:	0001      	movs	r1, r0
 8003996:	6820      	ldr	r0, [r4, #0]
 8003998:	f7ff ffe2 	bl	8003960 <_vsiprintf_r>
 800399c:	bd10      	pop	{r4, pc}
 800399e:	46c0      	nop			@ (mov r8, r8)
 80039a0:	200000ec 	.word	0x200000ec

080039a4 <memset>:
 80039a4:	0003      	movs	r3, r0
 80039a6:	1882      	adds	r2, r0, r2
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d100      	bne.n	80039ae <memset+0xa>
 80039ac:	4770      	bx	lr
 80039ae:	7019      	strb	r1, [r3, #0]
 80039b0:	3301      	adds	r3, #1
 80039b2:	e7f9      	b.n	80039a8 <memset+0x4>

080039b4 <__errno>:
 80039b4:	4b01      	ldr	r3, [pc, #4]	@ (80039bc <__errno+0x8>)
 80039b6:	6818      	ldr	r0, [r3, #0]
 80039b8:	4770      	bx	lr
 80039ba:	46c0      	nop			@ (mov r8, r8)
 80039bc:	200000ec 	.word	0x200000ec

080039c0 <__libc_init_array>:
 80039c0:	b570      	push	{r4, r5, r6, lr}
 80039c2:	2600      	movs	r6, #0
 80039c4:	4c0c      	ldr	r4, [pc, #48]	@ (80039f8 <__libc_init_array+0x38>)
 80039c6:	4d0d      	ldr	r5, [pc, #52]	@ (80039fc <__libc_init_array+0x3c>)
 80039c8:	1b64      	subs	r4, r4, r5
 80039ca:	10a4      	asrs	r4, r4, #2
 80039cc:	42a6      	cmp	r6, r4
 80039ce:	d109      	bne.n	80039e4 <__libc_init_array+0x24>
 80039d0:	2600      	movs	r6, #0
 80039d2:	f000 fc63 	bl	800429c <_init>
 80039d6:	4c0a      	ldr	r4, [pc, #40]	@ (8003a00 <__libc_init_array+0x40>)
 80039d8:	4d0a      	ldr	r5, [pc, #40]	@ (8003a04 <__libc_init_array+0x44>)
 80039da:	1b64      	subs	r4, r4, r5
 80039dc:	10a4      	asrs	r4, r4, #2
 80039de:	42a6      	cmp	r6, r4
 80039e0:	d105      	bne.n	80039ee <__libc_init_array+0x2e>
 80039e2:	bd70      	pop	{r4, r5, r6, pc}
 80039e4:	00b3      	lsls	r3, r6, #2
 80039e6:	58eb      	ldr	r3, [r5, r3]
 80039e8:	4798      	blx	r3
 80039ea:	3601      	adds	r6, #1
 80039ec:	e7ee      	b.n	80039cc <__libc_init_array+0xc>
 80039ee:	00b3      	lsls	r3, r6, #2
 80039f0:	58eb      	ldr	r3, [r5, r3]
 80039f2:	4798      	blx	r3
 80039f4:	3601      	adds	r6, #1
 80039f6:	e7f2      	b.n	80039de <__libc_init_array+0x1e>
 80039f8:	080043c4 	.word	0x080043c4
 80039fc:	080043c4 	.word	0x080043c4
 8003a00:	080043c8 	.word	0x080043c8
 8003a04:	080043c4 	.word	0x080043c4

08003a08 <__retarget_lock_acquire_recursive>:
 8003a08:	4770      	bx	lr

08003a0a <__retarget_lock_release_recursive>:
 8003a0a:	4770      	bx	lr

08003a0c <memcpy>:
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	b510      	push	{r4, lr}
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d100      	bne.n	8003a16 <memcpy+0xa>
 8003a14:	bd10      	pop	{r4, pc}
 8003a16:	5ccc      	ldrb	r4, [r1, r3]
 8003a18:	54c4      	strb	r4, [r0, r3]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	e7f8      	b.n	8003a10 <memcpy+0x4>
	...

08003a20 <_free_r>:
 8003a20:	b570      	push	{r4, r5, r6, lr}
 8003a22:	0005      	movs	r5, r0
 8003a24:	1e0c      	subs	r4, r1, #0
 8003a26:	d010      	beq.n	8003a4a <_free_r+0x2a>
 8003a28:	3c04      	subs	r4, #4
 8003a2a:	6823      	ldr	r3, [r4, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	da00      	bge.n	8003a32 <_free_r+0x12>
 8003a30:	18e4      	adds	r4, r4, r3
 8003a32:	0028      	movs	r0, r5
 8003a34:	f000 f8e0 	bl	8003bf8 <__malloc_lock>
 8003a38:	4a1d      	ldr	r2, [pc, #116]	@ (8003ab0 <_free_r+0x90>)
 8003a3a:	6813      	ldr	r3, [r2, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d105      	bne.n	8003a4c <_free_r+0x2c>
 8003a40:	6063      	str	r3, [r4, #4]
 8003a42:	6014      	str	r4, [r2, #0]
 8003a44:	0028      	movs	r0, r5
 8003a46:	f000 f8df 	bl	8003c08 <__malloc_unlock>
 8003a4a:	bd70      	pop	{r4, r5, r6, pc}
 8003a4c:	42a3      	cmp	r3, r4
 8003a4e:	d908      	bls.n	8003a62 <_free_r+0x42>
 8003a50:	6820      	ldr	r0, [r4, #0]
 8003a52:	1821      	adds	r1, r4, r0
 8003a54:	428b      	cmp	r3, r1
 8003a56:	d1f3      	bne.n	8003a40 <_free_r+0x20>
 8003a58:	6819      	ldr	r1, [r3, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	1809      	adds	r1, r1, r0
 8003a5e:	6021      	str	r1, [r4, #0]
 8003a60:	e7ee      	b.n	8003a40 <_free_r+0x20>
 8003a62:	001a      	movs	r2, r3
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <_free_r+0x4e>
 8003a6a:	42a3      	cmp	r3, r4
 8003a6c:	d9f9      	bls.n	8003a62 <_free_r+0x42>
 8003a6e:	6811      	ldr	r1, [r2, #0]
 8003a70:	1850      	adds	r0, r2, r1
 8003a72:	42a0      	cmp	r0, r4
 8003a74:	d10b      	bne.n	8003a8e <_free_r+0x6e>
 8003a76:	6820      	ldr	r0, [r4, #0]
 8003a78:	1809      	adds	r1, r1, r0
 8003a7a:	1850      	adds	r0, r2, r1
 8003a7c:	6011      	str	r1, [r2, #0]
 8003a7e:	4283      	cmp	r3, r0
 8003a80:	d1e0      	bne.n	8003a44 <_free_r+0x24>
 8003a82:	6818      	ldr	r0, [r3, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	1841      	adds	r1, r0, r1
 8003a88:	6011      	str	r1, [r2, #0]
 8003a8a:	6053      	str	r3, [r2, #4]
 8003a8c:	e7da      	b.n	8003a44 <_free_r+0x24>
 8003a8e:	42a0      	cmp	r0, r4
 8003a90:	d902      	bls.n	8003a98 <_free_r+0x78>
 8003a92:	230c      	movs	r3, #12
 8003a94:	602b      	str	r3, [r5, #0]
 8003a96:	e7d5      	b.n	8003a44 <_free_r+0x24>
 8003a98:	6820      	ldr	r0, [r4, #0]
 8003a9a:	1821      	adds	r1, r4, r0
 8003a9c:	428b      	cmp	r3, r1
 8003a9e:	d103      	bne.n	8003aa8 <_free_r+0x88>
 8003aa0:	6819      	ldr	r1, [r3, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	1809      	adds	r1, r1, r0
 8003aa6:	6021      	str	r1, [r4, #0]
 8003aa8:	6063      	str	r3, [r4, #4]
 8003aaa:	6054      	str	r4, [r2, #4]
 8003aac:	e7ca      	b.n	8003a44 <_free_r+0x24>
 8003aae:	46c0      	nop			@ (mov r8, r8)
 8003ab0:	20000700 	.word	0x20000700

08003ab4 <sbrk_aligned>:
 8003ab4:	b570      	push	{r4, r5, r6, lr}
 8003ab6:	4e0f      	ldr	r6, [pc, #60]	@ (8003af4 <sbrk_aligned+0x40>)
 8003ab8:	000d      	movs	r5, r1
 8003aba:	6831      	ldr	r1, [r6, #0]
 8003abc:	0004      	movs	r4, r0
 8003abe:	2900      	cmp	r1, #0
 8003ac0:	d102      	bne.n	8003ac8 <sbrk_aligned+0x14>
 8003ac2:	f000 fb95 	bl	80041f0 <_sbrk_r>
 8003ac6:	6030      	str	r0, [r6, #0]
 8003ac8:	0029      	movs	r1, r5
 8003aca:	0020      	movs	r0, r4
 8003acc:	f000 fb90 	bl	80041f0 <_sbrk_r>
 8003ad0:	1c43      	adds	r3, r0, #1
 8003ad2:	d103      	bne.n	8003adc <sbrk_aligned+0x28>
 8003ad4:	2501      	movs	r5, #1
 8003ad6:	426d      	negs	r5, r5
 8003ad8:	0028      	movs	r0, r5
 8003ada:	bd70      	pop	{r4, r5, r6, pc}
 8003adc:	2303      	movs	r3, #3
 8003ade:	1cc5      	adds	r5, r0, #3
 8003ae0:	439d      	bics	r5, r3
 8003ae2:	42a8      	cmp	r0, r5
 8003ae4:	d0f8      	beq.n	8003ad8 <sbrk_aligned+0x24>
 8003ae6:	1a29      	subs	r1, r5, r0
 8003ae8:	0020      	movs	r0, r4
 8003aea:	f000 fb81 	bl	80041f0 <_sbrk_r>
 8003aee:	3001      	adds	r0, #1
 8003af0:	d1f2      	bne.n	8003ad8 <sbrk_aligned+0x24>
 8003af2:	e7ef      	b.n	8003ad4 <sbrk_aligned+0x20>
 8003af4:	200006fc 	.word	0x200006fc

08003af8 <_malloc_r>:
 8003af8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003afa:	2203      	movs	r2, #3
 8003afc:	1ccb      	adds	r3, r1, #3
 8003afe:	4393      	bics	r3, r2
 8003b00:	3308      	adds	r3, #8
 8003b02:	0005      	movs	r5, r0
 8003b04:	001f      	movs	r7, r3
 8003b06:	2b0c      	cmp	r3, #12
 8003b08:	d234      	bcs.n	8003b74 <_malloc_r+0x7c>
 8003b0a:	270c      	movs	r7, #12
 8003b0c:	42b9      	cmp	r1, r7
 8003b0e:	d833      	bhi.n	8003b78 <_malloc_r+0x80>
 8003b10:	0028      	movs	r0, r5
 8003b12:	f000 f871 	bl	8003bf8 <__malloc_lock>
 8003b16:	4e37      	ldr	r6, [pc, #220]	@ (8003bf4 <_malloc_r+0xfc>)
 8003b18:	6833      	ldr	r3, [r6, #0]
 8003b1a:	001c      	movs	r4, r3
 8003b1c:	2c00      	cmp	r4, #0
 8003b1e:	d12f      	bne.n	8003b80 <_malloc_r+0x88>
 8003b20:	0039      	movs	r1, r7
 8003b22:	0028      	movs	r0, r5
 8003b24:	f7ff ffc6 	bl	8003ab4 <sbrk_aligned>
 8003b28:	0004      	movs	r4, r0
 8003b2a:	1c43      	adds	r3, r0, #1
 8003b2c:	d15f      	bne.n	8003bee <_malloc_r+0xf6>
 8003b2e:	6834      	ldr	r4, [r6, #0]
 8003b30:	9400      	str	r4, [sp, #0]
 8003b32:	9b00      	ldr	r3, [sp, #0]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d14a      	bne.n	8003bce <_malloc_r+0xd6>
 8003b38:	2c00      	cmp	r4, #0
 8003b3a:	d052      	beq.n	8003be2 <_malloc_r+0xea>
 8003b3c:	6823      	ldr	r3, [r4, #0]
 8003b3e:	0028      	movs	r0, r5
 8003b40:	18e3      	adds	r3, r4, r3
 8003b42:	9900      	ldr	r1, [sp, #0]
 8003b44:	9301      	str	r3, [sp, #4]
 8003b46:	f000 fb53 	bl	80041f0 <_sbrk_r>
 8003b4a:	9b01      	ldr	r3, [sp, #4]
 8003b4c:	4283      	cmp	r3, r0
 8003b4e:	d148      	bne.n	8003be2 <_malloc_r+0xea>
 8003b50:	6823      	ldr	r3, [r4, #0]
 8003b52:	0028      	movs	r0, r5
 8003b54:	1aff      	subs	r7, r7, r3
 8003b56:	0039      	movs	r1, r7
 8003b58:	f7ff ffac 	bl	8003ab4 <sbrk_aligned>
 8003b5c:	3001      	adds	r0, #1
 8003b5e:	d040      	beq.n	8003be2 <_malloc_r+0xea>
 8003b60:	6823      	ldr	r3, [r4, #0]
 8003b62:	19db      	adds	r3, r3, r7
 8003b64:	6023      	str	r3, [r4, #0]
 8003b66:	6833      	ldr	r3, [r6, #0]
 8003b68:	685a      	ldr	r2, [r3, #4]
 8003b6a:	2a00      	cmp	r2, #0
 8003b6c:	d133      	bne.n	8003bd6 <_malloc_r+0xde>
 8003b6e:	9b00      	ldr	r3, [sp, #0]
 8003b70:	6033      	str	r3, [r6, #0]
 8003b72:	e019      	b.n	8003ba8 <_malloc_r+0xb0>
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	dac9      	bge.n	8003b0c <_malloc_r+0x14>
 8003b78:	230c      	movs	r3, #12
 8003b7a:	602b      	str	r3, [r5, #0]
 8003b7c:	2000      	movs	r0, #0
 8003b7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b80:	6821      	ldr	r1, [r4, #0]
 8003b82:	1bc9      	subs	r1, r1, r7
 8003b84:	d420      	bmi.n	8003bc8 <_malloc_r+0xd0>
 8003b86:	290b      	cmp	r1, #11
 8003b88:	d90a      	bls.n	8003ba0 <_malloc_r+0xa8>
 8003b8a:	19e2      	adds	r2, r4, r7
 8003b8c:	6027      	str	r7, [r4, #0]
 8003b8e:	42a3      	cmp	r3, r4
 8003b90:	d104      	bne.n	8003b9c <_malloc_r+0xa4>
 8003b92:	6032      	str	r2, [r6, #0]
 8003b94:	6863      	ldr	r3, [r4, #4]
 8003b96:	6011      	str	r1, [r2, #0]
 8003b98:	6053      	str	r3, [r2, #4]
 8003b9a:	e005      	b.n	8003ba8 <_malloc_r+0xb0>
 8003b9c:	605a      	str	r2, [r3, #4]
 8003b9e:	e7f9      	b.n	8003b94 <_malloc_r+0x9c>
 8003ba0:	6862      	ldr	r2, [r4, #4]
 8003ba2:	42a3      	cmp	r3, r4
 8003ba4:	d10e      	bne.n	8003bc4 <_malloc_r+0xcc>
 8003ba6:	6032      	str	r2, [r6, #0]
 8003ba8:	0028      	movs	r0, r5
 8003baa:	f000 f82d 	bl	8003c08 <__malloc_unlock>
 8003bae:	0020      	movs	r0, r4
 8003bb0:	2207      	movs	r2, #7
 8003bb2:	300b      	adds	r0, #11
 8003bb4:	1d23      	adds	r3, r4, #4
 8003bb6:	4390      	bics	r0, r2
 8003bb8:	1ac2      	subs	r2, r0, r3
 8003bba:	4298      	cmp	r0, r3
 8003bbc:	d0df      	beq.n	8003b7e <_malloc_r+0x86>
 8003bbe:	1a1b      	subs	r3, r3, r0
 8003bc0:	50a3      	str	r3, [r4, r2]
 8003bc2:	e7dc      	b.n	8003b7e <_malloc_r+0x86>
 8003bc4:	605a      	str	r2, [r3, #4]
 8003bc6:	e7ef      	b.n	8003ba8 <_malloc_r+0xb0>
 8003bc8:	0023      	movs	r3, r4
 8003bca:	6864      	ldr	r4, [r4, #4]
 8003bcc:	e7a6      	b.n	8003b1c <_malloc_r+0x24>
 8003bce:	9c00      	ldr	r4, [sp, #0]
 8003bd0:	6863      	ldr	r3, [r4, #4]
 8003bd2:	9300      	str	r3, [sp, #0]
 8003bd4:	e7ad      	b.n	8003b32 <_malloc_r+0x3a>
 8003bd6:	001a      	movs	r2, r3
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	42a3      	cmp	r3, r4
 8003bdc:	d1fb      	bne.n	8003bd6 <_malloc_r+0xde>
 8003bde:	2300      	movs	r3, #0
 8003be0:	e7da      	b.n	8003b98 <_malloc_r+0xa0>
 8003be2:	230c      	movs	r3, #12
 8003be4:	0028      	movs	r0, r5
 8003be6:	602b      	str	r3, [r5, #0]
 8003be8:	f000 f80e 	bl	8003c08 <__malloc_unlock>
 8003bec:	e7c6      	b.n	8003b7c <_malloc_r+0x84>
 8003bee:	6007      	str	r7, [r0, #0]
 8003bf0:	e7da      	b.n	8003ba8 <_malloc_r+0xb0>
 8003bf2:	46c0      	nop			@ (mov r8, r8)
 8003bf4:	20000700 	.word	0x20000700

08003bf8 <__malloc_lock>:
 8003bf8:	b510      	push	{r4, lr}
 8003bfa:	4802      	ldr	r0, [pc, #8]	@ (8003c04 <__malloc_lock+0xc>)
 8003bfc:	f7ff ff04 	bl	8003a08 <__retarget_lock_acquire_recursive>
 8003c00:	bd10      	pop	{r4, pc}
 8003c02:	46c0      	nop			@ (mov r8, r8)
 8003c04:	200006f8 	.word	0x200006f8

08003c08 <__malloc_unlock>:
 8003c08:	b510      	push	{r4, lr}
 8003c0a:	4802      	ldr	r0, [pc, #8]	@ (8003c14 <__malloc_unlock+0xc>)
 8003c0c:	f7ff fefd 	bl	8003a0a <__retarget_lock_release_recursive>
 8003c10:	bd10      	pop	{r4, pc}
 8003c12:	46c0      	nop			@ (mov r8, r8)
 8003c14:	200006f8 	.word	0x200006f8

08003c18 <__ssputs_r>:
 8003c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c1a:	688e      	ldr	r6, [r1, #8]
 8003c1c:	b085      	sub	sp, #20
 8003c1e:	001f      	movs	r7, r3
 8003c20:	000c      	movs	r4, r1
 8003c22:	680b      	ldr	r3, [r1, #0]
 8003c24:	9002      	str	r0, [sp, #8]
 8003c26:	9203      	str	r2, [sp, #12]
 8003c28:	42be      	cmp	r6, r7
 8003c2a:	d830      	bhi.n	8003c8e <__ssputs_r+0x76>
 8003c2c:	210c      	movs	r1, #12
 8003c2e:	5e62      	ldrsh	r2, [r4, r1]
 8003c30:	2190      	movs	r1, #144	@ 0x90
 8003c32:	00c9      	lsls	r1, r1, #3
 8003c34:	420a      	tst	r2, r1
 8003c36:	d028      	beq.n	8003c8a <__ssputs_r+0x72>
 8003c38:	2003      	movs	r0, #3
 8003c3a:	6921      	ldr	r1, [r4, #16]
 8003c3c:	1a5b      	subs	r3, r3, r1
 8003c3e:	9301      	str	r3, [sp, #4]
 8003c40:	6963      	ldr	r3, [r4, #20]
 8003c42:	4343      	muls	r3, r0
 8003c44:	9801      	ldr	r0, [sp, #4]
 8003c46:	0fdd      	lsrs	r5, r3, #31
 8003c48:	18ed      	adds	r5, r5, r3
 8003c4a:	1c7b      	adds	r3, r7, #1
 8003c4c:	181b      	adds	r3, r3, r0
 8003c4e:	106d      	asrs	r5, r5, #1
 8003c50:	42ab      	cmp	r3, r5
 8003c52:	d900      	bls.n	8003c56 <__ssputs_r+0x3e>
 8003c54:	001d      	movs	r5, r3
 8003c56:	0552      	lsls	r2, r2, #21
 8003c58:	d528      	bpl.n	8003cac <__ssputs_r+0x94>
 8003c5a:	0029      	movs	r1, r5
 8003c5c:	9802      	ldr	r0, [sp, #8]
 8003c5e:	f7ff ff4b 	bl	8003af8 <_malloc_r>
 8003c62:	1e06      	subs	r6, r0, #0
 8003c64:	d02c      	beq.n	8003cc0 <__ssputs_r+0xa8>
 8003c66:	9a01      	ldr	r2, [sp, #4]
 8003c68:	6921      	ldr	r1, [r4, #16]
 8003c6a:	f7ff fecf 	bl	8003a0c <memcpy>
 8003c6e:	89a2      	ldrh	r2, [r4, #12]
 8003c70:	4b18      	ldr	r3, [pc, #96]	@ (8003cd4 <__ssputs_r+0xbc>)
 8003c72:	401a      	ands	r2, r3
 8003c74:	2380      	movs	r3, #128	@ 0x80
 8003c76:	4313      	orrs	r3, r2
 8003c78:	81a3      	strh	r3, [r4, #12]
 8003c7a:	9b01      	ldr	r3, [sp, #4]
 8003c7c:	6126      	str	r6, [r4, #16]
 8003c7e:	18f6      	adds	r6, r6, r3
 8003c80:	6026      	str	r6, [r4, #0]
 8003c82:	003e      	movs	r6, r7
 8003c84:	6165      	str	r5, [r4, #20]
 8003c86:	1aed      	subs	r5, r5, r3
 8003c88:	60a5      	str	r5, [r4, #8]
 8003c8a:	42be      	cmp	r6, r7
 8003c8c:	d900      	bls.n	8003c90 <__ssputs_r+0x78>
 8003c8e:	003e      	movs	r6, r7
 8003c90:	0032      	movs	r2, r6
 8003c92:	9903      	ldr	r1, [sp, #12]
 8003c94:	6820      	ldr	r0, [r4, #0]
 8003c96:	f000 fa99 	bl	80041cc <memmove>
 8003c9a:	2000      	movs	r0, #0
 8003c9c:	68a3      	ldr	r3, [r4, #8]
 8003c9e:	1b9b      	subs	r3, r3, r6
 8003ca0:	60a3      	str	r3, [r4, #8]
 8003ca2:	6823      	ldr	r3, [r4, #0]
 8003ca4:	199b      	adds	r3, r3, r6
 8003ca6:	6023      	str	r3, [r4, #0]
 8003ca8:	b005      	add	sp, #20
 8003caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cac:	002a      	movs	r2, r5
 8003cae:	9802      	ldr	r0, [sp, #8]
 8003cb0:	f000 fabb 	bl	800422a <_realloc_r>
 8003cb4:	1e06      	subs	r6, r0, #0
 8003cb6:	d1e0      	bne.n	8003c7a <__ssputs_r+0x62>
 8003cb8:	6921      	ldr	r1, [r4, #16]
 8003cba:	9802      	ldr	r0, [sp, #8]
 8003cbc:	f7ff feb0 	bl	8003a20 <_free_r>
 8003cc0:	230c      	movs	r3, #12
 8003cc2:	2001      	movs	r0, #1
 8003cc4:	9a02      	ldr	r2, [sp, #8]
 8003cc6:	4240      	negs	r0, r0
 8003cc8:	6013      	str	r3, [r2, #0]
 8003cca:	89a2      	ldrh	r2, [r4, #12]
 8003ccc:	3334      	adds	r3, #52	@ 0x34
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	81a3      	strh	r3, [r4, #12]
 8003cd2:	e7e9      	b.n	8003ca8 <__ssputs_r+0x90>
 8003cd4:	fffffb7f 	.word	0xfffffb7f

08003cd8 <_svfiprintf_r>:
 8003cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cda:	b0a1      	sub	sp, #132	@ 0x84
 8003cdc:	9003      	str	r0, [sp, #12]
 8003cde:	001d      	movs	r5, r3
 8003ce0:	898b      	ldrh	r3, [r1, #12]
 8003ce2:	000f      	movs	r7, r1
 8003ce4:	0016      	movs	r6, r2
 8003ce6:	061b      	lsls	r3, r3, #24
 8003ce8:	d511      	bpl.n	8003d0e <_svfiprintf_r+0x36>
 8003cea:	690b      	ldr	r3, [r1, #16]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d10e      	bne.n	8003d0e <_svfiprintf_r+0x36>
 8003cf0:	2140      	movs	r1, #64	@ 0x40
 8003cf2:	f7ff ff01 	bl	8003af8 <_malloc_r>
 8003cf6:	6038      	str	r0, [r7, #0]
 8003cf8:	6138      	str	r0, [r7, #16]
 8003cfa:	2800      	cmp	r0, #0
 8003cfc:	d105      	bne.n	8003d0a <_svfiprintf_r+0x32>
 8003cfe:	230c      	movs	r3, #12
 8003d00:	9a03      	ldr	r2, [sp, #12]
 8003d02:	6013      	str	r3, [r2, #0]
 8003d04:	2001      	movs	r0, #1
 8003d06:	4240      	negs	r0, r0
 8003d08:	e0cf      	b.n	8003eaa <_svfiprintf_r+0x1d2>
 8003d0a:	2340      	movs	r3, #64	@ 0x40
 8003d0c:	617b      	str	r3, [r7, #20]
 8003d0e:	2300      	movs	r3, #0
 8003d10:	ac08      	add	r4, sp, #32
 8003d12:	6163      	str	r3, [r4, #20]
 8003d14:	3320      	adds	r3, #32
 8003d16:	7663      	strb	r3, [r4, #25]
 8003d18:	3310      	adds	r3, #16
 8003d1a:	76a3      	strb	r3, [r4, #26]
 8003d1c:	9507      	str	r5, [sp, #28]
 8003d1e:	0035      	movs	r5, r6
 8003d20:	782b      	ldrb	r3, [r5, #0]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d001      	beq.n	8003d2a <_svfiprintf_r+0x52>
 8003d26:	2b25      	cmp	r3, #37	@ 0x25
 8003d28:	d148      	bne.n	8003dbc <_svfiprintf_r+0xe4>
 8003d2a:	1bab      	subs	r3, r5, r6
 8003d2c:	9305      	str	r3, [sp, #20]
 8003d2e:	42b5      	cmp	r5, r6
 8003d30:	d00b      	beq.n	8003d4a <_svfiprintf_r+0x72>
 8003d32:	0032      	movs	r2, r6
 8003d34:	0039      	movs	r1, r7
 8003d36:	9803      	ldr	r0, [sp, #12]
 8003d38:	f7ff ff6e 	bl	8003c18 <__ssputs_r>
 8003d3c:	3001      	adds	r0, #1
 8003d3e:	d100      	bne.n	8003d42 <_svfiprintf_r+0x6a>
 8003d40:	e0ae      	b.n	8003ea0 <_svfiprintf_r+0x1c8>
 8003d42:	6963      	ldr	r3, [r4, #20]
 8003d44:	9a05      	ldr	r2, [sp, #20]
 8003d46:	189b      	adds	r3, r3, r2
 8003d48:	6163      	str	r3, [r4, #20]
 8003d4a:	782b      	ldrb	r3, [r5, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d100      	bne.n	8003d52 <_svfiprintf_r+0x7a>
 8003d50:	e0a6      	b.n	8003ea0 <_svfiprintf_r+0x1c8>
 8003d52:	2201      	movs	r2, #1
 8003d54:	2300      	movs	r3, #0
 8003d56:	4252      	negs	r2, r2
 8003d58:	6062      	str	r2, [r4, #4]
 8003d5a:	a904      	add	r1, sp, #16
 8003d5c:	3254      	adds	r2, #84	@ 0x54
 8003d5e:	1852      	adds	r2, r2, r1
 8003d60:	1c6e      	adds	r6, r5, #1
 8003d62:	6023      	str	r3, [r4, #0]
 8003d64:	60e3      	str	r3, [r4, #12]
 8003d66:	60a3      	str	r3, [r4, #8]
 8003d68:	7013      	strb	r3, [r2, #0]
 8003d6a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003d6c:	4b54      	ldr	r3, [pc, #336]	@ (8003ec0 <_svfiprintf_r+0x1e8>)
 8003d6e:	2205      	movs	r2, #5
 8003d70:	0018      	movs	r0, r3
 8003d72:	7831      	ldrb	r1, [r6, #0]
 8003d74:	9305      	str	r3, [sp, #20]
 8003d76:	f000 fa4d 	bl	8004214 <memchr>
 8003d7a:	1c75      	adds	r5, r6, #1
 8003d7c:	2800      	cmp	r0, #0
 8003d7e:	d11f      	bne.n	8003dc0 <_svfiprintf_r+0xe8>
 8003d80:	6822      	ldr	r2, [r4, #0]
 8003d82:	06d3      	lsls	r3, r2, #27
 8003d84:	d504      	bpl.n	8003d90 <_svfiprintf_r+0xb8>
 8003d86:	2353      	movs	r3, #83	@ 0x53
 8003d88:	a904      	add	r1, sp, #16
 8003d8a:	185b      	adds	r3, r3, r1
 8003d8c:	2120      	movs	r1, #32
 8003d8e:	7019      	strb	r1, [r3, #0]
 8003d90:	0713      	lsls	r3, r2, #28
 8003d92:	d504      	bpl.n	8003d9e <_svfiprintf_r+0xc6>
 8003d94:	2353      	movs	r3, #83	@ 0x53
 8003d96:	a904      	add	r1, sp, #16
 8003d98:	185b      	adds	r3, r3, r1
 8003d9a:	212b      	movs	r1, #43	@ 0x2b
 8003d9c:	7019      	strb	r1, [r3, #0]
 8003d9e:	7833      	ldrb	r3, [r6, #0]
 8003da0:	2b2a      	cmp	r3, #42	@ 0x2a
 8003da2:	d016      	beq.n	8003dd2 <_svfiprintf_r+0xfa>
 8003da4:	0035      	movs	r5, r6
 8003da6:	2100      	movs	r1, #0
 8003da8:	200a      	movs	r0, #10
 8003daa:	68e3      	ldr	r3, [r4, #12]
 8003dac:	782a      	ldrb	r2, [r5, #0]
 8003dae:	1c6e      	adds	r6, r5, #1
 8003db0:	3a30      	subs	r2, #48	@ 0x30
 8003db2:	2a09      	cmp	r2, #9
 8003db4:	d950      	bls.n	8003e58 <_svfiprintf_r+0x180>
 8003db6:	2900      	cmp	r1, #0
 8003db8:	d111      	bne.n	8003dde <_svfiprintf_r+0x106>
 8003dba:	e017      	b.n	8003dec <_svfiprintf_r+0x114>
 8003dbc:	3501      	adds	r5, #1
 8003dbe:	e7af      	b.n	8003d20 <_svfiprintf_r+0x48>
 8003dc0:	9b05      	ldr	r3, [sp, #20]
 8003dc2:	6822      	ldr	r2, [r4, #0]
 8003dc4:	1ac0      	subs	r0, r0, r3
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	4083      	lsls	r3, r0
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	002e      	movs	r6, r5
 8003dce:	6023      	str	r3, [r4, #0]
 8003dd0:	e7cc      	b.n	8003d6c <_svfiprintf_r+0x94>
 8003dd2:	9b07      	ldr	r3, [sp, #28]
 8003dd4:	1d19      	adds	r1, r3, #4
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	9107      	str	r1, [sp, #28]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	db01      	blt.n	8003de2 <_svfiprintf_r+0x10a>
 8003dde:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003de0:	e004      	b.n	8003dec <_svfiprintf_r+0x114>
 8003de2:	425b      	negs	r3, r3
 8003de4:	60e3      	str	r3, [r4, #12]
 8003de6:	2302      	movs	r3, #2
 8003de8:	4313      	orrs	r3, r2
 8003dea:	6023      	str	r3, [r4, #0]
 8003dec:	782b      	ldrb	r3, [r5, #0]
 8003dee:	2b2e      	cmp	r3, #46	@ 0x2e
 8003df0:	d10c      	bne.n	8003e0c <_svfiprintf_r+0x134>
 8003df2:	786b      	ldrb	r3, [r5, #1]
 8003df4:	2b2a      	cmp	r3, #42	@ 0x2a
 8003df6:	d134      	bne.n	8003e62 <_svfiprintf_r+0x18a>
 8003df8:	9b07      	ldr	r3, [sp, #28]
 8003dfa:	3502      	adds	r5, #2
 8003dfc:	1d1a      	adds	r2, r3, #4
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	9207      	str	r2, [sp, #28]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	da01      	bge.n	8003e0a <_svfiprintf_r+0x132>
 8003e06:	2301      	movs	r3, #1
 8003e08:	425b      	negs	r3, r3
 8003e0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e0c:	4e2d      	ldr	r6, [pc, #180]	@ (8003ec4 <_svfiprintf_r+0x1ec>)
 8003e0e:	2203      	movs	r2, #3
 8003e10:	0030      	movs	r0, r6
 8003e12:	7829      	ldrb	r1, [r5, #0]
 8003e14:	f000 f9fe 	bl	8004214 <memchr>
 8003e18:	2800      	cmp	r0, #0
 8003e1a:	d006      	beq.n	8003e2a <_svfiprintf_r+0x152>
 8003e1c:	2340      	movs	r3, #64	@ 0x40
 8003e1e:	1b80      	subs	r0, r0, r6
 8003e20:	4083      	lsls	r3, r0
 8003e22:	6822      	ldr	r2, [r4, #0]
 8003e24:	3501      	adds	r5, #1
 8003e26:	4313      	orrs	r3, r2
 8003e28:	6023      	str	r3, [r4, #0]
 8003e2a:	7829      	ldrb	r1, [r5, #0]
 8003e2c:	2206      	movs	r2, #6
 8003e2e:	4826      	ldr	r0, [pc, #152]	@ (8003ec8 <_svfiprintf_r+0x1f0>)
 8003e30:	1c6e      	adds	r6, r5, #1
 8003e32:	7621      	strb	r1, [r4, #24]
 8003e34:	f000 f9ee 	bl	8004214 <memchr>
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	d038      	beq.n	8003eae <_svfiprintf_r+0x1d6>
 8003e3c:	4b23      	ldr	r3, [pc, #140]	@ (8003ecc <_svfiprintf_r+0x1f4>)
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d122      	bne.n	8003e88 <_svfiprintf_r+0x1b0>
 8003e42:	2207      	movs	r2, #7
 8003e44:	9b07      	ldr	r3, [sp, #28]
 8003e46:	3307      	adds	r3, #7
 8003e48:	4393      	bics	r3, r2
 8003e4a:	3308      	adds	r3, #8
 8003e4c:	9307      	str	r3, [sp, #28]
 8003e4e:	6963      	ldr	r3, [r4, #20]
 8003e50:	9a04      	ldr	r2, [sp, #16]
 8003e52:	189b      	adds	r3, r3, r2
 8003e54:	6163      	str	r3, [r4, #20]
 8003e56:	e762      	b.n	8003d1e <_svfiprintf_r+0x46>
 8003e58:	4343      	muls	r3, r0
 8003e5a:	0035      	movs	r5, r6
 8003e5c:	2101      	movs	r1, #1
 8003e5e:	189b      	adds	r3, r3, r2
 8003e60:	e7a4      	b.n	8003dac <_svfiprintf_r+0xd4>
 8003e62:	2300      	movs	r3, #0
 8003e64:	200a      	movs	r0, #10
 8003e66:	0019      	movs	r1, r3
 8003e68:	3501      	adds	r5, #1
 8003e6a:	6063      	str	r3, [r4, #4]
 8003e6c:	782a      	ldrb	r2, [r5, #0]
 8003e6e:	1c6e      	adds	r6, r5, #1
 8003e70:	3a30      	subs	r2, #48	@ 0x30
 8003e72:	2a09      	cmp	r2, #9
 8003e74:	d903      	bls.n	8003e7e <_svfiprintf_r+0x1a6>
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d0c8      	beq.n	8003e0c <_svfiprintf_r+0x134>
 8003e7a:	9109      	str	r1, [sp, #36]	@ 0x24
 8003e7c:	e7c6      	b.n	8003e0c <_svfiprintf_r+0x134>
 8003e7e:	4341      	muls	r1, r0
 8003e80:	0035      	movs	r5, r6
 8003e82:	2301      	movs	r3, #1
 8003e84:	1889      	adds	r1, r1, r2
 8003e86:	e7f1      	b.n	8003e6c <_svfiprintf_r+0x194>
 8003e88:	aa07      	add	r2, sp, #28
 8003e8a:	9200      	str	r2, [sp, #0]
 8003e8c:	0021      	movs	r1, r4
 8003e8e:	003a      	movs	r2, r7
 8003e90:	4b0f      	ldr	r3, [pc, #60]	@ (8003ed0 <_svfiprintf_r+0x1f8>)
 8003e92:	9803      	ldr	r0, [sp, #12]
 8003e94:	e000      	b.n	8003e98 <_svfiprintf_r+0x1c0>
 8003e96:	bf00      	nop
 8003e98:	9004      	str	r0, [sp, #16]
 8003e9a:	9b04      	ldr	r3, [sp, #16]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	d1d6      	bne.n	8003e4e <_svfiprintf_r+0x176>
 8003ea0:	89bb      	ldrh	r3, [r7, #12]
 8003ea2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003ea4:	065b      	lsls	r3, r3, #25
 8003ea6:	d500      	bpl.n	8003eaa <_svfiprintf_r+0x1d2>
 8003ea8:	e72c      	b.n	8003d04 <_svfiprintf_r+0x2c>
 8003eaa:	b021      	add	sp, #132	@ 0x84
 8003eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003eae:	aa07      	add	r2, sp, #28
 8003eb0:	9200      	str	r2, [sp, #0]
 8003eb2:	0021      	movs	r1, r4
 8003eb4:	003a      	movs	r2, r7
 8003eb6:	4b06      	ldr	r3, [pc, #24]	@ (8003ed0 <_svfiprintf_r+0x1f8>)
 8003eb8:	9803      	ldr	r0, [sp, #12]
 8003eba:	f000 f87b 	bl	8003fb4 <_printf_i>
 8003ebe:	e7eb      	b.n	8003e98 <_svfiprintf_r+0x1c0>
 8003ec0:	08004390 	.word	0x08004390
 8003ec4:	08004396 	.word	0x08004396
 8003ec8:	0800439a 	.word	0x0800439a
 8003ecc:	00000000 	.word	0x00000000
 8003ed0:	08003c19 	.word	0x08003c19

08003ed4 <_printf_common>:
 8003ed4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ed6:	0016      	movs	r6, r2
 8003ed8:	9301      	str	r3, [sp, #4]
 8003eda:	688a      	ldr	r2, [r1, #8]
 8003edc:	690b      	ldr	r3, [r1, #16]
 8003ede:	000c      	movs	r4, r1
 8003ee0:	9000      	str	r0, [sp, #0]
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	da00      	bge.n	8003ee8 <_printf_common+0x14>
 8003ee6:	0013      	movs	r3, r2
 8003ee8:	0022      	movs	r2, r4
 8003eea:	6033      	str	r3, [r6, #0]
 8003eec:	3243      	adds	r2, #67	@ 0x43
 8003eee:	7812      	ldrb	r2, [r2, #0]
 8003ef0:	2a00      	cmp	r2, #0
 8003ef2:	d001      	beq.n	8003ef8 <_printf_common+0x24>
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	6033      	str	r3, [r6, #0]
 8003ef8:	6823      	ldr	r3, [r4, #0]
 8003efa:	069b      	lsls	r3, r3, #26
 8003efc:	d502      	bpl.n	8003f04 <_printf_common+0x30>
 8003efe:	6833      	ldr	r3, [r6, #0]
 8003f00:	3302      	adds	r3, #2
 8003f02:	6033      	str	r3, [r6, #0]
 8003f04:	6822      	ldr	r2, [r4, #0]
 8003f06:	2306      	movs	r3, #6
 8003f08:	0015      	movs	r5, r2
 8003f0a:	401d      	ands	r5, r3
 8003f0c:	421a      	tst	r2, r3
 8003f0e:	d027      	beq.n	8003f60 <_printf_common+0x8c>
 8003f10:	0023      	movs	r3, r4
 8003f12:	3343      	adds	r3, #67	@ 0x43
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	1e5a      	subs	r2, r3, #1
 8003f18:	4193      	sbcs	r3, r2
 8003f1a:	6822      	ldr	r2, [r4, #0]
 8003f1c:	0692      	lsls	r2, r2, #26
 8003f1e:	d430      	bmi.n	8003f82 <_printf_common+0xae>
 8003f20:	0022      	movs	r2, r4
 8003f22:	9901      	ldr	r1, [sp, #4]
 8003f24:	9800      	ldr	r0, [sp, #0]
 8003f26:	9d08      	ldr	r5, [sp, #32]
 8003f28:	3243      	adds	r2, #67	@ 0x43
 8003f2a:	47a8      	blx	r5
 8003f2c:	3001      	adds	r0, #1
 8003f2e:	d025      	beq.n	8003f7c <_printf_common+0xa8>
 8003f30:	2206      	movs	r2, #6
 8003f32:	6823      	ldr	r3, [r4, #0]
 8003f34:	2500      	movs	r5, #0
 8003f36:	4013      	ands	r3, r2
 8003f38:	2b04      	cmp	r3, #4
 8003f3a:	d105      	bne.n	8003f48 <_printf_common+0x74>
 8003f3c:	6833      	ldr	r3, [r6, #0]
 8003f3e:	68e5      	ldr	r5, [r4, #12]
 8003f40:	1aed      	subs	r5, r5, r3
 8003f42:	43eb      	mvns	r3, r5
 8003f44:	17db      	asrs	r3, r3, #31
 8003f46:	401d      	ands	r5, r3
 8003f48:	68a3      	ldr	r3, [r4, #8]
 8003f4a:	6922      	ldr	r2, [r4, #16]
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	dd01      	ble.n	8003f54 <_printf_common+0x80>
 8003f50:	1a9b      	subs	r3, r3, r2
 8003f52:	18ed      	adds	r5, r5, r3
 8003f54:	2600      	movs	r6, #0
 8003f56:	42b5      	cmp	r5, r6
 8003f58:	d120      	bne.n	8003f9c <_printf_common+0xc8>
 8003f5a:	2000      	movs	r0, #0
 8003f5c:	e010      	b.n	8003f80 <_printf_common+0xac>
 8003f5e:	3501      	adds	r5, #1
 8003f60:	68e3      	ldr	r3, [r4, #12]
 8003f62:	6832      	ldr	r2, [r6, #0]
 8003f64:	1a9b      	subs	r3, r3, r2
 8003f66:	42ab      	cmp	r3, r5
 8003f68:	ddd2      	ble.n	8003f10 <_printf_common+0x3c>
 8003f6a:	0022      	movs	r2, r4
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	9901      	ldr	r1, [sp, #4]
 8003f70:	9800      	ldr	r0, [sp, #0]
 8003f72:	9f08      	ldr	r7, [sp, #32]
 8003f74:	3219      	adds	r2, #25
 8003f76:	47b8      	blx	r7
 8003f78:	3001      	adds	r0, #1
 8003f7a:	d1f0      	bne.n	8003f5e <_printf_common+0x8a>
 8003f7c:	2001      	movs	r0, #1
 8003f7e:	4240      	negs	r0, r0
 8003f80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003f82:	2030      	movs	r0, #48	@ 0x30
 8003f84:	18e1      	adds	r1, r4, r3
 8003f86:	3143      	adds	r1, #67	@ 0x43
 8003f88:	7008      	strb	r0, [r1, #0]
 8003f8a:	0021      	movs	r1, r4
 8003f8c:	1c5a      	adds	r2, r3, #1
 8003f8e:	3145      	adds	r1, #69	@ 0x45
 8003f90:	7809      	ldrb	r1, [r1, #0]
 8003f92:	18a2      	adds	r2, r4, r2
 8003f94:	3243      	adds	r2, #67	@ 0x43
 8003f96:	3302      	adds	r3, #2
 8003f98:	7011      	strb	r1, [r2, #0]
 8003f9a:	e7c1      	b.n	8003f20 <_printf_common+0x4c>
 8003f9c:	0022      	movs	r2, r4
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	9901      	ldr	r1, [sp, #4]
 8003fa2:	9800      	ldr	r0, [sp, #0]
 8003fa4:	9f08      	ldr	r7, [sp, #32]
 8003fa6:	321a      	adds	r2, #26
 8003fa8:	47b8      	blx	r7
 8003faa:	3001      	adds	r0, #1
 8003fac:	d0e6      	beq.n	8003f7c <_printf_common+0xa8>
 8003fae:	3601      	adds	r6, #1
 8003fb0:	e7d1      	b.n	8003f56 <_printf_common+0x82>
	...

08003fb4 <_printf_i>:
 8003fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fb6:	b08b      	sub	sp, #44	@ 0x2c
 8003fb8:	9206      	str	r2, [sp, #24]
 8003fba:	000a      	movs	r2, r1
 8003fbc:	3243      	adds	r2, #67	@ 0x43
 8003fbe:	9307      	str	r3, [sp, #28]
 8003fc0:	9005      	str	r0, [sp, #20]
 8003fc2:	9203      	str	r2, [sp, #12]
 8003fc4:	7e0a      	ldrb	r2, [r1, #24]
 8003fc6:	000c      	movs	r4, r1
 8003fc8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003fca:	2a78      	cmp	r2, #120	@ 0x78
 8003fcc:	d809      	bhi.n	8003fe2 <_printf_i+0x2e>
 8003fce:	2a62      	cmp	r2, #98	@ 0x62
 8003fd0:	d80b      	bhi.n	8003fea <_printf_i+0x36>
 8003fd2:	2a00      	cmp	r2, #0
 8003fd4:	d100      	bne.n	8003fd8 <_printf_i+0x24>
 8003fd6:	e0ba      	b.n	800414e <_printf_i+0x19a>
 8003fd8:	497a      	ldr	r1, [pc, #488]	@ (80041c4 <_printf_i+0x210>)
 8003fda:	9104      	str	r1, [sp, #16]
 8003fdc:	2a58      	cmp	r2, #88	@ 0x58
 8003fde:	d100      	bne.n	8003fe2 <_printf_i+0x2e>
 8003fe0:	e08e      	b.n	8004100 <_printf_i+0x14c>
 8003fe2:	0025      	movs	r5, r4
 8003fe4:	3542      	adds	r5, #66	@ 0x42
 8003fe6:	702a      	strb	r2, [r5, #0]
 8003fe8:	e022      	b.n	8004030 <_printf_i+0x7c>
 8003fea:	0010      	movs	r0, r2
 8003fec:	3863      	subs	r0, #99	@ 0x63
 8003fee:	2815      	cmp	r0, #21
 8003ff0:	d8f7      	bhi.n	8003fe2 <_printf_i+0x2e>
 8003ff2:	f7fc f891 	bl	8000118 <__gnu_thumb1_case_shi>
 8003ff6:	0016      	.short	0x0016
 8003ff8:	fff6001f 	.word	0xfff6001f
 8003ffc:	fff6fff6 	.word	0xfff6fff6
 8004000:	001ffff6 	.word	0x001ffff6
 8004004:	fff6fff6 	.word	0xfff6fff6
 8004008:	fff6fff6 	.word	0xfff6fff6
 800400c:	0036009f 	.word	0x0036009f
 8004010:	fff6007e 	.word	0xfff6007e
 8004014:	00b0fff6 	.word	0x00b0fff6
 8004018:	0036fff6 	.word	0x0036fff6
 800401c:	fff6fff6 	.word	0xfff6fff6
 8004020:	0082      	.short	0x0082
 8004022:	0025      	movs	r5, r4
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	3542      	adds	r5, #66	@ 0x42
 8004028:	1d11      	adds	r1, r2, #4
 800402a:	6019      	str	r1, [r3, #0]
 800402c:	6813      	ldr	r3, [r2, #0]
 800402e:	702b      	strb	r3, [r5, #0]
 8004030:	2301      	movs	r3, #1
 8004032:	e09e      	b.n	8004172 <_printf_i+0x1be>
 8004034:	6818      	ldr	r0, [r3, #0]
 8004036:	6809      	ldr	r1, [r1, #0]
 8004038:	1d02      	adds	r2, r0, #4
 800403a:	060d      	lsls	r5, r1, #24
 800403c:	d50b      	bpl.n	8004056 <_printf_i+0xa2>
 800403e:	6806      	ldr	r6, [r0, #0]
 8004040:	601a      	str	r2, [r3, #0]
 8004042:	2e00      	cmp	r6, #0
 8004044:	da03      	bge.n	800404e <_printf_i+0x9a>
 8004046:	232d      	movs	r3, #45	@ 0x2d
 8004048:	9a03      	ldr	r2, [sp, #12]
 800404a:	4276      	negs	r6, r6
 800404c:	7013      	strb	r3, [r2, #0]
 800404e:	4b5d      	ldr	r3, [pc, #372]	@ (80041c4 <_printf_i+0x210>)
 8004050:	270a      	movs	r7, #10
 8004052:	9304      	str	r3, [sp, #16]
 8004054:	e018      	b.n	8004088 <_printf_i+0xd4>
 8004056:	6806      	ldr	r6, [r0, #0]
 8004058:	601a      	str	r2, [r3, #0]
 800405a:	0649      	lsls	r1, r1, #25
 800405c:	d5f1      	bpl.n	8004042 <_printf_i+0x8e>
 800405e:	b236      	sxth	r6, r6
 8004060:	e7ef      	b.n	8004042 <_printf_i+0x8e>
 8004062:	6808      	ldr	r0, [r1, #0]
 8004064:	6819      	ldr	r1, [r3, #0]
 8004066:	c940      	ldmia	r1!, {r6}
 8004068:	0605      	lsls	r5, r0, #24
 800406a:	d402      	bmi.n	8004072 <_printf_i+0xbe>
 800406c:	0640      	lsls	r0, r0, #25
 800406e:	d500      	bpl.n	8004072 <_printf_i+0xbe>
 8004070:	b2b6      	uxth	r6, r6
 8004072:	6019      	str	r1, [r3, #0]
 8004074:	4b53      	ldr	r3, [pc, #332]	@ (80041c4 <_printf_i+0x210>)
 8004076:	270a      	movs	r7, #10
 8004078:	9304      	str	r3, [sp, #16]
 800407a:	2a6f      	cmp	r2, #111	@ 0x6f
 800407c:	d100      	bne.n	8004080 <_printf_i+0xcc>
 800407e:	3f02      	subs	r7, #2
 8004080:	0023      	movs	r3, r4
 8004082:	2200      	movs	r2, #0
 8004084:	3343      	adds	r3, #67	@ 0x43
 8004086:	701a      	strb	r2, [r3, #0]
 8004088:	6863      	ldr	r3, [r4, #4]
 800408a:	60a3      	str	r3, [r4, #8]
 800408c:	2b00      	cmp	r3, #0
 800408e:	db06      	blt.n	800409e <_printf_i+0xea>
 8004090:	2104      	movs	r1, #4
 8004092:	6822      	ldr	r2, [r4, #0]
 8004094:	9d03      	ldr	r5, [sp, #12]
 8004096:	438a      	bics	r2, r1
 8004098:	6022      	str	r2, [r4, #0]
 800409a:	4333      	orrs	r3, r6
 800409c:	d00c      	beq.n	80040b8 <_printf_i+0x104>
 800409e:	9d03      	ldr	r5, [sp, #12]
 80040a0:	0030      	movs	r0, r6
 80040a2:	0039      	movs	r1, r7
 80040a4:	f7fc f8c8 	bl	8000238 <__aeabi_uidivmod>
 80040a8:	9b04      	ldr	r3, [sp, #16]
 80040aa:	3d01      	subs	r5, #1
 80040ac:	5c5b      	ldrb	r3, [r3, r1]
 80040ae:	702b      	strb	r3, [r5, #0]
 80040b0:	0033      	movs	r3, r6
 80040b2:	0006      	movs	r6, r0
 80040b4:	429f      	cmp	r7, r3
 80040b6:	d9f3      	bls.n	80040a0 <_printf_i+0xec>
 80040b8:	2f08      	cmp	r7, #8
 80040ba:	d109      	bne.n	80040d0 <_printf_i+0x11c>
 80040bc:	6823      	ldr	r3, [r4, #0]
 80040be:	07db      	lsls	r3, r3, #31
 80040c0:	d506      	bpl.n	80040d0 <_printf_i+0x11c>
 80040c2:	6862      	ldr	r2, [r4, #4]
 80040c4:	6923      	ldr	r3, [r4, #16]
 80040c6:	429a      	cmp	r2, r3
 80040c8:	dc02      	bgt.n	80040d0 <_printf_i+0x11c>
 80040ca:	2330      	movs	r3, #48	@ 0x30
 80040cc:	3d01      	subs	r5, #1
 80040ce:	702b      	strb	r3, [r5, #0]
 80040d0:	9b03      	ldr	r3, [sp, #12]
 80040d2:	1b5b      	subs	r3, r3, r5
 80040d4:	6123      	str	r3, [r4, #16]
 80040d6:	9b07      	ldr	r3, [sp, #28]
 80040d8:	0021      	movs	r1, r4
 80040da:	9300      	str	r3, [sp, #0]
 80040dc:	9805      	ldr	r0, [sp, #20]
 80040de:	9b06      	ldr	r3, [sp, #24]
 80040e0:	aa09      	add	r2, sp, #36	@ 0x24
 80040e2:	f7ff fef7 	bl	8003ed4 <_printf_common>
 80040e6:	3001      	adds	r0, #1
 80040e8:	d148      	bne.n	800417c <_printf_i+0x1c8>
 80040ea:	2001      	movs	r0, #1
 80040ec:	4240      	negs	r0, r0
 80040ee:	b00b      	add	sp, #44	@ 0x2c
 80040f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040f2:	2220      	movs	r2, #32
 80040f4:	6809      	ldr	r1, [r1, #0]
 80040f6:	430a      	orrs	r2, r1
 80040f8:	6022      	str	r2, [r4, #0]
 80040fa:	2278      	movs	r2, #120	@ 0x78
 80040fc:	4932      	ldr	r1, [pc, #200]	@ (80041c8 <_printf_i+0x214>)
 80040fe:	9104      	str	r1, [sp, #16]
 8004100:	0021      	movs	r1, r4
 8004102:	3145      	adds	r1, #69	@ 0x45
 8004104:	700a      	strb	r2, [r1, #0]
 8004106:	6819      	ldr	r1, [r3, #0]
 8004108:	6822      	ldr	r2, [r4, #0]
 800410a:	c940      	ldmia	r1!, {r6}
 800410c:	0610      	lsls	r0, r2, #24
 800410e:	d402      	bmi.n	8004116 <_printf_i+0x162>
 8004110:	0650      	lsls	r0, r2, #25
 8004112:	d500      	bpl.n	8004116 <_printf_i+0x162>
 8004114:	b2b6      	uxth	r6, r6
 8004116:	6019      	str	r1, [r3, #0]
 8004118:	07d3      	lsls	r3, r2, #31
 800411a:	d502      	bpl.n	8004122 <_printf_i+0x16e>
 800411c:	2320      	movs	r3, #32
 800411e:	4313      	orrs	r3, r2
 8004120:	6023      	str	r3, [r4, #0]
 8004122:	2e00      	cmp	r6, #0
 8004124:	d001      	beq.n	800412a <_printf_i+0x176>
 8004126:	2710      	movs	r7, #16
 8004128:	e7aa      	b.n	8004080 <_printf_i+0xcc>
 800412a:	2220      	movs	r2, #32
 800412c:	6823      	ldr	r3, [r4, #0]
 800412e:	4393      	bics	r3, r2
 8004130:	6023      	str	r3, [r4, #0]
 8004132:	e7f8      	b.n	8004126 <_printf_i+0x172>
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	680d      	ldr	r5, [r1, #0]
 8004138:	1d10      	adds	r0, r2, #4
 800413a:	6949      	ldr	r1, [r1, #20]
 800413c:	6018      	str	r0, [r3, #0]
 800413e:	6813      	ldr	r3, [r2, #0]
 8004140:	062e      	lsls	r6, r5, #24
 8004142:	d501      	bpl.n	8004148 <_printf_i+0x194>
 8004144:	6019      	str	r1, [r3, #0]
 8004146:	e002      	b.n	800414e <_printf_i+0x19a>
 8004148:	066d      	lsls	r5, r5, #25
 800414a:	d5fb      	bpl.n	8004144 <_printf_i+0x190>
 800414c:	8019      	strh	r1, [r3, #0]
 800414e:	2300      	movs	r3, #0
 8004150:	9d03      	ldr	r5, [sp, #12]
 8004152:	6123      	str	r3, [r4, #16]
 8004154:	e7bf      	b.n	80040d6 <_printf_i+0x122>
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	1d11      	adds	r1, r2, #4
 800415a:	6019      	str	r1, [r3, #0]
 800415c:	6815      	ldr	r5, [r2, #0]
 800415e:	2100      	movs	r1, #0
 8004160:	0028      	movs	r0, r5
 8004162:	6862      	ldr	r2, [r4, #4]
 8004164:	f000 f856 	bl	8004214 <memchr>
 8004168:	2800      	cmp	r0, #0
 800416a:	d001      	beq.n	8004170 <_printf_i+0x1bc>
 800416c:	1b40      	subs	r0, r0, r5
 800416e:	6060      	str	r0, [r4, #4]
 8004170:	6863      	ldr	r3, [r4, #4]
 8004172:	6123      	str	r3, [r4, #16]
 8004174:	2300      	movs	r3, #0
 8004176:	9a03      	ldr	r2, [sp, #12]
 8004178:	7013      	strb	r3, [r2, #0]
 800417a:	e7ac      	b.n	80040d6 <_printf_i+0x122>
 800417c:	002a      	movs	r2, r5
 800417e:	6923      	ldr	r3, [r4, #16]
 8004180:	9906      	ldr	r1, [sp, #24]
 8004182:	9805      	ldr	r0, [sp, #20]
 8004184:	9d07      	ldr	r5, [sp, #28]
 8004186:	47a8      	blx	r5
 8004188:	3001      	adds	r0, #1
 800418a:	d0ae      	beq.n	80040ea <_printf_i+0x136>
 800418c:	6823      	ldr	r3, [r4, #0]
 800418e:	079b      	lsls	r3, r3, #30
 8004190:	d415      	bmi.n	80041be <_printf_i+0x20a>
 8004192:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004194:	68e0      	ldr	r0, [r4, #12]
 8004196:	4298      	cmp	r0, r3
 8004198:	daa9      	bge.n	80040ee <_printf_i+0x13a>
 800419a:	0018      	movs	r0, r3
 800419c:	e7a7      	b.n	80040ee <_printf_i+0x13a>
 800419e:	0022      	movs	r2, r4
 80041a0:	2301      	movs	r3, #1
 80041a2:	9906      	ldr	r1, [sp, #24]
 80041a4:	9805      	ldr	r0, [sp, #20]
 80041a6:	9e07      	ldr	r6, [sp, #28]
 80041a8:	3219      	adds	r2, #25
 80041aa:	47b0      	blx	r6
 80041ac:	3001      	adds	r0, #1
 80041ae:	d09c      	beq.n	80040ea <_printf_i+0x136>
 80041b0:	3501      	adds	r5, #1
 80041b2:	68e3      	ldr	r3, [r4, #12]
 80041b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80041b6:	1a9b      	subs	r3, r3, r2
 80041b8:	42ab      	cmp	r3, r5
 80041ba:	dcf0      	bgt.n	800419e <_printf_i+0x1ea>
 80041bc:	e7e9      	b.n	8004192 <_printf_i+0x1de>
 80041be:	2500      	movs	r5, #0
 80041c0:	e7f7      	b.n	80041b2 <_printf_i+0x1fe>
 80041c2:	46c0      	nop			@ (mov r8, r8)
 80041c4:	080043a1 	.word	0x080043a1
 80041c8:	080043b2 	.word	0x080043b2

080041cc <memmove>:
 80041cc:	b510      	push	{r4, lr}
 80041ce:	4288      	cmp	r0, r1
 80041d0:	d902      	bls.n	80041d8 <memmove+0xc>
 80041d2:	188b      	adds	r3, r1, r2
 80041d4:	4298      	cmp	r0, r3
 80041d6:	d308      	bcc.n	80041ea <memmove+0x1e>
 80041d8:	2300      	movs	r3, #0
 80041da:	429a      	cmp	r2, r3
 80041dc:	d007      	beq.n	80041ee <memmove+0x22>
 80041de:	5ccc      	ldrb	r4, [r1, r3]
 80041e0:	54c4      	strb	r4, [r0, r3]
 80041e2:	3301      	adds	r3, #1
 80041e4:	e7f9      	b.n	80041da <memmove+0xe>
 80041e6:	5c8b      	ldrb	r3, [r1, r2]
 80041e8:	5483      	strb	r3, [r0, r2]
 80041ea:	3a01      	subs	r2, #1
 80041ec:	d2fb      	bcs.n	80041e6 <memmove+0x1a>
 80041ee:	bd10      	pop	{r4, pc}

080041f0 <_sbrk_r>:
 80041f0:	2300      	movs	r3, #0
 80041f2:	b570      	push	{r4, r5, r6, lr}
 80041f4:	4d06      	ldr	r5, [pc, #24]	@ (8004210 <_sbrk_r+0x20>)
 80041f6:	0004      	movs	r4, r0
 80041f8:	0008      	movs	r0, r1
 80041fa:	602b      	str	r3, [r5, #0]
 80041fc:	f7fc fb26 	bl	800084c <_sbrk>
 8004200:	1c43      	adds	r3, r0, #1
 8004202:	d103      	bne.n	800420c <_sbrk_r+0x1c>
 8004204:	682b      	ldr	r3, [r5, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d000      	beq.n	800420c <_sbrk_r+0x1c>
 800420a:	6023      	str	r3, [r4, #0]
 800420c:	bd70      	pop	{r4, r5, r6, pc}
 800420e:	46c0      	nop			@ (mov r8, r8)
 8004210:	200006f4 	.word	0x200006f4

08004214 <memchr>:
 8004214:	b2c9      	uxtb	r1, r1
 8004216:	1882      	adds	r2, r0, r2
 8004218:	4290      	cmp	r0, r2
 800421a:	d101      	bne.n	8004220 <memchr+0xc>
 800421c:	2000      	movs	r0, #0
 800421e:	4770      	bx	lr
 8004220:	7803      	ldrb	r3, [r0, #0]
 8004222:	428b      	cmp	r3, r1
 8004224:	d0fb      	beq.n	800421e <memchr+0xa>
 8004226:	3001      	adds	r0, #1
 8004228:	e7f6      	b.n	8004218 <memchr+0x4>

0800422a <_realloc_r>:
 800422a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800422c:	0006      	movs	r6, r0
 800422e:	000c      	movs	r4, r1
 8004230:	0015      	movs	r5, r2
 8004232:	2900      	cmp	r1, #0
 8004234:	d105      	bne.n	8004242 <_realloc_r+0x18>
 8004236:	0011      	movs	r1, r2
 8004238:	f7ff fc5e 	bl	8003af8 <_malloc_r>
 800423c:	0004      	movs	r4, r0
 800423e:	0020      	movs	r0, r4
 8004240:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004242:	2a00      	cmp	r2, #0
 8004244:	d103      	bne.n	800424e <_realloc_r+0x24>
 8004246:	f7ff fbeb 	bl	8003a20 <_free_r>
 800424a:	002c      	movs	r4, r5
 800424c:	e7f7      	b.n	800423e <_realloc_r+0x14>
 800424e:	f000 f81c 	bl	800428a <_malloc_usable_size_r>
 8004252:	0007      	movs	r7, r0
 8004254:	4285      	cmp	r5, r0
 8004256:	d802      	bhi.n	800425e <_realloc_r+0x34>
 8004258:	0843      	lsrs	r3, r0, #1
 800425a:	42ab      	cmp	r3, r5
 800425c:	d3ef      	bcc.n	800423e <_realloc_r+0x14>
 800425e:	0029      	movs	r1, r5
 8004260:	0030      	movs	r0, r6
 8004262:	f7ff fc49 	bl	8003af8 <_malloc_r>
 8004266:	9001      	str	r0, [sp, #4]
 8004268:	2800      	cmp	r0, #0
 800426a:	d101      	bne.n	8004270 <_realloc_r+0x46>
 800426c:	9c01      	ldr	r4, [sp, #4]
 800426e:	e7e6      	b.n	800423e <_realloc_r+0x14>
 8004270:	002a      	movs	r2, r5
 8004272:	42bd      	cmp	r5, r7
 8004274:	d900      	bls.n	8004278 <_realloc_r+0x4e>
 8004276:	003a      	movs	r2, r7
 8004278:	0021      	movs	r1, r4
 800427a:	9801      	ldr	r0, [sp, #4]
 800427c:	f7ff fbc6 	bl	8003a0c <memcpy>
 8004280:	0021      	movs	r1, r4
 8004282:	0030      	movs	r0, r6
 8004284:	f7ff fbcc 	bl	8003a20 <_free_r>
 8004288:	e7f0      	b.n	800426c <_realloc_r+0x42>

0800428a <_malloc_usable_size_r>:
 800428a:	1f0b      	subs	r3, r1, #4
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	1f18      	subs	r0, r3, #4
 8004290:	2b00      	cmp	r3, #0
 8004292:	da01      	bge.n	8004298 <_malloc_usable_size_r+0xe>
 8004294:	580b      	ldr	r3, [r1, r0]
 8004296:	18c0      	adds	r0, r0, r3
 8004298:	4770      	bx	lr
	...

0800429c <_init>:
 800429c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800429e:	46c0      	nop			@ (mov r8, r8)
 80042a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042a2:	bc08      	pop	{r3}
 80042a4:	469e      	mov	lr, r3
 80042a6:	4770      	bx	lr

080042a8 <_fini>:
 80042a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042aa:	46c0      	nop			@ (mov r8, r8)
 80042ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042ae:	bc08      	pop	{r3}
 80042b0:	469e      	mov	lr, r3
 80042b2:	4770      	bx	lr
