// Seed: 1824089733
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input uwire id_2,
    output wor id_3,
    output wor id_4,
    output uwire id_5,
    input supply0 id_6,
    input tri id_7,
    input tri id_8,
    input supply1 id_9,
    output wire id_10,
    input wire id_11,
    output tri1 id_12,
    input supply1 module_0,
    input tri1 id_14,
    input tri id_15,
    output uwire id_16
);
  assign id_5 = 1 == 1;
  assign id_4 = id_6 ? (id_7) : id_2;
  id_18(
      .id_0(id_15), .id_1(1), .id_2(id_4)
  );
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1
);
  assign id_1 = id_0;
  module_0(
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
