$date
	Fri Jun 03 11:42:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 1 & E $end
$var reg 1 ' F $end
$scope module DUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & E $end
$var wire 1 ' F $end
$var wire 1 ( T1 $end
$var wire 1 ) T2 $end
$var wire 1 * T3 $end
$var wire 1 + T4 $end
$var wire 1 , T5 $end
$var wire 1 - T6 $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
0'
0&
0%
0$
0#
0"
#6
1*
0)
0(
#7
0,
0+
#8
1-
#9
0!
#10
1'
1#
1"
#11
1(
#12
1+
#13
0-
#14
1!
#15
1&
#16
0*
#17
1,
#20
