// Seed: 2336936565
module module_0 (
    input wire id_0,
    input supply1 id_1
);
  wor id_3, id_4;
  integer id_5, id_6;
  always @(posedge 1'd0) begin
    if (1 == 1) begin
      #1
      case (1)
        1: id_5 = 1;
        id_4: id_6 = id_6;
        1: id_4 = 1;
      endcase
    end else id_6 <= #id_3 1;
  end
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output wand  id_4
);
  always @(posedge id_2 or posedge 1) begin
    id_0 <= {1, id_3 - 1, 1};
  end
  tri id_6 = id_1;
  module_0(
      id_2, id_6
  );
endmodule
