{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565367259837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565367259844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 09 21:44:19 2019 " "Processing started: Fri Aug 09 21:44:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565367259844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565367259844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fileIO -c fileIO " "Command: quartus_map --read_settings_files=on --write_settings_files=off fileIO -c fileIO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565367259844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1565367260311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fileinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fileinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fileinput-behave " "Found design unit 1: fileinput-behave" {  } { { "fileinput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileinput.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565367272783 ""} { "Info" "ISGN_ENTITY_NAME" "1 fileinput " "Found entity 1: fileinput" {  } { { "fileinput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileinput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565367272783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565367272783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fileoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fileoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fileoutput-behave " "Found design unit 1: fileoutput-behave" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565367272785 ""} { "Info" "ISGN_ENTITY_NAME" "1 fileoutput " "Found entity 1: fileoutput" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565367272785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565367272785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-arch " "Found design unit 1: top_level-arch" {  } { { "top_level.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/top_level.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565367272787 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565367272787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565367272787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1565367272825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fileoutput fileoutput:Inst_fileoutput " "Elaborating entity \"fileoutput\" for hierarchy \"fileoutput:Inst_fileoutput\"" {  } { { "top_level.vhd" "Inst_fileoutput" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/top_level.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565367272826 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "closed fileoutput.vhd(20) " "VHDL Signal Declaration warning at fileoutput.vhd(20): used explicit default value for signal \"closed\" because signal was never assigned a value" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1565367272828 "|top_level|fileoutput:Inst_fileoutput"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "m syn_textio_vhdl1993.vhd(213) " "VHDL Variable Declaration warning at syn_textio_vhdl1993.vhd(213): used initial value expression for variable \"m\" because variable was never assigned a value" {  } { { "synopsys/ieee/1993/syn_textio_vhdl1993.vhd" "" { Text "c:/altera/15.0/quartus/libraries/vhdl/synopsys/ieee/1993/syn_textio_vhdl1993.vhd" 213 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1565367272828 "|top_level|fileoutput:Inst_fileoutput"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fileinput fileinput:Inst_fileinput " "Elaborating entity \"fileinput\" for hierarchy \"fileinput:Inst_fileinput\"" {  } { { "top_level.vhd" "Inst_fileinput" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/top_level.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565367272829 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "v_DATA fileinput.vhd(25) " "Using initial value X (don't care) for net \"v_DATA\" at fileinput.vhd(25)" {  } { { "fileinput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileinput.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565367272831 "|top_level|fileinput:Inst_fileinput"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1565367273430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565367273430 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iclk " "No output dependent on input pin \"iclk\"" {  } { { "top_level.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/top_level.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565367273460 "|top_level|iclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1565367273460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1565367273461 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1565367273461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1565367273461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "758 " "Peak virtual memory: 758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565367273485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 09 21:44:33 2019 " "Processing ended: Fri Aug 09 21:44:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565367273485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565367273485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565367273485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565367273485 ""}
