Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/jan/Projekte/RFStuff/FPGA/ADC/SPI_test_isim_beh.exe -prj /home/jan/Projekte/RFStuff/FPGA/ADC/SPI_test_beh.prj work.SPI_test 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/spi.vhd" into library work
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/SPI_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 105096 KB
Fuse CPU Usage: 920 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity spi_slave [\spi_slave(16)\]
Compiling architecture behavior of entity spi_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/jan/Projekte/RFStuff/FPGA/ADC/SPI_test_isim_beh.exe
Fuse Memory Usage: 676668 KB
Fuse CPU Usage: 1000 ms
GCC CPU Usage: 200 ms
