INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 12:08:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.102ns  (required time - arrival time)
  Source:                 buffer21/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            muli0/multiply_unit/q0_reg/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.873ns (23.408%)  route 2.857ns (76.592%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 5.209 - 4.000 ) 
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=559, unset)          1.284     1.284    buffer21/control/clk
    SLICE_X9Y109         FDRE                                         r  buffer21/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.223     1.507 r  buffer21/control/fullReg_reg/Q
                         net (fo=32, routed)          0.405     1.912    buffer21/control/fullReg_reg_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.043     1.955 r  buffer21/control/out_storeAddr[2]_INST_0_i_2/O
                         net (fo=12, routed)          0.334     2.289    buffer21/control/dataReg_reg[2]
    SLICE_X8Y109         LUT6 (Prop_lut6_I0_O)        0.043     2.332 r  buffer21/control/Memory[0][6]_i_3/O
                         net (fo=2, routed)           0.195     2.527    buffer21/control/Memory[0][6]_i_3_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I2_O)        0.043     2.570 f  buffer21/control/Memory[0][5]_i_1/O
                         net (fo=9, routed)           0.249     2.819    buffer61/fifo/D[3]
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.043     2.862 r  buffer61/fifo/result0_carry_i_1__0/O
                         net (fo=1, routed)           0.210     3.071    cmpi1/DI[1]
    SLICE_X9Y108         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.263     3.334 r  cmpi1/result0_carry/CO[2]
                         net (fo=15, routed)          0.408     3.742    fork3/generateBlocks[1].regblock/CO[0]
    SLICE_X10Y109        LUT6 (Prop_lut6_I4_O)        0.129     3.871 r  fork3/generateBlocks[1].regblock/Head[2]_i_4__0_comp/O
                         net (fo=2, routed)           0.298     4.169    fork12/control/generateBlocks[4].regblock/fullReg_i_2__5_1
    SLICE_X11Y113        LUT6 (Prop_lut6_I5_O)        0.043     4.212 f  fork12/control/generateBlocks[4].regblock/fullReg_i_2__5_comp/O
                         net (fo=4, routed)           0.337     4.549    muli0/oehb/control/dataReg_reg[31]
    SLICE_X11Y110        LUT4 (Prop_lut4_I1_O)        0.043     4.592 r  muli0/oehb/control/q0_reg_i_1/O
                         net (fo=49, routed)          0.422     5.014    muli0/multiply_unit/oehb_ready
    DSP48_X0Y43          DSP48E1                                      r  muli0/multiply_unit/q0_reg/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=559, unset)          1.209     5.209    muli0/multiply_unit/clk
    DSP48_X0Y43          DSP48E1                                      r  muli0/multiply_unit/q0_reg/CLK
                         clock pessimism              0.085     5.294    
                         clock uncertainty           -0.035     5.258    
    DSP48_X0Y43          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.347     4.911    muli0/multiply_unit/q0_reg
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 -0.102    




