Version 4
.lib "../simulation_build/ModelSp2025.txt"
SHEET 1 880 680
* Carry generation logic
* C1 = G0 + P0C0
* C2 = G1 + P1G0 + P1P0C0
* C3 = G2 + P2G1 + P2P1G0 + P2P1P0C0
* C4 = G3 + P3G2 + P3P2G1 + P3P2P1G0 + P3P2P1P0C0

* First level - C1
WIRE 176 128 144 128
WIRE 176 160 144 160
WIRE 304 144 272 144
FLAG 144 128 g0
FLAG 144 160 p0c0
FLAG 304 144 c1

* Second level - C2
WIRE 176 228 144 228
WIRE 176 260 144 260
WIRE 176 292 144 292
WIRE 304 244 272 244
FLAG 144 228 g1
FLAG 144 260 p1g0
FLAG 144 292 p1p0c0
FLAG 304 244 c2

* Third level - C3
WIRE 176 328 144 328
WIRE 176 360 144 360
WIRE 176 392 144 392
WIRE 176 424 144 424
WIRE 304 344 272 344
FLAG 144 328 g2
FLAG 144 360 p2g1
FLAG 144 392 p2p1g0
FLAG 144 424 p2p1p0c0
FLAG 304 344 c3

* Fourth level - C4
WIRE 176 428 144 428
WIRE 176 460 144 460
WIRE 176 492 144 492
WIRE 176 524 144 524
WIRE 176 556 144 556
WIRE 304 444 272 444
FLAG 144 428 g3
FLAG 144 460 p3g2
FLAG 144 492 p3p2g1
FLAG 144 524 p3p2p1g0
FLAG 144 556 p3p2p1p0c0
FLAG 304 444 c4

* OR gates for each carry
SYMBOL ANDx 224 144 R0
SYMATTR InstName X1
SYMBOL ANDx 224 244 R0
SYMATTR InstName X2
SYMBOL ANDx 224 344 R0
SYMATTR InstName X3
SYMBOL ANDx 224 444 R0
SYMATTR InstName X4

TEXT -24 596 Left 2 !.model NMOS NMOS
TEXT -24 628 Left 2 !.model PMOS PMOS 