; hydride.node.0
; (reg 11) <1 x i8>
; (reg 12) <1 x i8>
; (reg 5) <1 x i16>
; (reg 10) <1 x i16>
; (reg 7) <1 x i16>
; (reg 2) <1 x i16>
; (reg 1) <1 x i16>
; (reg 3) <16 x i8>
; (reg 4) <1 x i16>
; (reg 8) <16 x i8>
; (reg 0) <16 x i8>
; (reg 6) <16 x i8>
; (reg 9) <1 x i16>


(_mm512_max_epu64_dsl 
(_m_pminub_dsl 
(_mm_cvtepi64_epi32_dsl 
(_mm512_max_epi16_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_min_epi16_dsl 
(_m_paddsb_dsl 
(_mm_cvtepi64_epi32_dsl 
(_mm512_max_epi16_dsl 
(_mm256_min_epi16_dsl (lit (bv #x00007fff00007fff00007fff00007fff00007fff00007fff00007fff00007fff00007fff00007fff00007fff00007fff00007fff00007fff00007fff00007fff 512)) ; <16 x i32>
  
(_mm512_srav_epi64_dsl (lit (bv #x00000020 32)) ; <1 x i32>
  (lit (bv #x0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f0000000f 512)) ; <16 x i32>
  (lit (bv #xffffffff 32)) ; <1 x i32>
  
(_mm256_add_epi8_dsl 
(_mm256_add_epi8_dsl 
(_mm512_srav_epi64_dsl (lit (bv #x00000020 32)) ; <1 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <16 x i32>
  (lit (bv #xffffffff 32)) ; <1 x i32>
  
(_mm256_add_epi8_dsl 
(_mm_mulhi_epu16_dsl 
(_mm256_cvtepi8_epi32_dsl 
(_mm256_add_epi8_dsl 
(_mm_set1_pi8_dsl 
(reg 1)  256  16  );<16 x i16>
  
(_mm512_sllv_epi64_dsl (lit (bv #x0010 16)) ; <1 x i16>
  (lit (bv #x0006000600060006000600060006000600060006000600060006000600060006 256)) ; <16 x i16>
  (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu16_epi32_dsl 
(reg 0)  128  8  16  );<16 x i16>
  256  16  16  );<16 x i16>
  256  16  );<16 x i16>
  256  16  32  );<16 x i32>
  
(_mm256_cvtepi8_epi32_dsl 
(_mm_set1_pi8_dsl 
(reg 2)  256  16  );<16 x i16>
  256  16  32  );<16 x i32>
  512  32  0  64  );<16 x i32>
  
(_mm_mulhi_epu16_dsl 
(_mm256_cvtepi8_epi32_dsl 
(_mm256_add_epi8_dsl 
(_mm_set1_pi8_dsl 
(reg 4)  256  16  );<16 x i16>
  
(_mm512_sllv_epi64_dsl (lit (bv #x0010 16)) ; <1 x i16>
  (lit (bv #x0006000600060006000600060006000600060006000600060006000600060006 256)) ; <16 x i16>
  (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu16_epi32_dsl 
(reg 3)  128  8  16  );<16 x i16>
  256  16  16  );<16 x i16>
  256  16  );<16 x i16>
  256  16  32  );<16 x i32>
  
(_mm256_cvtepi8_epi32_dsl 
(_mm_set1_pi8_dsl 
(reg 5)  256  16  );<16 x i16>
  256  16  32  );<16 x i32>
  512  32  0  64  );<16 x i32>
  512  32  );<16 x i32>
  (lit (bv #x00000000 32)) ; <1 x i32>
  512  32  32  );<16 x i32>
  (lit (bv #x00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff00003fff 512)) ; <16 x i32>
  512  32  );<16 x i32>
  
(_mm512_srav_epi64_dsl (lit (bv #x00000020 32)) ; <1 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <16 x i32>
  (lit (bv #xffffffff 32)) ; <1 x i32>
  
(_mm256_add_epi8_dsl 
(_mm256_add_epi8_dsl 
(_mm256_and_si256_dsl (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <1 x i512>
  
(_mm256_add_epi8_dsl 
(_mm_mulhi_epu16_dsl 
(_mm256_cvtepi8_epi32_dsl 
(_mm256_add_epi8_dsl 
(_mm_set1_pi8_dsl 
(reg 7)  256  16  );<16 x i16>
  
(_mm512_sllv_epi64_dsl (lit (bv #x0010 16)) ; <1 x i16>
  (lit (bv #x0006000600060006000600060006000600060006000600060006000600060006 256)) ; <16 x i16>
  (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu16_epi32_dsl 
(reg 6)  128  8  16  );<16 x i16>
  256  16  16  );<16 x i16>
  256  16  );<16 x i16>
  256  16  32  );<16 x i32>
  
(_mm256_cvtepi8_epi32_dsl 
(_mm_set1_pi8_dsl 
(reg 2)  256  16  );<16 x i16>
  256  16  32  );<16 x i32>
  512  32  0  64  );<16 x i32>
  
(_mm_mulhi_epu16_dsl 
(_mm256_cvtepi8_epi32_dsl 
(_mm256_add_epi8_dsl 
(_mm_set1_pi8_dsl 
(reg 9)  256  16  );<16 x i16>
  
(_mm512_sllv_epi64_dsl (lit (bv #x0010 16)) ; <1 x i16>
  (lit (bv #x0006000600060006000600060006000600060006000600060006000600060006 256)) ; <16 x i16>
  (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu16_epi32_dsl 
(reg 8)  128  8  16  );<16 x i16>
  256  16  16  );<16 x i16>
  256  16  );<16 x i16>
  256  16  32  );<16 x i32>
  
(_mm256_cvtepi8_epi32_dsl 
(_mm_set1_pi8_dsl 
(reg 5)  256  16  );<16 x i16>
  256  16  32  );<16 x i32>
  512  32  0  64  );<16 x i32>
  512  32  );<16 x i32>
  512  512  );<1 x i512>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <16 x i32>
  512  32  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <16 x i32>
  512  32  );<16 x i32>
  (lit (bv #x00000000 32)) ; <1 x i32>
  512  32  32  );<16 x i32>
  512  32  );<16 x i32>
  (lit (bv #x00000000 32)) ; <1 x i32>
  512  32  32  );<16 x i32>
  512  32  );<16 x i32>
  (lit (bv #xffff8000ffff8000ffff8000ffff8000ffff8000ffff8000ffff8000ffff8000ffff8000ffff8000ffff8000ffff8000ffff8000ffff8000ffff8000ffff8000 512)) ; <16 x i32>
  512  32  );<16 x i32>
  256  16  32  0  );<16 x i16>
  
(_mm_set1_pi8_dsl 
(reg 10)  256  16  );<16 x i16>
  256  16  );<16 x i16>
  (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff 256)) ; <16 x i16>
  256  16  );<16 x i16>
  256  16  );<16 x i16>
  128  8  16  0  );<16 x i8>
  
(_mm_set1_pi8_dsl 
(reg 11)  128  8  );<16 x i8>
  128  8  );<16 x i8>
  
(_mm_set1_pi8_dsl 
(reg 12)  128  8  );<16 x i8>
  128  8  );<16 x i8>

