#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* A */
#define A__0__DM__MASK 0x07u
#define A__0__DM__SHIFT 0u
#define A__0__DR CYREG_PRT0_DR
#define A__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define A__0__HSIOM_MASK 0x0000000Fu
#define A__0__HSIOM_SHIFT 0u
#define A__0__INTCFG CYREG_PRT0_INTCFG
#define A__0__INTSTAT CYREG_PRT0_INTSTAT
#define A__0__MASK 0x01u
#define A__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define A__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define A__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define A__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define A__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define A__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define A__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define A__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define A__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define A__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define A__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define A__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define A__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define A__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define A__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define A__0__PC CYREG_PRT0_PC
#define A__0__PC2 CYREG_PRT0_PC2
#define A__0__PORT 0u
#define A__0__PS CYREG_PRT0_PS
#define A__0__SHIFT 0u
#define A__DR CYREG_PRT0_DR
#define A__INTCFG CYREG_PRT0_INTCFG
#define A__INTSTAT CYREG_PRT0_INTSTAT
#define A__MASK 0x01u
#define A__PA__CFG0 CYREG_UDB_PA0_CFG0
#define A__PA__CFG1 CYREG_UDB_PA0_CFG1
#define A__PA__CFG10 CYREG_UDB_PA0_CFG10
#define A__PA__CFG11 CYREG_UDB_PA0_CFG11
#define A__PA__CFG12 CYREG_UDB_PA0_CFG12
#define A__PA__CFG13 CYREG_UDB_PA0_CFG13
#define A__PA__CFG14 CYREG_UDB_PA0_CFG14
#define A__PA__CFG2 CYREG_UDB_PA0_CFG2
#define A__PA__CFG3 CYREG_UDB_PA0_CFG3
#define A__PA__CFG4 CYREG_UDB_PA0_CFG4
#define A__PA__CFG5 CYREG_UDB_PA0_CFG5
#define A__PA__CFG6 CYREG_UDB_PA0_CFG6
#define A__PA__CFG7 CYREG_UDB_PA0_CFG7
#define A__PA__CFG8 CYREG_UDB_PA0_CFG8
#define A__PA__CFG9 CYREG_UDB_PA0_CFG9
#define A__PC CYREG_PRT0_PC
#define A__PC2 CYREG_PRT0_PC2
#define A__PORT 0u
#define A__PS CYREG_PRT0_PS
#define A__SHIFT 0u

/* B */
#define B__0__DM__MASK 0x38u
#define B__0__DM__SHIFT 3u
#define B__0__DR CYREG_PRT0_DR
#define B__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define B__0__HSIOM_MASK 0x000000F0u
#define B__0__HSIOM_SHIFT 4u
#define B__0__INTCFG CYREG_PRT0_INTCFG
#define B__0__INTSTAT CYREG_PRT0_INTSTAT
#define B__0__MASK 0x02u
#define B__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define B__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define B__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define B__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define B__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define B__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define B__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define B__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define B__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define B__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define B__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define B__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define B__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define B__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define B__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define B__0__PC CYREG_PRT0_PC
#define B__0__PC2 CYREG_PRT0_PC2
#define B__0__PORT 0u
#define B__0__PS CYREG_PRT0_PS
#define B__0__SHIFT 1u
#define B__DR CYREG_PRT0_DR
#define B__INTCFG CYREG_PRT0_INTCFG
#define B__INTSTAT CYREG_PRT0_INTSTAT
#define B__MASK 0x02u
#define B__PA__CFG0 CYREG_UDB_PA0_CFG0
#define B__PA__CFG1 CYREG_UDB_PA0_CFG1
#define B__PA__CFG10 CYREG_UDB_PA0_CFG10
#define B__PA__CFG11 CYREG_UDB_PA0_CFG11
#define B__PA__CFG12 CYREG_UDB_PA0_CFG12
#define B__PA__CFG13 CYREG_UDB_PA0_CFG13
#define B__PA__CFG14 CYREG_UDB_PA0_CFG14
#define B__PA__CFG2 CYREG_UDB_PA0_CFG2
#define B__PA__CFG3 CYREG_UDB_PA0_CFG3
#define B__PA__CFG4 CYREG_UDB_PA0_CFG4
#define B__PA__CFG5 CYREG_UDB_PA0_CFG5
#define B__PA__CFG6 CYREG_UDB_PA0_CFG6
#define B__PA__CFG7 CYREG_UDB_PA0_CFG7
#define B__PA__CFG8 CYREG_UDB_PA0_CFG8
#define B__PA__CFG9 CYREG_UDB_PA0_CFG9
#define B__PC CYREG_PRT0_PC
#define B__PC2 CYREG_PRT0_PC2
#define B__PORT 0u
#define B__PS CYREG_PRT0_PS
#define B__SHIFT 1u

/* ADC_Bypass */
#define ADC_Bypass__0__DM__MASK 0xE00000u
#define ADC_Bypass__0__DM__SHIFT 21u
#define ADC_Bypass__0__DR CYREG_PRT1_DR
#define ADC_Bypass__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_Bypass__0__HSIOM_MASK 0xF0000000u
#define ADC_Bypass__0__HSIOM_SHIFT 28u
#define ADC_Bypass__0__INTCFG CYREG_PRT1_INTCFG
#define ADC_Bypass__0__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_Bypass__0__MASK 0x80u
#define ADC_Bypass__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_Bypass__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_Bypass__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_Bypass__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_Bypass__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_Bypass__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_Bypass__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_Bypass__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_Bypass__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_Bypass__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_Bypass__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_Bypass__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_Bypass__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_Bypass__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_Bypass__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_Bypass__0__PC CYREG_PRT1_PC
#define ADC_Bypass__0__PC2 CYREG_PRT1_PC2
#define ADC_Bypass__0__PORT 1u
#define ADC_Bypass__0__PS CYREG_PRT1_PS
#define ADC_Bypass__0__SHIFT 7u
#define ADC_Bypass__DR CYREG_PRT1_DR
#define ADC_Bypass__INTCFG CYREG_PRT1_INTCFG
#define ADC_Bypass__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_Bypass__MASK 0x80u
#define ADC_Bypass__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_Bypass__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_Bypass__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_Bypass__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_Bypass__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_Bypass__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_Bypass__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_Bypass__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_Bypass__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_Bypass__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_Bypass__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_Bypass__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_Bypass__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_Bypass__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_Bypass__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_Bypass__PC CYREG_PRT1_PC
#define ADC_Bypass__PC2 CYREG_PRT1_PC2
#define ADC_Bypass__PORT 1u
#define ADC_Bypass__PS CYREG_PRT1_PS
#define ADC_Bypass__SHIFT 7u

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING

/* ADC_intClock */
#define ADC_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_intClock__ENABLE CYREG_CLK_DIVIDER_A01
#define ADC_intClock__ENABLE_MASK 0x80000000u
#define ADC_intClock__MASK 0x80000000u
#define ADC_intClock__REGISTER CYREG_CLK_DIVIDER_A01

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x4000u
#define ADC_IRQ__INTC_NUMBER 14u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* err */
#define err__0__DM__MASK 0xE00u
#define err__0__DM__SHIFT 9u
#define err__0__DR CYREG_PRT3_DR
#define err__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define err__0__HSIOM_MASK 0x0000F000u
#define err__0__HSIOM_SHIFT 12u
#define err__0__INTCFG CYREG_PRT3_INTCFG
#define err__0__INTSTAT CYREG_PRT3_INTSTAT
#define err__0__MASK 0x08u
#define err__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define err__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define err__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define err__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define err__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define err__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define err__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define err__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define err__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define err__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define err__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define err__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define err__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define err__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define err__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define err__0__PC CYREG_PRT3_PC
#define err__0__PC2 CYREG_PRT3_PC2
#define err__0__PORT 3u
#define err__0__PS CYREG_PRT3_PS
#define err__0__SHIFT 3u
#define err__DR CYREG_PRT3_DR
#define err__INTCFG CYREG_PRT3_INTCFG
#define err__INTSTAT CYREG_PRT3_INTSTAT
#define err__MASK 0x08u
#define err__PA__CFG0 CYREG_UDB_PA3_CFG0
#define err__PA__CFG1 CYREG_UDB_PA3_CFG1
#define err__PA__CFG10 CYREG_UDB_PA3_CFG10
#define err__PA__CFG11 CYREG_UDB_PA3_CFG11
#define err__PA__CFG12 CYREG_UDB_PA3_CFG12
#define err__PA__CFG13 CYREG_UDB_PA3_CFG13
#define err__PA__CFG14 CYREG_UDB_PA3_CFG14
#define err__PA__CFG2 CYREG_UDB_PA3_CFG2
#define err__PA__CFG3 CYREG_UDB_PA3_CFG3
#define err__PA__CFG4 CYREG_UDB_PA3_CFG4
#define err__PA__CFG5 CYREG_UDB_PA3_CFG5
#define err__PA__CFG6 CYREG_UDB_PA3_CFG6
#define err__PA__CFG7 CYREG_UDB_PA3_CFG7
#define err__PA__CFG8 CYREG_UDB_PA3_CFG8
#define err__PA__CFG9 CYREG_UDB_PA3_CFG9
#define err__PC CYREG_PRT3_PC
#define err__PC2 CYREG_PRT3_PC2
#define err__PORT 3u
#define err__PS CYREG_PRT3_PS
#define err__SHIFT 3u

/* ovc */
#define ovc__0__DM__MASK 0xE00u
#define ovc__0__DM__SHIFT 9u
#define ovc__0__DR CYREG_PRT2_DR
#define ovc__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ovc__0__HSIOM_MASK 0x0000F000u
#define ovc__0__HSIOM_SHIFT 12u
#define ovc__0__INTCFG CYREG_PRT2_INTCFG
#define ovc__0__INTSTAT CYREG_PRT2_INTSTAT
#define ovc__0__MASK 0x08u
#define ovc__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ovc__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ovc__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ovc__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ovc__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ovc__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ovc__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ovc__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ovc__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ovc__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ovc__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ovc__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ovc__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ovc__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ovc__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ovc__0__PC CYREG_PRT2_PC
#define ovc__0__PC2 CYREG_PRT2_PC2
#define ovc__0__PORT 2u
#define ovc__0__PS CYREG_PRT2_PS
#define ovc__0__SHIFT 3u
#define ovc__DR CYREG_PRT2_DR
#define ovc__INTCFG CYREG_PRT2_INTCFG
#define ovc__INTSTAT CYREG_PRT2_INTSTAT
#define ovc__MASK 0x08u
#define ovc__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ovc__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ovc__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ovc__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ovc__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ovc__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ovc__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ovc__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ovc__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ovc__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ovc__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ovc__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ovc__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ovc__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ovc__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ovc__PC CYREG_PRT2_PC
#define ovc__PC2 CYREG_PRT2_PC2
#define ovc__PORT 2u
#define ovc__PS CYREG_PRT2_PS
#define ovc__SHIFT 3u

/* vin */
#define vin__0__DM__MASK 0x1C0u
#define vin__0__DM__SHIFT 6u
#define vin__0__DR CYREG_PRT3_DR
#define vin__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define vin__0__HSIOM_MASK 0x00000F00u
#define vin__0__HSIOM_SHIFT 8u
#define vin__0__INTCFG CYREG_PRT3_INTCFG
#define vin__0__INTSTAT CYREG_PRT3_INTSTAT
#define vin__0__MASK 0x04u
#define vin__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define vin__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define vin__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define vin__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define vin__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define vin__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define vin__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define vin__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define vin__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define vin__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define vin__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define vin__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define vin__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define vin__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define vin__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define vin__0__PC CYREG_PRT3_PC
#define vin__0__PC2 CYREG_PRT3_PC2
#define vin__0__PORT 3u
#define vin__0__PS CYREG_PRT3_PS
#define vin__0__SHIFT 2u
#define vin__DR CYREG_PRT3_DR
#define vin__INTCFG CYREG_PRT3_INTCFG
#define vin__INTSTAT CYREG_PRT3_INTSTAT
#define vin__MASK 0x04u
#define vin__PA__CFG0 CYREG_UDB_PA3_CFG0
#define vin__PA__CFG1 CYREG_UDB_PA3_CFG1
#define vin__PA__CFG10 CYREG_UDB_PA3_CFG10
#define vin__PA__CFG11 CYREG_UDB_PA3_CFG11
#define vin__PA__CFG12 CYREG_UDB_PA3_CFG12
#define vin__PA__CFG13 CYREG_UDB_PA3_CFG13
#define vin__PA__CFG14 CYREG_UDB_PA3_CFG14
#define vin__PA__CFG2 CYREG_UDB_PA3_CFG2
#define vin__PA__CFG3 CYREG_UDB_PA3_CFG3
#define vin__PA__CFG4 CYREG_UDB_PA3_CFG4
#define vin__PA__CFG5 CYREG_UDB_PA3_CFG5
#define vin__PA__CFG6 CYREG_UDB_PA3_CFG6
#define vin__PA__CFG7 CYREG_UDB_PA3_CFG7
#define vin__PA__CFG8 CYREG_UDB_PA3_CFG8
#define vin__PA__CFG9 CYREG_UDB_PA3_CFG9
#define vin__PC CYREG_PRT3_PC
#define vin__PC2 CYREG_PRT3_PC2
#define vin__PORT 3u
#define vin__PS CYREG_PRT3_PS
#define vin__SHIFT 2u

/* UART_rx */
#define UART_rx__0__DM__MASK 0x07u
#define UART_rx__0__DM__SHIFT 0u
#define UART_rx__0__DR CYREG_PRT3_DR
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_PRT3_INTCFG
#define UART_rx__0__INTSTAT CYREG_PRT3_INTSTAT
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define UART_rx__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define UART_rx__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define UART_rx__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define UART_rx__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define UART_rx__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define UART_rx__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define UART_rx__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define UART_rx__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define UART_rx__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define UART_rx__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define UART_rx__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define UART_rx__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define UART_rx__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define UART_rx__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define UART_rx__0__PC CYREG_PRT3_PC
#define UART_rx__0__PC2 CYREG_PRT3_PC2
#define UART_rx__0__PORT 3u
#define UART_rx__0__PS CYREG_PRT3_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_PRT3_DR
#define UART_rx__INTCFG CYREG_PRT3_INTCFG
#define UART_rx__INTSTAT CYREG_PRT3_INTSTAT
#define UART_rx__MASK 0x01u
#define UART_rx__PA__CFG0 CYREG_UDB_PA3_CFG0
#define UART_rx__PA__CFG1 CYREG_UDB_PA3_CFG1
#define UART_rx__PA__CFG10 CYREG_UDB_PA3_CFG10
#define UART_rx__PA__CFG11 CYREG_UDB_PA3_CFG11
#define UART_rx__PA__CFG12 CYREG_UDB_PA3_CFG12
#define UART_rx__PA__CFG13 CYREG_UDB_PA3_CFG13
#define UART_rx__PA__CFG14 CYREG_UDB_PA3_CFG14
#define UART_rx__PA__CFG2 CYREG_UDB_PA3_CFG2
#define UART_rx__PA__CFG3 CYREG_UDB_PA3_CFG3
#define UART_rx__PA__CFG4 CYREG_UDB_PA3_CFG4
#define UART_rx__PA__CFG5 CYREG_UDB_PA3_CFG5
#define UART_rx__PA__CFG6 CYREG_UDB_PA3_CFG6
#define UART_rx__PA__CFG7 CYREG_UDB_PA3_CFG7
#define UART_rx__PA__CFG8 CYREG_UDB_PA3_CFG8
#define UART_rx__PA__CFG9 CYREG_UDB_PA3_CFG9
#define UART_rx__PC CYREG_PRT3_PC
#define UART_rx__PC2 CYREG_PRT3_PC2
#define UART_rx__PORT 3u
#define UART_rx__PS CYREG_PRT3_PS
#define UART_rx__SHIFT 0u

/* UART_SCB */
#define UART_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define UART_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define UART_SCB__CTRL CYREG_SCB1_CTRL
#define UART_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define UART_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define UART_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define UART_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define UART_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define UART_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define UART_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define UART_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define UART_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define UART_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define UART_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define UART_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define UART_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define UART_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB1_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB1_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB1_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* UART_SCBCLK */
#define UART_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define UART_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B01
#define UART_SCBCLK__ENABLE_MASK 0x80000000u
#define UART_SCBCLK__MASK 0x80000000u
#define UART_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B01

/* UART_tx */
#define UART_tx__0__DM__MASK 0x38u
#define UART_tx__0__DM__SHIFT 3u
#define UART_tx__0__DR CYREG_PRT3_DR
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_PRT3_INTCFG
#define UART_tx__0__INTSTAT CYREG_PRT3_INTSTAT
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define UART_tx__0__OUT_SEL_SHIFT 2u
#define UART_tx__0__OUT_SEL_VAL -1u
#define UART_tx__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define UART_tx__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define UART_tx__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define UART_tx__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define UART_tx__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define UART_tx__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define UART_tx__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define UART_tx__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define UART_tx__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define UART_tx__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define UART_tx__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define UART_tx__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define UART_tx__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define UART_tx__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define UART_tx__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define UART_tx__0__PC CYREG_PRT3_PC
#define UART_tx__0__PC2 CYREG_PRT3_PC2
#define UART_tx__0__PORT 3u
#define UART_tx__0__PS CYREG_PRT3_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_PRT3_DR
#define UART_tx__INTCFG CYREG_PRT3_INTCFG
#define UART_tx__INTSTAT CYREG_PRT3_INTSTAT
#define UART_tx__MASK 0x02u
#define UART_tx__PA__CFG0 CYREG_UDB_PA3_CFG0
#define UART_tx__PA__CFG1 CYREG_UDB_PA3_CFG1
#define UART_tx__PA__CFG10 CYREG_UDB_PA3_CFG10
#define UART_tx__PA__CFG11 CYREG_UDB_PA3_CFG11
#define UART_tx__PA__CFG12 CYREG_UDB_PA3_CFG12
#define UART_tx__PA__CFG13 CYREG_UDB_PA3_CFG13
#define UART_tx__PA__CFG14 CYREG_UDB_PA3_CFG14
#define UART_tx__PA__CFG2 CYREG_UDB_PA3_CFG2
#define UART_tx__PA__CFG3 CYREG_UDB_PA3_CFG3
#define UART_tx__PA__CFG4 CYREG_UDB_PA3_CFG4
#define UART_tx__PA__CFG5 CYREG_UDB_PA3_CFG5
#define UART_tx__PA__CFG6 CYREG_UDB_PA3_CFG6
#define UART_tx__PA__CFG7 CYREG_UDB_PA3_CFG7
#define UART_tx__PA__CFG8 CYREG_UDB_PA3_CFG8
#define UART_tx__PA__CFG9 CYREG_UDB_PA3_CFG9
#define UART_tx__PC CYREG_PRT3_PC
#define UART_tx__PC2 CYREG_PRT3_PC2
#define UART_tx__PORT 3u
#define UART_tx__PS CYREG_PRT3_PS
#define UART_tx__SHIFT 1u

/* step */
#define step__0__DM__MASK 0x1C0000u
#define step__0__DM__SHIFT 18u
#define step__0__DR CYREG_PRT0_DR
#define step__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define step__0__HSIOM_MASK 0x0F000000u
#define step__0__HSIOM_SHIFT 24u
#define step__0__INTCFG CYREG_PRT0_INTCFG
#define step__0__INTSTAT CYREG_PRT0_INTSTAT
#define step__0__MASK 0x40u
#define step__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define step__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define step__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define step__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define step__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define step__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define step__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define step__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define step__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define step__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define step__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define step__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define step__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define step__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define step__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define step__0__PC CYREG_PRT0_PC
#define step__0__PC2 CYREG_PRT0_PC2
#define step__0__PORT 0u
#define step__0__PS CYREG_PRT0_PS
#define step__0__SHIFT 6u
#define step__DR CYREG_PRT0_DR
#define step__INTCFG CYREG_PRT0_INTCFG
#define step__INTSTAT CYREG_PRT0_INTSTAT
#define step__MASK 0x40u
#define step__PA__CFG0 CYREG_UDB_PA0_CFG0
#define step__PA__CFG1 CYREG_UDB_PA0_CFG1
#define step__PA__CFG10 CYREG_UDB_PA0_CFG10
#define step__PA__CFG11 CYREG_UDB_PA0_CFG11
#define step__PA__CFG12 CYREG_UDB_PA0_CFG12
#define step__PA__CFG13 CYREG_UDB_PA0_CFG13
#define step__PA__CFG14 CYREG_UDB_PA0_CFG14
#define step__PA__CFG2 CYREG_UDB_PA0_CFG2
#define step__PA__CFG3 CYREG_UDB_PA0_CFG3
#define step__PA__CFG4 CYREG_UDB_PA0_CFG4
#define step__PA__CFG5 CYREG_UDB_PA0_CFG5
#define step__PA__CFG6 CYREG_UDB_PA0_CFG6
#define step__PA__CFG7 CYREG_UDB_PA0_CFG7
#define step__PA__CFG8 CYREG_UDB_PA0_CFG8
#define step__PA__CFG9 CYREG_UDB_PA0_CFG9
#define step__PC CYREG_PRT0_PC
#define step__PC2 CYREG_PRT0_PC2
#define step__PORT 0u
#define step__PS CYREG_PRT0_PS
#define step__SHIFT 6u

/* step_register */
#define step_register_sts_sts_reg__0__MASK 0x01u
#define step_register_sts_sts_reg__0__POS 0
#define step_register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define step_register_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define step_register_sts_sts_reg__MASK 0x01u
#define step_register_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK_02
#define step_register_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define step_register_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST_02

/* error */
#define error__0__DM__MASK 0x1C0u
#define error__0__DM__SHIFT 6u
#define error__0__DR CYREG_PRT0_DR
#define error__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define error__0__HSIOM_MASK 0x00000F00u
#define error__0__HSIOM_SHIFT 8u
#define error__0__INTCFG CYREG_PRT0_INTCFG
#define error__0__INTSTAT CYREG_PRT0_INTSTAT
#define error__0__MASK 0x04u
#define error__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define error__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define error__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define error__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define error__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define error__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define error__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define error__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define error__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define error__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define error__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define error__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define error__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define error__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define error__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define error__0__PC CYREG_PRT0_PC
#define error__0__PC2 CYREG_PRT0_PC2
#define error__0__PORT 0u
#define error__0__PS CYREG_PRT0_PS
#define error__0__SHIFT 2u
#define error__DR CYREG_PRT0_DR
#define error__INTCFG CYREG_PRT0_INTCFG
#define error__INTSTAT CYREG_PRT0_INTSTAT
#define error__MASK 0x04u
#define error__PA__CFG0 CYREG_UDB_PA0_CFG0
#define error__PA__CFG1 CYREG_UDB_PA0_CFG1
#define error__PA__CFG10 CYREG_UDB_PA0_CFG10
#define error__PA__CFG11 CYREG_UDB_PA0_CFG11
#define error__PA__CFG12 CYREG_UDB_PA0_CFG12
#define error__PA__CFG13 CYREG_UDB_PA0_CFG13
#define error__PA__CFG14 CYREG_UDB_PA0_CFG14
#define error__PA__CFG2 CYREG_UDB_PA0_CFG2
#define error__PA__CFG3 CYREG_UDB_PA0_CFG3
#define error__PA__CFG4 CYREG_UDB_PA0_CFG4
#define error__PA__CFG5 CYREG_UDB_PA0_CFG5
#define error__PA__CFG6 CYREG_UDB_PA0_CFG6
#define error__PA__CFG7 CYREG_UDB_PA0_CFG7
#define error__PA__CFG8 CYREG_UDB_PA0_CFG8
#define error__PA__CFG9 CYREG_UDB_PA0_CFG9
#define error__PC CYREG_PRT0_PC
#define error__PC2 CYREG_PRT0_PC2
#define error__PORT 0u
#define error__PS CYREG_PRT0_PS
#define error__SHIFT 2u

/* fault */
#define fault__0__DM__MASK 0x7000u
#define fault__0__DM__SHIFT 12u
#define fault__0__DR CYREG_PRT2_DR
#define fault__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define fault__0__HSIOM_MASK 0x000F0000u
#define fault__0__HSIOM_SHIFT 16u
#define fault__0__INTCFG CYREG_PRT2_INTCFG
#define fault__0__INTSTAT CYREG_PRT2_INTSTAT
#define fault__0__MASK 0x10u
#define fault__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define fault__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define fault__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define fault__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define fault__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define fault__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define fault__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define fault__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define fault__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define fault__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define fault__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define fault__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define fault__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define fault__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define fault__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define fault__0__PC CYREG_PRT2_PC
#define fault__0__PC2 CYREG_PRT2_PC2
#define fault__0__PORT 2u
#define fault__0__PS CYREG_PRT2_PS
#define fault__0__SHIFT 4u
#define fault__DR CYREG_PRT2_DR
#define fault__INTCFG CYREG_PRT2_INTCFG
#define fault__INTSTAT CYREG_PRT2_INTSTAT
#define fault__MASK 0x10u
#define fault__PA__CFG0 CYREG_UDB_PA2_CFG0
#define fault__PA__CFG1 CYREG_UDB_PA2_CFG1
#define fault__PA__CFG10 CYREG_UDB_PA2_CFG10
#define fault__PA__CFG11 CYREG_UDB_PA2_CFG11
#define fault__PA__CFG12 CYREG_UDB_PA2_CFG12
#define fault__PA__CFG13 CYREG_UDB_PA2_CFG13
#define fault__PA__CFG14 CYREG_UDB_PA2_CFG14
#define fault__PA__CFG2 CYREG_UDB_PA2_CFG2
#define fault__PA__CFG3 CYREG_UDB_PA2_CFG3
#define fault__PA__CFG4 CYREG_UDB_PA2_CFG4
#define fault__PA__CFG5 CYREG_UDB_PA2_CFG5
#define fault__PA__CFG6 CYREG_UDB_PA2_CFG6
#define fault__PA__CFG7 CYREG_UDB_PA2_CFG7
#define fault__PA__CFG8 CYREG_UDB_PA2_CFG8
#define fault__PA__CFG9 CYREG_UDB_PA2_CFG9
#define fault__PC CYREG_PRT2_PC
#define fault__PC2 CYREG_PRT2_PC2
#define fault__PORT 2u
#define fault__PS CYREG_PRT2_PS
#define fault__SHIFT 4u

/* phase */
#define phase__0__DM__MASK 0x07u
#define phase__0__DM__SHIFT 0u
#define phase__0__DR CYREG_PRT1_DR
#define phase__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define phase__0__HSIOM_MASK 0x0000000Fu
#define phase__0__HSIOM_SHIFT 0u
#define phase__0__INTCFG CYREG_PRT1_INTCFG
#define phase__0__INTSTAT CYREG_PRT1_INTSTAT
#define phase__0__MASK 0x01u
#define phase__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define phase__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define phase__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define phase__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define phase__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define phase__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define phase__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define phase__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define phase__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define phase__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define phase__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define phase__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define phase__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define phase__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define phase__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define phase__0__PC CYREG_PRT1_PC
#define phase__0__PC2 CYREG_PRT1_PC2
#define phase__0__PORT 1u
#define phase__0__PS CYREG_PRT1_PS
#define phase__0__SHIFT 0u
#define phase__DR CYREG_PRT1_DR
#define phase__INTCFG CYREG_PRT1_INTCFG
#define phase__INTSTAT CYREG_PRT1_INTSTAT
#define phase__MASK 0x01u
#define phase__PA__CFG0 CYREG_UDB_PA1_CFG0
#define phase__PA__CFG1 CYREG_UDB_PA1_CFG1
#define phase__PA__CFG10 CYREG_UDB_PA1_CFG10
#define phase__PA__CFG11 CYREG_UDB_PA1_CFG11
#define phase__PA__CFG12 CYREG_UDB_PA1_CFG12
#define phase__PA__CFG13 CYREG_UDB_PA1_CFG13
#define phase__PA__CFG14 CYREG_UDB_PA1_CFG14
#define phase__PA__CFG2 CYREG_UDB_PA1_CFG2
#define phase__PA__CFG3 CYREG_UDB_PA1_CFG3
#define phase__PA__CFG4 CYREG_UDB_PA1_CFG4
#define phase__PA__CFG5 CYREG_UDB_PA1_CFG5
#define phase__PA__CFG6 CYREG_UDB_PA1_CFG6
#define phase__PA__CFG7 CYREG_UDB_PA1_CFG7
#define phase__PA__CFG8 CYREG_UDB_PA1_CFG8
#define phase__PA__CFG9 CYREG_UDB_PA1_CFG9
#define phase__PC CYREG_PRT1_PC
#define phase__PC2 CYREG_PRT1_PC2
#define phase__PORT 1u
#define phase__PS CYREG_PRT1_PS
#define phase__SHIFT 0u

/* reset */
#define reset__0__DM__MASK 0xE00u
#define reset__0__DM__SHIFT 9u
#define reset__0__DR CYREG_PRT0_DR
#define reset__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define reset__0__HSIOM_MASK 0x0000F000u
#define reset__0__HSIOM_SHIFT 12u
#define reset__0__INTCFG CYREG_PRT0_INTCFG
#define reset__0__INTSTAT CYREG_PRT0_INTSTAT
#define reset__0__MASK 0x08u
#define reset__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define reset__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define reset__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define reset__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define reset__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define reset__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define reset__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define reset__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define reset__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define reset__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define reset__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define reset__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define reset__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define reset__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define reset__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define reset__0__PC CYREG_PRT0_PC
#define reset__0__PC2 CYREG_PRT0_PC2
#define reset__0__PORT 0u
#define reset__0__PS CYREG_PRT0_PS
#define reset__0__SHIFT 3u
#define reset__DR CYREG_PRT0_DR
#define reset__INTCFG CYREG_PRT0_INTCFG
#define reset__INTSTAT CYREG_PRT0_INTSTAT
#define reset__MASK 0x08u
#define reset__PA__CFG0 CYREG_UDB_PA0_CFG0
#define reset__PA__CFG1 CYREG_UDB_PA0_CFG1
#define reset__PA__CFG10 CYREG_UDB_PA0_CFG10
#define reset__PA__CFG11 CYREG_UDB_PA0_CFG11
#define reset__PA__CFG12 CYREG_UDB_PA0_CFG12
#define reset__PA__CFG13 CYREG_UDB_PA0_CFG13
#define reset__PA__CFG14 CYREG_UDB_PA0_CFG14
#define reset__PA__CFG2 CYREG_UDB_PA0_CFG2
#define reset__PA__CFG3 CYREG_UDB_PA0_CFG3
#define reset__PA__CFG4 CYREG_UDB_PA0_CFG4
#define reset__PA__CFG5 CYREG_UDB_PA0_CFG5
#define reset__PA__CFG6 CYREG_UDB_PA0_CFG6
#define reset__PA__CFG7 CYREG_UDB_PA0_CFG7
#define reset__PA__CFG8 CYREG_UDB_PA0_CFG8
#define reset__PA__CFG9 CYREG_UDB_PA0_CFG9
#define reset__PC CYREG_PRT0_PC
#define reset__PC2 CYREG_PRT0_PC2
#define reset__PORT 0u
#define reset__PS CYREG_PRT0_PS
#define reset__SHIFT 3u

/* rxISR */
#define rxISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define rxISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define rxISR__INTC_MASK 0x800u
#define rxISR__INTC_NUMBER 11u
#define rxISR__INTC_PRIOR_MASK 0xC0000000u
#define rxISR__INTC_PRIOR_NUM 1u
#define rxISR__INTC_PRIOR_REG CYREG_CM0_IPR2
#define rxISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define rxISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* sleep */
#define sleep__0__DM__MASK 0x1C0u
#define sleep__0__DM__SHIFT 6u
#define sleep__0__DR CYREG_PRT1_DR
#define sleep__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define sleep__0__HSIOM_MASK 0x00000F00u
#define sleep__0__HSIOM_SHIFT 8u
#define sleep__0__INTCFG CYREG_PRT1_INTCFG
#define sleep__0__INTSTAT CYREG_PRT1_INTSTAT
#define sleep__0__MASK 0x04u
#define sleep__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define sleep__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define sleep__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define sleep__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define sleep__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define sleep__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define sleep__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define sleep__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define sleep__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define sleep__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define sleep__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define sleep__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define sleep__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define sleep__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define sleep__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define sleep__0__PC CYREG_PRT1_PC
#define sleep__0__PC2 CYREG_PRT1_PC2
#define sleep__0__PORT 1u
#define sleep__0__PS CYREG_PRT1_PS
#define sleep__0__SHIFT 2u
#define sleep__DR CYREG_PRT1_DR
#define sleep__INTCFG CYREG_PRT1_INTCFG
#define sleep__INTSTAT CYREG_PRT1_INTSTAT
#define sleep__MASK 0x04u
#define sleep__PA__CFG0 CYREG_UDB_PA1_CFG0
#define sleep__PA__CFG1 CYREG_UDB_PA1_CFG1
#define sleep__PA__CFG10 CYREG_UDB_PA1_CFG10
#define sleep__PA__CFG11 CYREG_UDB_PA1_CFG11
#define sleep__PA__CFG12 CYREG_UDB_PA1_CFG12
#define sleep__PA__CFG13 CYREG_UDB_PA1_CFG13
#define sleep__PA__CFG14 CYREG_UDB_PA1_CFG14
#define sleep__PA__CFG2 CYREG_UDB_PA1_CFG2
#define sleep__PA__CFG3 CYREG_UDB_PA1_CFG3
#define sleep__PA__CFG4 CYREG_UDB_PA1_CFG4
#define sleep__PA__CFG5 CYREG_UDB_PA1_CFG5
#define sleep__PA__CFG6 CYREG_UDB_PA1_CFG6
#define sleep__PA__CFG7 CYREG_UDB_PA1_CFG7
#define sleep__PA__CFG8 CYREG_UDB_PA1_CFG8
#define sleep__PA__CFG9 CYREG_UDB_PA1_CFG9
#define sleep__PC CYREG_PRT1_PC
#define sleep__PC2 CYREG_PRT1_PC2
#define sleep__PORT 1u
#define sleep__PS CYREG_PRT1_PS
#define sleep__SHIFT 2u

/* txISR */
#define txISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define txISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define txISR__INTC_MASK 0x01u
#define txISR__INTC_NUMBER 0u
#define txISR__INTC_PRIOR_MASK 0xC0u
#define txISR__INTC_PRIOR_NUM 2u
#define txISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define txISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define txISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* enable */
#define enable__0__DM__MASK 0x38u
#define enable__0__DM__SHIFT 3u
#define enable__0__DR CYREG_PRT1_DR
#define enable__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define enable__0__HSIOM_MASK 0x000000F0u
#define enable__0__HSIOM_SHIFT 4u
#define enable__0__INTCFG CYREG_PRT1_INTCFG
#define enable__0__INTSTAT CYREG_PRT1_INTSTAT
#define enable__0__MASK 0x02u
#define enable__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define enable__0__OUT_SEL_SHIFT 2u
#define enable__0__OUT_SEL_VAL 3u
#define enable__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define enable__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define enable__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define enable__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define enable__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define enable__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define enable__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define enable__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define enable__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define enable__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define enable__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define enable__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define enable__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define enable__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define enable__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define enable__0__PC CYREG_PRT1_PC
#define enable__0__PC2 CYREG_PRT1_PC2
#define enable__0__PORT 1u
#define enable__0__PS CYREG_PRT1_PS
#define enable__0__SHIFT 1u
#define enable__DR CYREG_PRT1_DR
#define enable__INTCFG CYREG_PRT1_INTCFG
#define enable__INTSTAT CYREG_PRT1_INTSTAT
#define enable__MASK 0x02u
#define enable__PA__CFG0 CYREG_UDB_PA1_CFG0
#define enable__PA__CFG1 CYREG_UDB_PA1_CFG1
#define enable__PA__CFG10 CYREG_UDB_PA1_CFG10
#define enable__PA__CFG11 CYREG_UDB_PA1_CFG11
#define enable__PA__CFG12 CYREG_UDB_PA1_CFG12
#define enable__PA__CFG13 CYREG_UDB_PA1_CFG13
#define enable__PA__CFG14 CYREG_UDB_PA1_CFG14
#define enable__PA__CFG2 CYREG_UDB_PA1_CFG2
#define enable__PA__CFG3 CYREG_UDB_PA1_CFG3
#define enable__PA__CFG4 CYREG_UDB_PA1_CFG4
#define enable__PA__CFG5 CYREG_UDB_PA1_CFG5
#define enable__PA__CFG6 CYREG_UDB_PA1_CFG6
#define enable__PA__CFG7 CYREG_UDB_PA1_CFG7
#define enable__PA__CFG8 CYREG_UDB_PA1_CFG8
#define enable__PA__CFG9 CYREG_UDB_PA1_CFG9
#define enable__PC CYREG_PRT1_PC
#define enable__PC2 CYREG_PRT1_PC2
#define enable__PORT 1u
#define enable__PS CYREG_PRT1_PS
#define enable__SHIFT 1u

/* isense */
#define isense__0__DM__MASK 0x1C0u
#define isense__0__DM__SHIFT 6u
#define isense__0__DR CYREG_PRT2_DR
#define isense__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define isense__0__HSIOM_MASK 0x00000F00u
#define isense__0__HSIOM_SHIFT 8u
#define isense__0__INTCFG CYREG_PRT2_INTCFG
#define isense__0__INTSTAT CYREG_PRT2_INTSTAT
#define isense__0__MASK 0x04u
#define isense__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define isense__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define isense__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define isense__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define isense__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define isense__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define isense__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define isense__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define isense__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define isense__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define isense__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define isense__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define isense__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define isense__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define isense__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define isense__0__PC CYREG_PRT2_PC
#define isense__0__PC2 CYREG_PRT2_PC2
#define isense__0__PORT 2u
#define isense__0__PS CYREG_PRT2_PS
#define isense__0__SHIFT 2u
#define isense__DR CYREG_PRT2_DR
#define isense__INTCFG CYREG_PRT2_INTCFG
#define isense__INTSTAT CYREG_PRT2_INTSTAT
#define isense__MASK 0x04u
#define isense__PA__CFG0 CYREG_UDB_PA2_CFG0
#define isense__PA__CFG1 CYREG_UDB_PA2_CFG1
#define isense__PA__CFG10 CYREG_UDB_PA2_CFG10
#define isense__PA__CFG11 CYREG_UDB_PA2_CFG11
#define isense__PA__CFG12 CYREG_UDB_PA2_CFG12
#define isense__PA__CFG13 CYREG_UDB_PA2_CFG13
#define isense__PA__CFG14 CYREG_UDB_PA2_CFG14
#define isense__PA__CFG2 CYREG_UDB_PA2_CFG2
#define isense__PA__CFG3 CYREG_UDB_PA2_CFG3
#define isense__PA__CFG4 CYREG_UDB_PA2_CFG4
#define isense__PA__CFG5 CYREG_UDB_PA2_CFG5
#define isense__PA__CFG6 CYREG_UDB_PA2_CFG6
#define isense__PA__CFG7 CYREG_UDB_PA2_CFG7
#define isense__PA__CFG8 CYREG_UDB_PA2_CFG8
#define isense__PA__CFG9 CYREG_UDB_PA2_CFG9
#define isense__PC CYREG_PRT2_PC
#define isense__PC2 CYREG_PRT2_PC2
#define isense__PORT 2u
#define isense__PS CYREG_PRT2_PS
#define isense__SHIFT 2u

/* pwmClk */
#define pwmClk__DIVIDER_MASK 0x0000FFFFu
#define pwmClk__ENABLE CYREG_CLK_DIVIDER_C00
#define pwmClk__ENABLE_MASK 0x80000000u
#define pwmClk__MASK 0x80000000u
#define pwmClk__REGISTER CYREG_CLK_DIVIDER_C00

/* pwmISR */
#define pwmISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define pwmISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define pwmISR__INTC_MASK 0x10000u
#define pwmISR__INTC_NUMBER 16u
#define pwmISR__INTC_PRIOR_MASK 0xC0u
#define pwmISR__INTC_PRIOR_NUM 3u
#define pwmISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define pwmISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define pwmISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock_2 */
#define Clock_2__DIVIDER_MASK 0x0000FFFFu
#define Clock_2__ENABLE CYREG_CLK_DIVIDER_B00
#define Clock_2__ENABLE_MASK 0x80000000u
#define Clock_2__MASK 0x80000000u
#define Clock_2__REGISTER CYREG_CLK_DIVIDER_B00

/* PWM_MOT_cy_m0s8_tcpwm_1 */
#define PWM_MOT_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_MOT_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_MOT_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_MOT_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_MOT_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_MOT_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_MOT_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_MOT_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_MOT_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_MOT_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_MOT_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_MOT_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_MOT_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_MOT_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* TX_SEND_cy_m0s8_tcpwm_1 */
#define TX_SEND_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define TX_SEND_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define TX_SEND_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define TX_SEND_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define TX_SEND_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define TX_SEND_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define TX_SEND_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define TX_SEND_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define TX_SEND_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define TX_SEND_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define TX_SEND_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define TX_SEND_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define TX_SEND_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define TX_SEND_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define TX_SEND_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Counter_1_CounterUDB */
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_03
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_UDB_W8_A0_03
#define Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_UDB_W8_A1_03
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_03
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_UDB_W8_D0_03
#define Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_UDB_W8_D1_03
#define Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_03
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_UDB_W8_F0_03
#define Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_UDB_W8_F1_03
#define Counter_1_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Counter_1_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__0__POS 0
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__1__POS 1
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__2__MASK 0x04u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__2__POS 2
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_03
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_03
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x87u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_03
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_1_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Counter_1_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_UDB_W8_MSK_03
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Counter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_03
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_03
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_UDB_W8_ST_03

/* direction */
#define direction__0__DM__MASK 0xE00000u
#define direction__0__DM__SHIFT 21u
#define direction__0__DR CYREG_PRT0_DR
#define direction__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define direction__0__HSIOM_MASK 0xF0000000u
#define direction__0__HSIOM_SHIFT 28u
#define direction__0__INTCFG CYREG_PRT0_INTCFG
#define direction__0__INTSTAT CYREG_PRT0_INTSTAT
#define direction__0__MASK 0x80u
#define direction__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define direction__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define direction__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define direction__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define direction__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define direction__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define direction__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define direction__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define direction__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define direction__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define direction__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define direction__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define direction__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define direction__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define direction__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define direction__0__PC CYREG_PRT0_PC
#define direction__0__PC2 CYREG_PRT0_PC2
#define direction__0__PORT 0u
#define direction__0__PS CYREG_PRT0_PS
#define direction__0__SHIFT 7u
#define direction__DR CYREG_PRT0_DR
#define direction__INTCFG CYREG_PRT0_INTCFG
#define direction__INTSTAT CYREG_PRT0_INTSTAT
#define direction__MASK 0x80u
#define direction__PA__CFG0 CYREG_UDB_PA0_CFG0
#define direction__PA__CFG1 CYREG_UDB_PA0_CFG1
#define direction__PA__CFG10 CYREG_UDB_PA0_CFG10
#define direction__PA__CFG11 CYREG_UDB_PA0_CFG11
#define direction__PA__CFG12 CYREG_UDB_PA0_CFG12
#define direction__PA__CFG13 CYREG_UDB_PA0_CFG13
#define direction__PA__CFG14 CYREG_UDB_PA0_CFG14
#define direction__PA__CFG2 CYREG_UDB_PA0_CFG2
#define direction__PA__CFG3 CYREG_UDB_PA0_CFG3
#define direction__PA__CFG4 CYREG_UDB_PA0_CFG4
#define direction__PA__CFG5 CYREG_UDB_PA0_CFG5
#define direction__PA__CFG6 CYREG_UDB_PA0_CFG6
#define direction__PA__CFG7 CYREG_UDB_PA0_CFG7
#define direction__PA__CFG8 CYREG_UDB_PA0_CFG8
#define direction__PA__CFG9 CYREG_UDB_PA0_CFG9
#define direction__PC CYREG_PRT0_PC
#define direction__PC2 CYREG_PRT0_PC2
#define direction__PORT 0u
#define direction__PS CYREG_PRT0_PS
#define direction__SHIFT 7u

/* Miscellaneous */
#define CY_PROJECT_NAME "Tarocco"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define Cyclk12__DIVIDER_MASK 0x0000FFFFu
#define Cyclk12__ENABLE CYREG_CLK_DIVIDER_A00
#define Cyclk12__ENABLE_MASK 0x80000000u
#define Cyclk12__MASK 0x80000000u
#define Cyclk12__REGISTER CYREG_CLK_DIVIDER_A00
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04A61193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x20
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0100
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDD 5
#define CYDEV_VDD_MV 5000
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
