Classic Timing Analyzer report for Top
Fri Sep 17 10:41:33 2010
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  8. Clock Setup: 'CLOCK_50'
  9. Clock Hold: 'clk'
 10. tsu
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------+----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack    ; Required Time                    ; Actual Time                      ; From                                                                                                                                                                                                                                                                                                     ; To                                                                                                                                                                                ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A      ; None                             ; 1.044 ns                         ; SW[1]                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1105]                                                                                     ; --                           ; CLOCK_50                     ; 0            ;
; Worst-case tpd                              ; N/A      ; None                             ; 2.612 ns                         ; altera_internal_jtag~TDO                                                                                                                                                                                                                                                                                 ; altera_reserved_tdo                                                                                                                                                               ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A      ; None                             ; 2.502 ns                         ; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                             ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clk'                          ; 0.110 ns ; 50.00 MHz ( period = 20.000 ns ) ; 50.28 MHz ( period = 19.890 ns ) ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7                                                                                                              ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][6]                                                                                                ; clk                          ; clk                          ; 0            ;
; Clock Setup: 'CLOCK_50'                     ; N/A      ; None                             ; 88.64 MHz ( period = 11.282 ns ) ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1014:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50                     ; CLOCK_50                     ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A      ; None                             ; 98.66 MHz ( period = 10.136 ns ) ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Hold: 'clk'                           ; 1.607 ns ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]                                                                                                                                                                                                                                               ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]                                                                                                                        ; clk                          ; clk                          ; 0            ;
; Total number of failed paths                ;          ;                                  ;                                  ;                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                   ;                              ;                              ; 0            ;
+---------------------------------------------+----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+
; Option                                                                                               ; Setting            ; From ; To  ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;     ;             ;
; Timing Models                                                                                        ; Final              ;      ;     ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;     ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;     ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;     ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;     ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;     ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;     ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;     ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;     ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;     ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;     ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;     ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;     ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;     ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;     ;             ;
; Number of paths to report                                                                            ; 200                ;      ;     ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;     ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;     ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;     ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;     ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;     ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;     ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;     ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;     ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;     ;             ;
; Clock Settings                                                                                       ; clk                ;      ; clk ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                               ;
+------------------------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk                          ; clk                ; Internal Node ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50                     ;                    ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                        ; To                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.110 ns                                ; 50.28 MHz ( period = 19.890 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][6]   ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.639 ns               ;
; 0.110 ns                                ; 50.28 MHz ( period = 19.890 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][6]   ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.639 ns               ;
; 0.110 ns                                ; 50.28 MHz ( period = 19.890 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][6]   ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.639 ns               ;
; 0.110 ns                                ; 50.28 MHz ( period = 19.890 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][6]   ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.639 ns               ;
; 0.110 ns                                ; 50.28 MHz ( period = 19.890 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][6]   ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.639 ns               ;
; 0.110 ns                                ; 50.28 MHz ( period = 19.890 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][6]   ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.639 ns               ;
; 0.110 ns                                ; 50.28 MHz ( period = 19.890 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][6]   ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.639 ns               ;
; 0.110 ns                                ; 50.28 MHz ( period = 19.890 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][6]   ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.639 ns               ;
; 0.113 ns                                ; 50.28 MHz ( period = 19.887 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[14][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.636 ns               ;
; 0.113 ns                                ; 50.28 MHz ( period = 19.887 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[14][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.636 ns               ;
; 0.113 ns                                ; 50.28 MHz ( period = 19.887 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[14][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.636 ns               ;
; 0.113 ns                                ; 50.28 MHz ( period = 19.887 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[14][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.636 ns               ;
; 0.113 ns                                ; 50.28 MHz ( period = 19.887 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[14][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.636 ns               ;
; 0.113 ns                                ; 50.28 MHz ( period = 19.887 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[14][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.636 ns               ;
; 0.113 ns                                ; 50.28 MHz ( period = 19.887 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[14][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.636 ns               ;
; 0.113 ns                                ; 50.28 MHz ( period = 19.887 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[14][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.749 ns                 ; 19.636 ns               ;
; 0.166 ns                                ; 50.42 MHz ( period = 19.834 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][12]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.572 ns               ;
; 0.166 ns                                ; 50.42 MHz ( period = 19.834 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][12]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.572 ns               ;
; 0.166 ns                                ; 50.42 MHz ( period = 19.834 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][12]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.572 ns               ;
; 0.166 ns                                ; 50.42 MHz ( period = 19.834 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][12]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.572 ns               ;
; 0.166 ns                                ; 50.42 MHz ( period = 19.834 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][12]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.572 ns               ;
; 0.166 ns                                ; 50.42 MHz ( period = 19.834 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][12]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.572 ns               ;
; 0.166 ns                                ; 50.42 MHz ( period = 19.834 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][12]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.572 ns               ;
; 0.166 ns                                ; 50.42 MHz ( period = 19.834 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][12]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.572 ns               ;
; 0.168 ns                                ; 50.42 MHz ( period = 19.832 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][12] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.570 ns               ;
; 0.168 ns                                ; 50.42 MHz ( period = 19.832 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][12] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.570 ns               ;
; 0.168 ns                                ; 50.42 MHz ( period = 19.832 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][12] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.570 ns               ;
; 0.168 ns                                ; 50.42 MHz ( period = 19.832 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][12] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.570 ns               ;
; 0.168 ns                                ; 50.42 MHz ( period = 19.832 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][12] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.570 ns               ;
; 0.168 ns                                ; 50.42 MHz ( period = 19.832 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][12] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.570 ns               ;
; 0.168 ns                                ; 50.42 MHz ( period = 19.832 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][12] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.570 ns               ;
; 0.168 ns                                ; 50.42 MHz ( period = 19.832 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][12] ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.570 ns               ;
; 0.171 ns                                ; 50.43 MHz ( period = 19.829 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[13][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.561 ns               ;
; 0.171 ns                                ; 50.43 MHz ( period = 19.829 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[13][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.561 ns               ;
; 0.171 ns                                ; 50.43 MHz ( period = 19.829 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[13][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.561 ns               ;
; 0.171 ns                                ; 50.43 MHz ( period = 19.829 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[13][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.561 ns               ;
; 0.171 ns                                ; 50.43 MHz ( period = 19.829 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[13][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.561 ns               ;
; 0.171 ns                                ; 50.43 MHz ( period = 19.829 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[13][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.561 ns               ;
; 0.171 ns                                ; 50.43 MHz ( period = 19.829 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[13][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.561 ns               ;
; 0.171 ns                                ; 50.43 MHz ( period = 19.829 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[13][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.561 ns               ;
; 0.226 ns                                ; 50.57 MHz ( period = 19.774 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[18][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.514 ns               ;
; 0.226 ns                                ; 50.57 MHz ( period = 19.774 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[18][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.514 ns               ;
; 0.226 ns                                ; 50.57 MHz ( period = 19.774 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[18][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.514 ns               ;
; 0.226 ns                                ; 50.57 MHz ( period = 19.774 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[18][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.514 ns               ;
; 0.226 ns                                ; 50.57 MHz ( period = 19.774 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[18][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.514 ns               ;
; 0.226 ns                                ; 50.57 MHz ( period = 19.774 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[18][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.514 ns               ;
; 0.226 ns                                ; 50.57 MHz ( period = 19.774 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[18][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.514 ns               ;
; 0.226 ns                                ; 50.57 MHz ( period = 19.774 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[18][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.514 ns               ;
; 0.270 ns                                ; 50.68 MHz ( period = 19.730 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][5]  ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.471 ns               ;
; 0.270 ns                                ; 50.68 MHz ( period = 19.730 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][5]  ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.471 ns               ;
; 0.270 ns                                ; 50.68 MHz ( period = 19.730 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][5]  ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.471 ns               ;
; 0.270 ns                                ; 50.68 MHz ( period = 19.730 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][5]  ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.471 ns               ;
; 0.270 ns                                ; 50.68 MHz ( period = 19.730 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][5]  ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.471 ns               ;
; 0.270 ns                                ; 50.68 MHz ( period = 19.730 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][5]  ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.471 ns               ;
; 0.270 ns                                ; 50.68 MHz ( period = 19.730 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][5]  ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.471 ns               ;
; 0.270 ns                                ; 50.68 MHz ( period = 19.730 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][5]  ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.471 ns               ;
; 0.273 ns                                ; 50.69 MHz ( period = 19.727 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][5]   ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.468 ns               ;
; 0.273 ns                                ; 50.69 MHz ( period = 19.727 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][5]   ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.468 ns               ;
; 0.273 ns                                ; 50.69 MHz ( period = 19.727 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][5]   ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.468 ns               ;
; 0.273 ns                                ; 50.69 MHz ( period = 19.727 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][5]   ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.468 ns               ;
; 0.273 ns                                ; 50.69 MHz ( period = 19.727 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][5]   ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.468 ns               ;
; 0.273 ns                                ; 50.69 MHz ( period = 19.727 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][5]   ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.468 ns               ;
; 0.273 ns                                ; 50.69 MHz ( period = 19.727 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][5]   ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.468 ns               ;
; 0.273 ns                                ; 50.69 MHz ( period = 19.727 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][5]   ; clk        ; clk      ; 20.000 ns                   ; 19.741 ns                 ; 19.468 ns               ;
; 0.303 ns                                ; 50.77 MHz ( period = 19.697 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[9][4]   ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.429 ns               ;
; 0.303 ns                                ; 50.77 MHz ( period = 19.697 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[9][4]   ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.429 ns               ;
; 0.303 ns                                ; 50.77 MHz ( period = 19.697 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[9][4]   ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.429 ns               ;
; 0.303 ns                                ; 50.77 MHz ( period = 19.697 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[9][4]   ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.429 ns               ;
; 0.303 ns                                ; 50.77 MHz ( period = 19.697 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[9][4]   ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.429 ns               ;
; 0.303 ns                                ; 50.77 MHz ( period = 19.697 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[9][4]   ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.429 ns               ;
; 0.303 ns                                ; 50.77 MHz ( period = 19.697 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[9][4]   ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.429 ns               ;
; 0.303 ns                                ; 50.77 MHz ( period = 19.697 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[9][4]   ; clk        ; clk      ; 20.000 ns                   ; 19.732 ns                 ; 19.429 ns               ;
; 0.338 ns                                ; 50.86 MHz ( period = 19.662 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[26][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.402 ns               ;
; 0.338 ns                                ; 50.86 MHz ( period = 19.662 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[26][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.402 ns               ;
; 0.338 ns                                ; 50.86 MHz ( period = 19.662 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[26][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.402 ns               ;
; 0.338 ns                                ; 50.86 MHz ( period = 19.662 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[26][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.402 ns               ;
; 0.338 ns                                ; 50.86 MHz ( period = 19.662 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[26][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.402 ns               ;
; 0.338 ns                                ; 50.86 MHz ( period = 19.662 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[26][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.402 ns               ;
; 0.338 ns                                ; 50.86 MHz ( period = 19.662 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[26][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.402 ns               ;
; 0.338 ns                                ; 50.86 MHz ( period = 19.662 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[26][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.740 ns                 ; 19.402 ns               ;
; 0.377 ns                                ; 50.96 MHz ( period = 19.623 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.361 ns               ;
; 0.377 ns                                ; 50.96 MHz ( period = 19.623 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.361 ns               ;
; 0.377 ns                                ; 50.96 MHz ( period = 19.623 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.361 ns               ;
; 0.377 ns                                ; 50.96 MHz ( period = 19.623 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.361 ns               ;
; 0.377 ns                                ; 50.96 MHz ( period = 19.623 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.361 ns               ;
; 0.377 ns                                ; 50.96 MHz ( period = 19.623 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.361 ns               ;
; 0.377 ns                                ; 50.96 MHz ( period = 19.623 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.361 ns               ;
; 0.377 ns                                ; 50.96 MHz ( period = 19.623 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[16][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.361 ns               ;
; 0.380 ns                                ; 50.97 MHz ( period = 19.620 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.358 ns               ;
; 0.380 ns                                ; 50.97 MHz ( period = 19.620 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.358 ns               ;
; 0.380 ns                                ; 50.97 MHz ( period = 19.620 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.358 ns               ;
; 0.380 ns                                ; 50.97 MHz ( period = 19.620 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.358 ns               ;
; 0.380 ns                                ; 50.97 MHz ( period = 19.620 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.358 ns               ;
; 0.380 ns                                ; 50.97 MHz ( period = 19.620 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.358 ns               ;
; 0.380 ns                                ; 50.97 MHz ( period = 19.620 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.358 ns               ;
; 0.380 ns                                ; 50.97 MHz ( period = 19.620 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[8][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.738 ns                 ; 19.358 ns               ;
; 0.382 ns                                ; 50.97 MHz ( period = 19.618 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.363 ns               ;
; 0.382 ns                                ; 50.97 MHz ( period = 19.618 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.363 ns               ;
; 0.382 ns                                ; 50.97 MHz ( period = 19.618 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.363 ns               ;
; 0.382 ns                                ; 50.97 MHz ( period = 19.618 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.363 ns               ;
; 0.382 ns                                ; 50.97 MHz ( period = 19.618 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.363 ns               ;
; 0.382 ns                                ; 50.97 MHz ( period = 19.618 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.363 ns               ;
; 0.382 ns                                ; 50.97 MHz ( period = 19.618 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.363 ns               ;
; 0.382 ns                                ; 50.97 MHz ( period = 19.618 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.363 ns               ;
; 0.384 ns                                ; 50.98 MHz ( period = 19.616 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.361 ns               ;
; 0.384 ns                                ; 50.98 MHz ( period = 19.616 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.361 ns               ;
; 0.384 ns                                ; 50.98 MHz ( period = 19.616 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.361 ns               ;
; 0.384 ns                                ; 50.98 MHz ( period = 19.616 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.361 ns               ;
; 0.384 ns                                ; 50.98 MHz ( period = 19.616 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.361 ns               ;
; 0.384 ns                                ; 50.98 MHz ( period = 19.616 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.361 ns               ;
; 0.384 ns                                ; 50.98 MHz ( period = 19.616 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.361 ns               ;
; 0.384 ns                                ; 50.98 MHz ( period = 19.616 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][6]  ; clk        ; clk      ; 20.000 ns                   ; 19.745 ns                 ; 19.361 ns               ;
; 0.386 ns                                ; 50.98 MHz ( period = 19.614 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[5][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.327 ns               ;
; 0.386 ns                                ; 50.98 MHz ( period = 19.614 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[5][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.327 ns               ;
; 0.386 ns                                ; 50.98 MHz ( period = 19.614 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[5][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.327 ns               ;
; 0.386 ns                                ; 50.98 MHz ( period = 19.614 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[5][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.327 ns               ;
; 0.386 ns                                ; 50.98 MHz ( period = 19.614 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[5][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.327 ns               ;
; 0.386 ns                                ; 50.98 MHz ( period = 19.614 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[5][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.327 ns               ;
; 0.386 ns                                ; 50.98 MHz ( period = 19.614 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[5][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.327 ns               ;
; 0.386 ns                                ; 50.98 MHz ( period = 19.614 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[5][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.327 ns               ;
; 0.387 ns                                ; 50.99 MHz ( period = 19.613 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[7][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.326 ns               ;
; 0.387 ns                                ; 50.99 MHz ( period = 19.613 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[7][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.326 ns               ;
; 0.387 ns                                ; 50.99 MHz ( period = 19.613 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[7][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.326 ns               ;
; 0.387 ns                                ; 50.99 MHz ( period = 19.613 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[7][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.326 ns               ;
; 0.387 ns                                ; 50.99 MHz ( period = 19.613 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[7][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.326 ns               ;
; 0.387 ns                                ; 50.99 MHz ( period = 19.613 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[7][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.326 ns               ;
; 0.387 ns                                ; 50.99 MHz ( period = 19.613 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[7][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.326 ns               ;
; 0.387 ns                                ; 50.99 MHz ( period = 19.613 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[7][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.713 ns                 ; 19.326 ns               ;
; 0.398 ns                                ; 51.02 MHz ( period = 19.602 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.319 ns               ;
; 0.398 ns                                ; 51.02 MHz ( period = 19.602 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.319 ns               ;
; 0.398 ns                                ; 51.02 MHz ( period = 19.602 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.319 ns               ;
; 0.398 ns                                ; 51.02 MHz ( period = 19.602 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.319 ns               ;
; 0.398 ns                                ; 51.02 MHz ( period = 19.602 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.319 ns               ;
; 0.398 ns                                ; 51.02 MHz ( period = 19.602 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.319 ns               ;
; 0.398 ns                                ; 51.02 MHz ( period = 19.602 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.319 ns               ;
; 0.398 ns                                ; 51.02 MHz ( period = 19.602 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[27][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.319 ns               ;
; 0.400 ns                                ; 51.02 MHz ( period = 19.600 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.317 ns               ;
; 0.400 ns                                ; 51.02 MHz ( period = 19.600 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.317 ns               ;
; 0.400 ns                                ; 51.02 MHz ( period = 19.600 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.317 ns               ;
; 0.400 ns                                ; 51.02 MHz ( period = 19.600 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.317 ns               ;
; 0.400 ns                                ; 51.02 MHz ( period = 19.600 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.317 ns               ;
; 0.400 ns                                ; 51.02 MHz ( period = 19.600 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.317 ns               ;
; 0.400 ns                                ; 51.02 MHz ( period = 19.600 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.317 ns               ;
; 0.400 ns                                ; 51.02 MHz ( period = 19.600 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[11][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.717 ns                 ; 19.317 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[10][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.423 ns                                ; 51.08 MHz ( period = 19.577 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[2][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.296 ns               ;
; 0.429 ns                                ; 51.10 MHz ( period = 19.571 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[31][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.290 ns               ;
; 0.429 ns                                ; 51.10 MHz ( period = 19.571 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[31][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.290 ns               ;
; 0.429 ns                                ; 51.10 MHz ( period = 19.571 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[31][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.290 ns               ;
; 0.429 ns                                ; 51.10 MHz ( period = 19.571 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[31][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.290 ns               ;
; 0.429 ns                                ; 51.10 MHz ( period = 19.571 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[31][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.290 ns               ;
; 0.429 ns                                ; 51.10 MHz ( period = 19.571 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[31][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.290 ns               ;
; 0.429 ns                                ; 51.10 MHz ( period = 19.571 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[31][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.290 ns               ;
; 0.429 ns                                ; 51.10 MHz ( period = 19.571 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[31][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.719 ns                 ; 19.290 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[23][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[23][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[23][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[23][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[23][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[23][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[23][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[23][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[19][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[19][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[19][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[19][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[19][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[19][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[19][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.438 ns                                ; 51.12 MHz ( period = 19.562 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[19][4]  ; clk        ; clk      ; 20.000 ns                   ; 19.721 ns                 ; 19.283 ns               ;
; 0.453 ns                                ; 51.16 MHz ( period = 19.547 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[12][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.291 ns               ;
; 0.453 ns                                ; 51.16 MHz ( period = 19.547 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[12][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.291 ns               ;
; 0.453 ns                                ; 51.16 MHz ( period = 19.547 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[12][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.291 ns               ;
; 0.453 ns                                ; 51.16 MHz ( period = 19.547 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[12][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.291 ns               ;
; 0.453 ns                                ; 51.16 MHz ( period = 19.547 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[12][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.291 ns               ;
; 0.453 ns                                ; 51.16 MHz ( period = 19.547 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[12][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.291 ns               ;
; 0.453 ns                                ; 51.16 MHz ( period = 19.547 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[12][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.291 ns               ;
; 0.453 ns                                ; 51.16 MHz ( period = 19.547 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[12][2]  ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.291 ns               ;
; 0.454 ns                                ; 51.16 MHz ( period = 19.546 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[4][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.290 ns               ;
; 0.454 ns                                ; 51.16 MHz ( period = 19.546 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[4][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.290 ns               ;
; 0.454 ns                                ; 51.16 MHz ( period = 19.546 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[4][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.290 ns               ;
; 0.454 ns                                ; 51.16 MHz ( period = 19.546 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[4][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.290 ns               ;
; 0.454 ns                                ; 51.16 MHz ( period = 19.546 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[4][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.290 ns               ;
; 0.454 ns                                ; 51.16 MHz ( period = 19.546 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[4][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.290 ns               ;
; 0.454 ns                                ; 51.16 MHz ( period = 19.546 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[4][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.290 ns               ;
; 0.454 ns                                ; 51.16 MHz ( period = 19.546 ns )                    ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[4][2]   ; clk        ; clk      ; 20.000 ns                   ; 19.744 ns                 ; 19.290 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                             ;                                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                      ; To                                                                                                                                                                                                                                            ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 98.66 MHz ( period = 10.136 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.857 ns                ;
; N/A                                     ; 99.52 MHz ( period = 10.048 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.807 ns                ;
; N/A                                     ; 104.49 MHz ( period = 9.570 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 105.93 MHz ( period = 9.440 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 105.97 MHz ( period = 9.437 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[572]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.243 ns                ;
; N/A                                     ; 106.09 MHz ( period = 9.426 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.498 ns                ;
; N/A                                     ; 106.12 MHz ( period = 9.423 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[567]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.229 ns                ;
; N/A                                     ; 106.51 MHz ( period = 9.389 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[538]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 106.54 MHz ( period = 9.386 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[535]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.199 ns                ;
; N/A                                     ; 106.54 MHz ( period = 9.386 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[536]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.199 ns                ;
; N/A                                     ; 107.43 MHz ( period = 9.308 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.436 ns                ;
; N/A                                     ; 107.94 MHz ( period = 9.264 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[566]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.070 ns                ;
; N/A                                     ; 107.94 MHz ( period = 9.264 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[569]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.070 ns                ;
; N/A                                     ; 107.98 MHz ( period = 9.261 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[570]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.067 ns                ;
; N/A                                     ; 107.99 MHz ( period = 9.260 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[563]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.066 ns                ;
; N/A                                     ; 107.99 MHz ( period = 9.260 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[574]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.066 ns                ;
; N/A                                     ; 107.99 MHz ( period = 9.260 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[575]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.066 ns                ;
; N/A                                     ; 108.04 MHz ( period = 9.256 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[565]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 108.06 MHz ( period = 9.254 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[564]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.060 ns                ;
; N/A                                     ; 108.08 MHz ( period = 9.252 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[573]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.058 ns                ;
; N/A                                     ; 108.11 MHz ( period = 9.250 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[562]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.056 ns                ;
; N/A                                     ; 108.14 MHz ( period = 9.247 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[568]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 108.14 MHz ( period = 9.247 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[571]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 108.23 MHz ( period = 9.240 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[505]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 108.27 MHz ( period = 9.236 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[503]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.037 ns                ;
; N/A                                     ; 108.30 MHz ( period = 9.234 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[510]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.035 ns                ;
; N/A                                     ; 108.33 MHz ( period = 9.231 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[525]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 108.38 MHz ( period = 9.227 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[527]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.037 ns                ;
; N/A                                     ; 108.45 MHz ( period = 9.221 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[521]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.031 ns                ;
; N/A                                     ; 108.53 MHz ( period = 9.214 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[526]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.024 ns                ;
; N/A                                     ; 108.87 MHz ( period = 9.185 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.988 ns                ;
; N/A                                     ; 108.87 MHz ( period = 9.185 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.988 ns                ;
; N/A                                     ; 108.87 MHz ( period = 9.185 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.988 ns                ;
; N/A                                     ; 108.87 MHz ( period = 9.185 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.988 ns                ;
; N/A                                     ; 108.87 MHz ( period = 9.185 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.988 ns                ;
; N/A                                     ; 108.87 MHz ( period = 9.185 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.988 ns                ;
; N/A                                     ; 108.97 MHz ( period = 9.177 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.981 ns                ;
; N/A                                     ; 108.97 MHz ( period = 9.177 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.981 ns                ;
; N/A                                     ; 108.97 MHz ( period = 9.177 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.981 ns                ;
; N/A                                     ; 108.97 MHz ( period = 9.177 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.981 ns                ;
; N/A                                     ; 108.97 MHz ( period = 9.177 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.981 ns                ;
; N/A                                     ; 108.97 MHz ( period = 9.177 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.981 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.981 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.981 ns                ;
; N/A                                     ; 109.67 MHz ( period = 9.118 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[543]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.931 ns                ;
; N/A                                     ; 109.67 MHz ( period = 9.118 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[545]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.931 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[534]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.930 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[540]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.930 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[541]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.930 ns                ;
; N/A                                     ; 109.70 MHz ( period = 9.116 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[531]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.929 ns                ;
; N/A                                     ; 109.71 MHz ( period = 9.115 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[537]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 109.71 MHz ( period = 9.115 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[542]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[532]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.927 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[539]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.927 ns                ;
; N/A                                     ; 109.76 MHz ( period = 9.111 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[533]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.924 ns                ;
; N/A                                     ; 109.81 MHz ( period = 9.107 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[511]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.908 ns                ;
; N/A                                     ; 109.82 MHz ( period = 9.106 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[504]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.907 ns                ;
; N/A                                     ; 109.96 MHz ( period = 9.094 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[508]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.895 ns                ;
; N/A                                     ; 110.23 MHz ( period = 9.072 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[544]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.885 ns                ;
; N/A                                     ; 110.24 MHz ( period = 9.071 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[530]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.884 ns                ;
; N/A                                     ; 110.42 MHz ( period = 9.056 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[518]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.866 ns                ;
; N/A                                     ; 110.42 MHz ( period = 9.056 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[529]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.866 ns                ;
; N/A                                     ; 110.44 MHz ( period = 9.055 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[524]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 110.45 MHz ( period = 9.054 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[523]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.864 ns                ;
; N/A                                     ; 110.45 MHz ( period = 9.054 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[528]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.864 ns                ;
; N/A                                     ; 110.47 MHz ( period = 9.052 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[516]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.862 ns                ;
; N/A                                     ; 110.51 MHz ( period = 9.049 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[517]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.859 ns                ;
; N/A                                     ; 110.55 MHz ( period = 9.046 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[520]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.856 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[519]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.852 ns                ;
; N/A                                     ; 110.66 MHz ( period = 9.037 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[514]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.847 ns                ;
; N/A                                     ; 110.66 MHz ( period = 9.037 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[515]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.847 ns                ;
; N/A                                     ; 110.66 MHz ( period = 9.037 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[522]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.847 ns                ;
; N/A                                     ; 111.41 MHz ( period = 8.976 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[572]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.776 ns                ;
; N/A                                     ; 111.43 MHz ( period = 8.974 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.791 ns                ;
; N/A                                     ; 111.47 MHz ( period = 8.971 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.788 ns                ;
; N/A                                     ; 111.58 MHz ( period = 8.962 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[567]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.762 ns                ;
; N/A                                     ; 111.78 MHz ( period = 8.946 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.754 ns                ;
; N/A                                     ; 111.78 MHz ( period = 8.946 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.754 ns                ;
; N/A                                     ; 111.81 MHz ( period = 8.944 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1697] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.81 MHz ( period = 8.944 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.81 MHz ( period = 8.944 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.81 MHz ( period = 8.944 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.81 MHz ( period = 8.944 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.81 MHz ( period = 8.944 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.81 MHz ( period = 8.944 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.81 MHz ( period = 8.944 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 111.82 MHz ( period = 8.943 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.760 ns                ;
; N/A                                     ; 111.93 MHz ( period = 8.934 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[507]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.735 ns                ;
; N/A                                     ; 111.94 MHz ( period = 8.933 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[502]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.734 ns                ;
; N/A                                     ; 111.98 MHz ( period = 8.930 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[506]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.731 ns                ;
; N/A                                     ; 112.01 MHz ( period = 8.928 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[538]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.735 ns                ;
; N/A                                     ; 112.02 MHz ( period = 8.927 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[509]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.728 ns                ;
; N/A                                     ; 112.03 MHz ( period = 8.926 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[512]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.727 ns                ;
; N/A                                     ; 112.04 MHz ( period = 8.925 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 112.04 MHz ( period = 8.925 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1695] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 112.04 MHz ( period = 8.925 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 112.04 MHz ( period = 8.925 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 112.04 MHz ( period = 8.925 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1696] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 112.04 MHz ( period = 8.925 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[535]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.732 ns                ;
; N/A                                     ; 112.04 MHz ( period = 8.925 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[536]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.732 ns                ;
; N/A                                     ; 112.06 MHz ( period = 8.924 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[513]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.725 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1694] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1682] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1685] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.705 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1688] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1684] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.705 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1683] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.705 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1686] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.705 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1687] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.705 ns                ;
; N/A                                     ; 112.25 MHz ( period = 8.909 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.25 MHz ( period = 8.909 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.25 MHz ( period = 8.909 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.25 MHz ( period = 8.909 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.25 MHz ( period = 8.909 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.25 MHz ( period = 8.909 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.25 MHz ( period = 8.909 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.25 MHz ( period = 8.909 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.25 MHz ( period = 8.909 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.697 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1691] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.697 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1693] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.697 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1692] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.697 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1698] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.697 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1689] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.697 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1690] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.697 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1699] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.697 ns                ;
; N/A                                     ; 112.33 MHz ( period = 8.902 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.718 ns                ;
; N/A                                     ; 112.35 MHz ( period = 8.901 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.35 MHz ( period = 8.901 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.35 MHz ( period = 8.901 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1670] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.35 MHz ( period = 8.901 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1669] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.35 MHz ( period = 8.901 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1668] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.35 MHz ( period = 8.901 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.35 MHz ( period = 8.901 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1671] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.35 MHz ( period = 8.901 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1672] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.44 MHz ( period = 8.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.692 ns                ;
; N/A                                     ; 112.44 MHz ( period = 8.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.692 ns                ;
; N/A                                     ; 112.44 MHz ( period = 8.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.692 ns                ;
; N/A                                     ; 112.44 MHz ( period = 8.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.692 ns                ;
; N/A                                     ; 112.44 MHz ( period = 8.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.692 ns                ;
; N/A                                     ; 112.44 MHz ( period = 8.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.692 ns                ;
; N/A                                     ; 112.44 MHz ( period = 8.894 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.692 ns                ;
; N/A                                     ; 112.50 MHz ( period = 8.889 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.697 ns                ;
; N/A                                     ; 112.51 MHz ( period = 8.888 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.696 ns                ;
; N/A                                     ; 112.51 MHz ( period = 8.888 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.696 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.661 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1656] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.661 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1657] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.661 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1680] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.661 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1681] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.661 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.691 ns                ;
; N/A                                     ; 112.61 MHz ( period = 8.880 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1610] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.667 ns                ;
; N/A                                     ; 112.61 MHz ( period = 8.880 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1609] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.667 ns                ;
; N/A                                     ; 112.61 MHz ( period = 8.880 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1608] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.667 ns                ;
; N/A                                     ; 112.61 MHz ( period = 8.880 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1612] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.667 ns                ;
; N/A                                     ; 112.61 MHz ( period = 8.880 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1611] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.667 ns                ;
; N/A                                     ; 112.61 MHz ( period = 8.880 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.688 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1616] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.665 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1619] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.665 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1613] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.665 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1615] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.665 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1614] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.665 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1618] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.665 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1617] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.665 ns                ;
; N/A                                     ; 112.64 MHz ( period = 8.878 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.686 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[560]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.687 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[561]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.687 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[546]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.686 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[559]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.686 ns                ;
; N/A                                     ; 112.76 MHz ( period = 8.868 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.676 ns                ;
; N/A                                     ; 112.76 MHz ( period = 8.868 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.685 ns                ;
; N/A                                     ; 112.76 MHz ( period = 8.868 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[550]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.683 ns                ;
; N/A                                     ; 112.78 MHz ( period = 8.867 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.675 ns                ;
; N/A                                     ; 112.78 MHz ( period = 8.867 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[557]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.682 ns                ;
; N/A                                     ; 112.79 MHz ( period = 8.866 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.683 ns                ;
; N/A                                     ; 112.79 MHz ( period = 8.866 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[548]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.681 ns                ;
; N/A                                     ; 112.80 MHz ( period = 8.865 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1673] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.654 ns                ;
; N/A                                     ; 112.80 MHz ( period = 8.865 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1675] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.654 ns                ;
; N/A                                     ; 112.80 MHz ( period = 8.865 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1674] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.654 ns                ;
; N/A                                     ; 112.84 MHz ( period = 8.862 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[549]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.677 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.199 ns                ;
; N/A                                     ; 112.88 MHz ( period = 8.859 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[552]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.674 ns                ;
; N/A                                     ; 112.92 MHz ( period = 8.856 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.673 ns                ;
; N/A                                     ; 112.93 MHz ( period = 8.855 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[551]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.670 ns                ;
; N/A                                     ; 112.93 MHz ( period = 8.855 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[558]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.670 ns                ;
; N/A                                     ; 112.93 MHz ( period = 8.855 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[572]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.654 ns                ;
; N/A                                     ; 112.97 MHz ( period = 8.852 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.669 ns                ;
; N/A                                     ; 112.97 MHz ( period = 8.852 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[556]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.667 ns                ;
; N/A                                     ; 112.98 MHz ( period = 8.851 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.668 ns                ;
; N/A                                     ; 112.98 MHz ( period = 8.851 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[554]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.666 ns                ;
; N/A                                     ; 113.05 MHz ( period = 8.846 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.663 ns                ;
; N/A                                     ; 113.11 MHz ( period = 8.841 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[567]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.640 ns                ;
; N/A                                     ; 113.55 MHz ( period = 8.807 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[538]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.613 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                           ;                                                                                                                                                                                                                                               ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                                                                                                     ; To                                                                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 88.64 MHz ( period = 11.282 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1014:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.039 ns               ;
; N/A                                     ; 90.25 MHz ( period = 11.080 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:818:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.852 ns               ;
; N/A                                     ; 91.95 MHz ( period = 10.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:996:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.653 ns               ;
; N/A                                     ; 95.08 MHz ( period = 10.517 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:995:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.283 ns               ;
; N/A                                     ; 95.27 MHz ( period = 10.497 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1081:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.285 ns               ;
; N/A                                     ; 95.39 MHz ( period = 10.483 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.256 ns               ;
; N/A                                     ; 95.68 MHz ( period = 10.451 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1010:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.222 ns               ;
; N/A                                     ; 95.90 MHz ( period = 10.428 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1009:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.199 ns               ;
; N/A                                     ; 96.04 MHz ( period = 10.412 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.198 ns               ;
; N/A                                     ; 96.10 MHz ( period = 10.406 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:695:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.169 ns               ;
; N/A                                     ; 96.77 MHz ( period = 10.334 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1061:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.115 ns               ;
; N/A                                     ; 97.53 MHz ( period = 10.253 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:976:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.046 ns               ;
; N/A                                     ; 98.09 MHz ( period = 10.195 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:717:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.967 ns                ;
; N/A                                     ; 98.60 MHz ( period = 10.142 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:559:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.911 ns                ;
; N/A                                     ; 98.77 MHz ( period = 10.125 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.878 ns                ;
; N/A                                     ; 99.47 MHz ( period = 10.053 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:910:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.820 ns                ;
; N/A                                     ; 99.85 MHz ( period = 10.015 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1055:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.778 ns                ;
; N/A                                     ; 99.92 MHz ( period = 10.008 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.767 ns                ;
; N/A                                     ; 99.95 MHz ( period = 10.005 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1006:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.793 ns                ;
; N/A                                     ; 99.96 MHz ( period = 10.004 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.789 ns                ;
; N/A                                     ; 100.56 MHz ( period = 9.944 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:866:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.713 ns                ;
; N/A                                     ; 100.84 MHz ( period = 9.917 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:911:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.684 ns                ;
; N/A                                     ; 100.89 MHz ( period = 9.912 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1104:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.665 ns                ;
; N/A                                     ; 101.04 MHz ( period = 9.897 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.681 ns                ;
; N/A                                     ; 101.22 MHz ( period = 9.879 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.49 MHz ( period = 9.853 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:896:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.596 ns                ;
; N/A                                     ; 101.62 MHz ( period = 9.841 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:900:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.78 MHz ( period = 9.825 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:860:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.601 ns                ;
; N/A                                     ; 101.92 MHz ( period = 9.812 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.593 ns                ;
; N/A                                     ; 102.07 MHz ( period = 9.797 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:856:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.554 ns                ;
; N/A                                     ; 102.29 MHz ( period = 9.776 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:831:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.549 ns                ;
; N/A                                     ; 102.36 MHz ( period = 9.769 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.508 ns                ;
; N/A                                     ; 102.61 MHz ( period = 9.746 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:898:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.489 ns                ;
; N/A                                     ; 103.23 MHz ( period = 9.687 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:894:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.430 ns                ;
; N/A                                     ; 103.39 MHz ( period = 9.672 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.438 ns                ;
; N/A                                     ; 103.47 MHz ( period = 9.665 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:854:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.421 ns                ;
; N/A                                     ; 103.56 MHz ( period = 9.656 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:888:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.450 ns                ;
; N/A                                     ; 103.85 MHz ( period = 9.629 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:883:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.407 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1059:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 104.07 MHz ( period = 9.609 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.390 ns                ;
; N/A                                     ; 104.10 MHz ( period = 9.606 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:892:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.378 ns                ;
; N/A                                     ; 104.28 MHz ( period = 9.590 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1083:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.364 ns                ;
; N/A                                     ; 104.44 MHz ( period = 9.575 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 104.57 MHz ( period = 9.563 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.343 ns                ;
; N/A                                     ; 104.59 MHz ( period = 9.561 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:874:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.317 ns                ;
; N/A                                     ; 104.66 MHz ( period = 9.555 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:916:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.309 ns                ;
; N/A                                     ; 104.68 MHz ( period = 9.553 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.333 ns                ;
; N/A                                     ; 104.73 MHz ( period = 9.548 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.335 ns                ;
; N/A                                     ; 104.87 MHz ( period = 9.536 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:889:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.330 ns                ;
; N/A                                     ; 104.94 MHz ( period = 9.529 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:909:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.310 ns                ;
; N/A                                     ; 105.15 MHz ( period = 9.510 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1047:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 105.27 MHz ( period = 9.499 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1049:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.283 ns                ;
; N/A                                     ; 105.30 MHz ( period = 9.497 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:711:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 105.40 MHz ( period = 9.488 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.281 ns                ;
; N/A                                     ; 105.47 MHz ( period = 9.481 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:862:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.276 ns                ;
; N/A                                     ; 105.57 MHz ( period = 9.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.240 ns                ;
; N/A                                     ; 105.63 MHz ( period = 9.467 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:858:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 105.65 MHz ( period = 9.465 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:689:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.253 ns                ;
; N/A                                     ; 105.76 MHz ( period = 9.455 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1012:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.215 ns                ;
; N/A                                     ; 105.76 MHz ( period = 9.455 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1056:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.219 ns                ;
; N/A                                     ; 105.91 MHz ( period = 9.442 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.208 ns                ;
; N/A                                     ; 105.95 MHz ( period = 9.438 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:922:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.229 ns                ;
; N/A                                     ; 106.13 MHz ( period = 9.422 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:902:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.216 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:667:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.192 ns                ;
; N/A                                     ; 106.25 MHz ( period = 9.412 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.175 ns                ;
; N/A                                     ; 106.36 MHz ( period = 9.402 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:872:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.165 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.180 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.184 ns                ;
; N/A                                     ; 106.48 MHz ( period = 9.391 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.186 ns                ;
; N/A                                     ; 106.58 MHz ( period = 9.383 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:904:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.172 ns                ;
; N/A                                     ; 106.84 MHz ( period = 9.360 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:886:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.147 ns                ;
; N/A                                     ; 106.87 MHz ( period = 9.357 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:712:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.141 ns                ;
; N/A                                     ; 106.94 MHz ( period = 9.351 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.092 ns                ;
; N/A                                     ; 107.42 MHz ( period = 9.309 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:683:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.077 ns                ;
; N/A                                     ; 107.53 MHz ( period = 9.300 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:713:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.095 ns                ;
; N/A                                     ; 107.55 MHz ( period = 9.298 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:691:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.086 ns                ;
; N/A                                     ; 107.55 MHz ( period = 9.298 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:908:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.092 ns                ;
; N/A                                     ; 107.57 MHz ( period = 9.296 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.092 ns                ;
; N/A                                     ; 107.77 MHz ( period = 9.279 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1026:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.045 ns                ;
; N/A                                     ; 107.82 MHz ( period = 9.275 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:918:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.058 ns                ;
; N/A                                     ; 107.87 MHz ( period = 9.270 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1051:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.047 ns                ;
; N/A                                     ; 108.19 MHz ( period = 9.243 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.983 ns                ;
; N/A                                     ; 108.23 MHz ( period = 9.240 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.021 ns                ;
; N/A                                     ; 108.62 MHz ( period = 9.206 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:914:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.990 ns                ;
; N/A                                     ; 108.67 MHz ( period = 9.202 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:653:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.979 ns                ;
; N/A                                     ; 108.68 MHz ( period = 9.201 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:864:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.995 ns                ;
; N/A                                     ; 108.86 MHz ( period = 9.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1003:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.974 ns                ;
; N/A                                     ; 108.96 MHz ( period = 9.178 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.973 ns                ;
; N/A                                     ; 108.96 MHz ( period = 9.178 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1053:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.948 ns                ;
; N/A                                     ; 109.13 MHz ( period = 9.163 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.959 ns                ;
; N/A                                     ; 109.13 MHz ( period = 9.163 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:906:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 109.15 MHz ( period = 9.162 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:709:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.968 ns                ;
; N/A                                     ; 109.31 MHz ( period = 9.148 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:669:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.918 ns                ;
; N/A                                     ; 109.42 MHz ( period = 9.139 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:983:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.912 ns                ;
; N/A                                     ; 109.66 MHz ( period = 9.119 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.894 ns                ;
; N/A                                     ; 109.67 MHz ( period = 9.118 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:890:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.905 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:882:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.895 ns                ;
; N/A                                     ; 109.70 MHz ( period = 9.116 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.887 ns                ;
; N/A                                     ; 109.70 MHz ( period = 9.116 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1100:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.901 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:885:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.889 ns                ;
; N/A                                     ; 110.01 MHz ( period = 9.090 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:887:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.906 ns                ;
; N/A                                     ; 110.02 MHz ( period = 9.089 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:930:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.889 ns                ;
; N/A                                     ; 110.04 MHz ( period = 9.088 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.841 ns                ;
; N/A                                     ; 110.08 MHz ( period = 9.084 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:605:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.850 ns                ;
; N/A                                     ; 110.12 MHz ( period = 9.081 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.859 ns                ;
; N/A                                     ; 110.14 MHz ( period = 9.079 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:665:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.886 ns                ;
; N/A                                     ; 110.27 MHz ( period = 9.069 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:920:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.850 ns                ;
; N/A                                     ; 110.27 MHz ( period = 9.069 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:884:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.856 ns                ;
; N/A                                     ; 110.38 MHz ( period = 9.060 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 110.41 MHz ( period = 9.057 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:596:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.823 ns                ;
; N/A                                     ; 110.42 MHz ( period = 9.056 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 110.45 MHz ( period = 9.054 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:848:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.818 ns                ;
; N/A                                     ; 110.56 MHz ( period = 9.045 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:715:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.849 ns                ;
; N/A                                     ; 110.58 MHz ( period = 9.043 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.847 ns                ;
; N/A                                     ; 110.79 MHz ( period = 9.026 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:609:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.807 ns                ;
; N/A                                     ; 110.80 MHz ( period = 9.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:899:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.813 ns                ;
; N/A                                     ; 111.11 MHz ( period = 9.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1013:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.760 ns                ;
; N/A                                     ; 111.19 MHz ( period = 8.994 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:627:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.755 ns                ;
; N/A                                     ; 111.27 MHz ( period = 8.987 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.785 ns                ;
; N/A                                     ; 111.27 MHz ( period = 8.987 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:980:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 111.30 MHz ( period = 8.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.789 ns                ;
; N/A                                     ; 111.36 MHz ( period = 8.980 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1054:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 111.42 MHz ( period = 8.975 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:999:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.764 ns                ;
; N/A                                     ; 111.51 MHz ( period = 8.968 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1005:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.776 ns                ;
; N/A                                     ; 111.51 MHz ( period = 8.968 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:868:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.732 ns                ;
; N/A                                     ; 111.53 MHz ( period = 8.966 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:912:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.749 ns                ;
; N/A                                     ; 111.61 MHz ( period = 8.960 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.737 ns                ;
; N/A                                     ; 111.62 MHz ( period = 8.959 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1022:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.734 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:921:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.741 ns                ;
; N/A                                     ; 111.74 MHz ( period = 8.949 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|regoutff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.711 ns                ;
; N/A                                     ; 111.83 MHz ( period = 8.942 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:852:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.698 ns                ;
; N/A                                     ; 111.84 MHz ( period = 8.941 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.734 ns                ;
; N/A                                     ; 111.88 MHz ( period = 8.938 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1024:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.703 ns                ;
; N/A                                     ; 112.07 MHz ( period = 8.923 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:611:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.689 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:673:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.701 ns                ;
; N/A                                     ; 112.26 MHz ( period = 8.908 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:580:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.693 ns                ;
; N/A                                     ; 112.27 MHz ( period = 8.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:659:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.684 ns                ;
; N/A                                     ; 112.27 MHz ( period = 8.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.672 ns                ;
; N/A                                     ; 112.41 MHz ( period = 8.896 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.692 ns                ;
; N/A                                     ; 112.42 MHz ( period = 8.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:891:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.682 ns                ;
; N/A                                     ; 112.45 MHz ( period = 8.893 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1020:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.668 ns                ;
; N/A                                     ; 112.47 MHz ( period = 8.891 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1045:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.660 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.661 ns                ;
; N/A                                     ; 112.59 MHz ( period = 8.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:984:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 112.65 MHz ( period = 8.877 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:618:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.672 ns                ;
; N/A                                     ; 112.76 MHz ( period = 8.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.635 ns                ;
; N/A                                     ; 112.76 MHz ( period = 8.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:671:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.645 ns                ;
; N/A                                     ; 112.88 MHz ( period = 8.859 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:681:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.624 ns                ;
; N/A                                     ; 112.96 MHz ( period = 8.853 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:982:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.640 ns                ;
; N/A                                     ; 112.96 MHz ( period = 8.853 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:870:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.617 ns                ;
; N/A                                     ; 113.15 MHz ( period = 8.838 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.638 ns                ;
; N/A                                     ; 113.49 MHz ( period = 8.811 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.580 ns                ;
; N/A                                     ; 113.52 MHz ( period = 8.809 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:699:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.566 ns                ;
; N/A                                     ; 113.55 MHz ( period = 8.807 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.561 ns                ;
; N/A                                     ; 113.58 MHz ( period = 8.804 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.568 ns                ;
; N/A                                     ; 113.61 MHz ( period = 8.802 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.570 ns                ;
; N/A                                     ; 113.62 MHz ( period = 8.801 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:985:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.574 ns                ;
; N/A                                     ; 113.78 MHz ( period = 8.789 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 113.80 MHz ( period = 8.787 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.561 ns                ;
; N/A                                     ; 113.88 MHz ( period = 8.781 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.554 ns                ;
; N/A                                     ; 113.91 MHz ( period = 8.779 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:677:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.584 ns                ;
; N/A                                     ; 114.05 MHz ( period = 8.768 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1004:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.553 ns                ;
; N/A                                     ; 114.06 MHz ( period = 8.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:687:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.510 ns                ;
; N/A                                     ; 114.10 MHz ( period = 8.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.540 ns                ;
; N/A                                     ; 114.10 MHz ( period = 8.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1076:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.549 ns                ;
; N/A                                     ; 114.17 MHz ( period = 8.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:950:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.555 ns                ;
; N/A                                     ; 114.23 MHz ( period = 8.754 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.551 ns                ;
; N/A                                     ; 114.50 MHz ( period = 8.734 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:869:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.498 ns                ;
; N/A                                     ; 114.74 MHz ( period = 8.715 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.490 ns                ;
; N/A                                     ; 114.76 MHz ( period = 8.714 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.480 ns                ;
; N/A                                     ; 114.88 MHz ( period = 8.705 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:655:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.490 ns                ;
; N/A                                     ; 114.90 MHz ( period = 8.703 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:895:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.479 ns                ;
; N/A                                     ; 114.93 MHz ( period = 8.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:997:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.501 ns                ;
; N/A                                     ; 114.93 MHz ( period = 8.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:893:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.444 ns                ;
; N/A                                     ; 114.97 MHz ( period = 8.698 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:685:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.469 ns                ;
; N/A                                     ; 114.98 MHz ( period = 8.697 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:865:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 115.05 MHz ( period = 8.692 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:867:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 115.09 MHz ( period = 8.689 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.446 ns                ;
; N/A                                     ; 115.21 MHz ( period = 8.680 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 115.21 MHz ( period = 8.680 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.461 ns                ;
; N/A                                     ; 115.27 MHz ( period = 8.675 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.442 ns                ;
; N/A                                     ; 115.34 MHz ( period = 8.670 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.433 ns                ;
; N/A                                     ; 115.35 MHz ( period = 8.669 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1093:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.431 ns                ;
; N/A                                     ; 115.39 MHz ( period = 8.666 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.468 ns                ;
; N/A                                     ; 115.41 MHz ( period = 8.665 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 115.47 MHz ( period = 8.660 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.453 ns                ;
; N/A                                     ; 115.49 MHz ( period = 8.659 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:657:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.424 ns                ;
; N/A                                     ; 115.55 MHz ( period = 8.654 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 115.65 MHz ( period = 8.647 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.427 ns                ;
; N/A                                     ; 115.77 MHz ( period = 8.638 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:614:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.432 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.404 ns                ;
; N/A                                     ; 115.87 MHz ( period = 8.630 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:588:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 115.89 MHz ( period = 8.629 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:881:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.428 ns                ;
; N/A                                     ; 116.00 MHz ( period = 8.621 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.419 ns                ;
; N/A                                     ; 116.08 MHz ( period = 8.615 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:675:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.402 ns                ;
; N/A                                     ; 116.09 MHz ( period = 8.614 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1097:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.384 ns                ;
; N/A                                     ; 116.14 MHz ( period = 8.610 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.415 ns                ;
; N/A                                     ; 116.20 MHz ( period = 8.606 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.359 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                        ; To                                                                                                                                                                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.607 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]                                                                                                                                  ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]                                                                                                                                  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.623 ns                 ;
; 1.608 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[2]                                                                                                                                  ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[2]                                                                                                                                  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.624 ns                 ;
; 1.652 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[6]                                                                                                                                  ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[6]                                                                                                                                  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.668 ns                 ;
; 1.691 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[8]                                                                                                                                  ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[8]                                                                                                                                  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.707 ns                 ;
; 1.706 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[9]                                                                                                                                  ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[9]                                                                                                                                  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.722 ns                 ;
; 1.706 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[3]                                                                                                                                  ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[3]                                                                                                                                  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.722 ns                 ;
; 1.746 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.832 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[12]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.848 ns                 ;
; 1.832 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[10]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.848 ns                 ;
; 1.832 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[15]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.848 ns                 ;
; 1.832 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[7]                                                                                                                                  ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[7]                                                                                                                                  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.848 ns                 ;
; 1.939 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[5]                                                                                                                                  ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[5]                                                                                                                                  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.955 ns                 ;
; 1.994 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.010 ns                 ;
; 2.079 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[9]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~portb_address_reg7 ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 2.129 ns                 ;
; 2.115 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; 0.000 ns                   ; 0.038 ns                   ; 2.153 ns                 ;
; 2.118 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[3]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; 0.000 ns                   ; 0.038 ns                   ; 2.156 ns                 ;
; 2.119 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[6]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 2.169 ns                 ;
; 2.175 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[8]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~portb_address_reg6 ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 2.225 ns                 ;
; 2.194 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.210 ns                 ;
; 2.254 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.270 ns                 ;
; 2.261 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.277 ns                 ;
; 2.307 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[14]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 2.322 ns                 ;
; 2.307 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[16]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 2.322 ns                 ;
; 2.341 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[5]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; 0.000 ns                   ; 0.038 ns                   ; 2.379 ns                 ;
; 2.349 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[30]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 2.366 ns                 ;
; 2.375 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[2]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; 0.000 ns                   ; 0.038 ns                   ; 2.413 ns                 ;
; 2.378 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[9]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7 ; clk        ; clk      ; 0.000 ns                   ; 0.066 ns                   ; 2.444 ns                 ;
; 2.390 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[9]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~portb_address_reg7 ; clk        ; clk      ; 0.000 ns                   ; 0.059 ns                   ; 2.449 ns                 ;
; 2.425 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; 0.000 ns                   ; 0.047 ns                   ; 2.472 ns                 ;
; 2.427 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[6]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; 0.000 ns                   ; 0.059 ns                   ; 2.486 ns                 ;
; 2.429 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[6]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; 0.000 ns                   ; 0.066 ns                   ; 2.495 ns                 ;
; 2.430 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[31]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.446 ns                 ;
; 2.434 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[3]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; 0.000 ns                   ; 0.047 ns                   ; 2.481 ns                 ;
; 2.472 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[19]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 2.489 ns                 ;
; 2.480 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.496 ns                 ;
; 2.496 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[8]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~portb_address_reg6 ; clk        ; clk      ; 0.000 ns                   ; 0.059 ns                   ; 2.555 ns                 ;
; 2.510 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.526 ns                 ;
; 2.516 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[8]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg6 ; clk        ; clk      ; 0.000 ns                   ; 0.066 ns                   ; 2.582 ns                 ;
; 2.538 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.554 ns                 ;
; 2.557 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.573 ns                 ;
; 2.563 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.579 ns                 ;
; 2.611 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[26]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 2.628 ns                 ;
; 2.614 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 2.620 ns                 ;
; 2.614 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[13]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 2.620 ns                 ;
; 2.614 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[11]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 2.620 ns                 ;
; 2.614 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 2.620 ns                 ;
; 2.614 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 2.620 ns                 ;
; 2.614 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 2.620 ns                 ;
; 2.614 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[19]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 2.620 ns                 ;
; 2.614 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[27]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 2.620 ns                 ;
; 2.614 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[26]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 2.620 ns                 ;
; 2.614 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[28]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 2.620 ns                 ;
; 2.614 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[30]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 2.620 ns                 ;
; 2.616 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[7]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; 0.000 ns                   ; 0.034 ns                   ; 2.650 ns                 ;
; 2.618 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.005 ns                   ; 2.623 ns                 ;
; 2.618 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[17]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.005 ns                   ; 2.623 ns                 ;
; 2.618 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 2.635 ns                 ;
; 2.618 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[21]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.005 ns                   ; 2.623 ns                 ;
; 2.618 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.005 ns                   ; 2.623 ns                 ;
; 2.618 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.005 ns                   ; 2.623 ns                 ;
; 2.618 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[31]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.005 ns                   ; 2.623 ns                 ;
; 2.620 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[21]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.636 ns                 ;
; 2.636 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[5]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; 0.000 ns                   ; 0.047 ns                   ; 2.683 ns                 ;
; 2.644 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 2.661 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg7  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg6  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg5  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg4  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg3  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg2  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg1  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg0  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg7  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg6  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg5  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg4  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg3  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg2  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg1  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg0  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg15 ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg14 ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg13 ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg12 ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg11 ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg10 ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg9  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg8  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg7  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg6  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg5  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg4  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg3  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg2  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg1  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg0  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg7  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg6  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg5  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg4  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg3  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg2  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg1  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg0  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg7  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg6  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg5  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg4  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg3  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg2  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg1  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_datain_reg0  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg15 ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg14 ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg13 ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg12 ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg11 ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg10 ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg9  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg8  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM1:u1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fpr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg7  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg6  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg5  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg4  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg3  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg2  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg1  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_datain_reg0  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM0:u0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_epr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.648 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 2.665 ns                 ;
; 2.686 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 2.703 ns                 ;
; 2.689 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[2]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; 0.000 ns                   ; 0.047 ns                   ; 2.736 ns                 ;
; 2.702 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; 0.000 ns                   ; 0.054 ns                   ; 2.756 ns                 ;
; 2.726 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[3]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; 0.000 ns                   ; 0.054 ns                   ; 2.780 ns                 ;
; 2.757 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[28]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 2.774 ns                 ;
; 2.783 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[26]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.799 ns                 ;
; 2.789 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[12]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[12]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.805 ns                 ;
; 2.801 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.817 ns                 ;
; 2.803 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[21]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 2.818 ns                 ;
; 2.824 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[27]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 2.841 ns                 ;
; 2.827 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.843 ns                 ;
; 2.831 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.847 ns                 ;
; 2.843 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[26]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.859 ns                 ;
; 2.854 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.870 ns                 ;
; 2.883 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.899 ns                 ;
; 2.893 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[30]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 2.910 ns                 ;
; 2.898 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[19]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[19]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.914 ns                 ;
; 2.921 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[26]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 2.938 ns                 ;
; 2.924 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[5]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; 0.000 ns                   ; 0.054 ns                   ; 2.978 ns                 ;
; 2.929 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[28]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.945 ns                 ;
; 2.935 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[7]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hpr1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; 0.000 ns                   ; 0.043 ns                   ; 2.978 ns                 ;
; 2.943 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[28]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[28]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.959 ns                 ;
; 2.953 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[7]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 3.003 ns                 ;
; 2.974 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[31]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.990 ns                 ;
; 2.976 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[16]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[16]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 2.992 ns                 ;
; 2.979 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[2]                                                                                                                                  ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; 0.000 ns                   ; 0.054 ns                   ; 3.033 ns                 ;
; 2.989 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[28]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.005 ns                 ;
; 2.996 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[27]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.012 ns                 ;
; 3.026 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 3.041 ns                 ;
; 3.040 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[31]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[31]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.056 ns                 ;
; 3.050 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 3.065 ns                 ;
; 3.056 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[27]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.072 ns                 ;
; 3.065 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[30]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.081 ns                 ;
; 3.067 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[28]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 3.084 ns                 ;
; 3.075 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[10]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[10]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.091 ns                 ;
; 3.078 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[14]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[14]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.094 ns                 ;
; 3.086 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 3.101 ns                 ;
; 3.104 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[26]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.120 ns                 ;
; 3.110 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 3.125 ns                 ;
; 3.125 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[30]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.141 ns                 ;
; 3.134 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[27]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 3.151 ns                 ;
; 3.146 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[31]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 3.161 ns                 ;
; 3.153 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[16]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[17]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 3.159 ns                 ;
; 3.156 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[26]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.172 ns                 ;
; 3.164 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.180 ns                 ;
; 3.173 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[12]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[13]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 3.179 ns                 ;
; 3.188 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.204 ns                 ;
; 3.198 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[14]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[15]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 3.215 ns                 ;
; 3.200 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[17]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[17]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.216 ns                 ;
; 3.203 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[30]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 3.220 ns                 ;
; 3.206 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[31]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 3.221 ns                 ;
; 3.247 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[30][19]                                                                                                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[19]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 3.297 ns                 ;
; 3.250 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[28]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.266 ns                 ;
; 3.280 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[14]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[17]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 3.286 ns                 ;
; 3.284 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[31]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.300 ns                 ;
; 3.287 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[10]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[12]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.303 ns                 ;
; 3.287 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[16]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[19]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.007 ns                   ; 3.294 ns                 ;
; 3.296 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[21]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[21]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.312 ns                 ;
; 3.302 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[28]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.318 ns                 ;
; 3.308 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[26]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[26]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.324 ns                 ;
; 3.308 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[12]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[15]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.324 ns                 ;
; 3.317 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[27]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.333 ns                 ;
; 3.323 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[10]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[11]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 3.329 ns                 ;
; 3.345 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[13]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[13]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.361 ns                 ;
; 3.347 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 3.362 ns                 ;
; 3.352 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[28]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 3.367 ns                 ;
; 3.359 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[10]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[13]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.006 ns                   ; 3.365 ns                 ;
; 3.359 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[19]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.375 ns                 ;
; 3.361 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[19]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[21]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 3.376 ns                 ;
; 3.365 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[5][20]                                                                                                         ; PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; 0.000 ns                   ; 0.036 ns                   ; 3.401 ns                 ;
; 3.369 ns                                ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                 ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[27]                                                                                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 3.385 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                         ;                                                                                                                                                                                             ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                                                                            ; To Clock                     ;
+-------+--------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 1.044 ns   ; SW[1]                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1105]                                                                                                                                                 ; CLOCK_50                     ;
; N/A   ; None         ; 0.745 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[31]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.745 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.745 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.745 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[21]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.745 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[17]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.745 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.741 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[30]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.741 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[28]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.741 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[26]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.741 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[27]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.741 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[19]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.741 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.741 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.741 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.741 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[11]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.741 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[13]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.741 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.632 ns   ; SW[1]                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1105]                                                                                                                                                    ; CLOCK_50                     ;
; N/A   ; None         ; 0.434 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[16]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.434 ns   ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[14]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 0.350 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.350 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.350 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.350 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.350 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.350 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.350 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.350 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.069 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.069 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.069 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.069 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.069 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.069 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.069 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.069 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.041 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[15]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; -0.041 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[10]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; -0.041 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[12]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; -0.042 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[1]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A   ; None         ; -0.042 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[0]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A   ; None         ; -0.073 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.127 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; -0.321 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.495 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.604 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.745 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.745 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.009 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[8]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A   ; None         ; -1.012 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[6]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A   ; None         ; -1.079 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[2]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A   ; None         ; -1.079 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A   ; None         ; -1.094 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[7]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A   ; None         ; -1.288 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[9]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A   ; None         ; -1.349 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[5]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A   ; None         ; -1.350 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[3]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A   ; None         ; -1.459 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.459 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.678 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.678 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.678 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.716 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.718 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.720 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.720 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.789 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.798 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.805 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.805 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.892 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.936 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.936 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.937 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.938 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.941 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.942 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.944 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.944 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.061 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.061 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.073 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.081 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.138 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3317] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.272 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                                                                                                            ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 2.502 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.368 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3317] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.311 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.303 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.291 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.291 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.174 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.174 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.172 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.171 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.168 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.167 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.166 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.166 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.122 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.035 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.035 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.028 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.019 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.950 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.950 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.948 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.946 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.908 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.908 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.908 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.689 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.689 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.603 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[16]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 1.580 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[3]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A           ; None        ; 1.579 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[5]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A           ; None        ; 1.518 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[9]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A           ; None        ; 1.468 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.324 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[7]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A           ; None        ; 1.323 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[14]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 1.309 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[2]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A           ; None        ; 1.309 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A           ; None        ; 1.276 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[29]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 1.273 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[25]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 1.269 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[18]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 1.267 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[31]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 1.267 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[21]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 1.266 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[17]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 1.242 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[6]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A           ; None        ; 1.239 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[8]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A           ; None        ; 1.121 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[1]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A           ; None        ; 1.117 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[0]                                                                                                                                                                                    ; CLOCK_50                     ;
; N/A           ; None        ; 1.077 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[12]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 1.066 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[15]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 1.064 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[10]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.975 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.975 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.913 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[28]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.912 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[19]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.912 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[20]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.911 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[11]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.911 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[24]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.910 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[30]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.904 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[26]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.903 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[13]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.902 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[23]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.901 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[27]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.900 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[22]                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.834 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.551 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.357 ns  ; SW[1]                        ; PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|state                                                                                                                                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; 0.303 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.161 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.161 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.161 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.161 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.161 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.161 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.161 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.161 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.120 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.120 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.120 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.120 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.120 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.120 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.120 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.120 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.402 ns ; SW[1]                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1105]                                                                                                                                                    ; CLOCK_50                     ;
; N/A           ; None        ; -0.814 ns ; SW[1]                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1105]                                                                                                                                                 ; CLOCK_50                     ;
+---------------+-------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Sep 17 10:41:18 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Top -c Top --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
    Info: Assuming node "CLOCK_50" is an undefined clock
Info: Slack time is 110 ps for clock "clk" between source memory "PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7" and destination register "PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][6]"
    Info: Fmax is 50.28 MHz (period= 19.89 ns)
    Info: + Largest memory to register requirement is 19.749 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.078 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.340 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y2_N17; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(0.774 ns) + CELL(0.000 ns) = 0.774 ns; Loc. = CLKCTRL_G14; Fanout = 1255; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.340 ns; Loc. = LCFF_X29_Y19_N29; Fanout = 4; REG Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][6]'
                Info: Total cell delay = 0.537 ns ( 22.95 % )
                Info: Total interconnect delay = 1.803 ns ( 77.05 % )
            Info: - Longest clock path from clock "clk" to source memory is 2.418 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y2_N17; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(0.774 ns) + CELL(0.000 ns) = 0.774 ns; Loc. = CLKCTRL_G14; Fanout = 1255; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.955 ns) + CELL(0.689 ns) = 2.418 ns; Loc. = M4K_X26_Y21; Fanout = 8; MEM Node = 'PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7'
                Info: Total cell delay = 0.689 ns ( 28.49 % )
                Info: Total interconnect delay = 1.729 ns ( 71.51 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 19.639 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y21; Fanout = 8; MEM Node = 'PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|ram_block1a0~portb_address_reg7'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y21; Fanout = 248; MEM Node = 'PPS_Top:PPS_Top|three_port_sram:Memory|RAM2:u2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gpr1:auto_generated|q_b[2]'
        Info: 3: + IC(1.377 ns) + CELL(0.271 ns) = 4.639 ns; Loc. = LCCOMB_X27_Y15_N12; Fanout = 1; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|Rd2[8]~496'
        Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 5.029 ns; Loc. = LCCOMB_X27_Y15_N2; Fanout = 1; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|Rd2[8]~497'
        Info: 5: + IC(1.424 ns) + CELL(0.438 ns) = 6.891 ns; Loc. = LCCOMB_X37_Y18_N6; Fanout = 1; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|Rd2[8]~505'
        Info: 6: + IC(0.989 ns) + CELL(0.150 ns) = 8.030 ns; Loc. = LCCOMB_X33_Y22_N6; Fanout = 4; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|Rd2[8]~516'
        Info: 7: + IC(1.502 ns) + CELL(0.150 ns) = 9.682 ns; Loc. = LCCOMB_X32_Y31_N22; Fanout = 13; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|ID_MUXop2_out[8]~64'
        Info: 8: + IC(0.812 ns) + CELL(0.393 ns) = 10.887 ns; Loc. = LCCOMB_X31_Y28_N0; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~17'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 10.958 ns; Loc. = LCCOMB_X31_Y28_N2; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~19'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 11.029 ns; Loc. = LCCOMB_X31_Y28_N4; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~21'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.100 ns; Loc. = LCCOMB_X31_Y28_N6; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~23'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 11.171 ns; Loc. = LCCOMB_X31_Y28_N8; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~25'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 11.242 ns; Loc. = LCCOMB_X31_Y28_N10; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~27'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 11.313 ns; Loc. = LCCOMB_X31_Y28_N12; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~29'
        Info: 15: + IC(0.000 ns) + CELL(0.159 ns) = 11.472 ns; Loc. = LCCOMB_X31_Y28_N14; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~31'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 11.543 ns; Loc. = LCCOMB_X31_Y28_N16; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~33'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 11.614 ns; Loc. = LCCOMB_X31_Y28_N18; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~35'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 11.685 ns; Loc. = LCCOMB_X31_Y28_N20; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~37'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 11.756 ns; Loc. = LCCOMB_X31_Y28_N22; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~39'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 11.827 ns; Loc. = LCCOMB_X31_Y28_N24; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~41'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 11.898 ns; Loc. = LCCOMB_X31_Y28_N26; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~43'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 11.969 ns; Loc. = LCCOMB_X31_Y28_N28; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~45'
        Info: 23: + IC(0.000 ns) + CELL(0.146 ns) = 12.115 ns; Loc. = LCCOMB_X31_Y28_N30; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~47'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 12.186 ns; Loc. = LCCOMB_X31_Y27_N0; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~49'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 12.257 ns; Loc. = LCCOMB_X31_Y27_N2; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~51'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 12.328 ns; Loc. = LCCOMB_X31_Y27_N4; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~53'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 12.399 ns; Loc. = LCCOMB_X31_Y27_N6; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~55'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 12.470 ns; Loc. = LCCOMB_X31_Y27_N8; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~57'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 12.541 ns; Loc. = LCCOMB_X31_Y27_N10; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~59'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 12.612 ns; Loc. = LCCOMB_X31_Y27_N12; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~61'
        Info: 31: + IC(0.000 ns) + CELL(0.159 ns) = 12.771 ns; Loc. = LCCOMB_X31_Y27_N14; Fanout = 1; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~63'
        Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 13.181 ns; Loc. = LCCOMB_X31_Y27_N16; Fanout = 1; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Add1~64'
        Info: 33: + IC(0.777 ns) + CELL(0.275 ns) = 14.233 ns; Loc. = LCCOMB_X31_Y25_N22; Fanout = 1; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Selector31~6'
        Info: 34: + IC(0.244 ns) + CELL(0.149 ns) = 14.626 ns; Loc. = LCCOMB_X31_Y25_N12; Fanout = 1; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Selector31~7'
        Info: 35: + IC(0.243 ns) + CELL(0.149 ns) = 15.018 ns; Loc. = LCCOMB_X31_Y25_N30; Fanout = 9; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Execute:EXE|ALU:ALU|Selector31~14'
        Info: 36: + IC(0.765 ns) + CELL(0.150 ns) = 15.933 ns; Loc. = LCCOMB_X31_Y22_N12; Fanout = 2; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Memory:MEM|MEM_MUXOut_out[3]~302'
        Info: 37: + IC(0.256 ns) + CELL(0.150 ns) = 16.339 ns; Loc. = LCCOMB_X31_Y22_N16; Fanout = 10; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Memory:MEM|MEM_MUXOut_out[3]~304'
        Info: 38: + IC(0.953 ns) + CELL(0.271 ns) = 17.563 ns; Loc. = LCCOMB_X36_Y22_N0; Fanout = 1; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Memory:MEM|MEM_MUXOut_out[6]~317'
        Info: 39: + IC(0.240 ns) + CELL(0.150 ns) = 17.953 ns; Loc. = LCCOMB_X36_Y22_N10; Fanout = 31; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Memory:MEM|MEM_MUXOut_out[6]~318'
        Info: 40: + IC(1.320 ns) + CELL(0.366 ns) = 19.639 ns; Loc. = LCFF_X29_Y19_N29; Fanout = 4; REG Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Decode:ID|RegFile:RegFile|RF_mem[6][6]'
        Info: Total cell delay = 8.497 ns ( 43.27 % )
        Info: Total interconnect delay = 11.142 ns ( 56.73 % )
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 98.66 MHz between source register "sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]" and destination register "sld_hub:auto_hub|tdo" (period= 10.136 ns)
    Info: + Longest register to register delay is 4.857 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y11_N25; Fanout = 40; REG Node = 'sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]'
        Info: 2: + IC(1.319 ns) + CELL(0.150 ns) = 1.469 ns; Loc. = LCCOMB_X7_Y12_N6; Fanout = 6; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0'
        Info: 3: + IC(0.268 ns) + CELL(0.150 ns) = 1.887 ns; Loc. = LCCOMB_X7_Y12_N4; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 4: + IC(0.245 ns) + CELL(0.275 ns) = 2.407 ns; Loc. = LCCOMB_X7_Y12_N2; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 5: + IC(0.439 ns) + CELL(0.271 ns) = 3.117 ns; Loc. = LCCOMB_X7_Y12_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 6: + IC(0.711 ns) + CELL(0.150 ns) = 3.978 ns; Loc. = LCCOMB_X7_Y11_N18; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 7: + IC(0.645 ns) + CELL(0.150 ns) = 4.773 ns; Loc. = LCCOMB_X5_Y11_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.857 ns; Loc. = LCFF_X5_Y11_N3; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.230 ns ( 25.32 % )
        Info: Total interconnect delay = 3.627 ns ( 74.68 % )
    Info: - Smallest clock skew is 0.003 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.414 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 4792; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 4.414 ns; Loc. = LCFF_X5_Y11_N3; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.17 % )
            Info: Total interconnect delay = 3.877 ns ( 87.83 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.411 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 4792; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 4.411 ns; Loc. = LCFF_X3_Y11_N25; Fanout = 40; REG Node = 'sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]'
            Info: Total cell delay = 0.537 ns ( 12.17 % )
            Info: Total interconnect delay = 3.874 ns ( 87.83 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "CLOCK_50" has Internal fmax of 88.64 MHz between source register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1014:sm1|regoutff" and destination register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed" (period= 11.282 ns)
    Info: + Longest register to register delay is 11.039 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y17_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1014:sm1|regoutff'
        Info: 2: + IC(3.921 ns) + CELL(0.393 ns) = 4.314 ns; Loc. = LCCOMB_X41_Y8_N14; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~252'
        Info: 3: + IC(0.395 ns) + CELL(0.393 ns) = 5.102 ns; Loc. = LCCOMB_X40_Y8_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~255'
        Info: 4: + IC(2.016 ns) + CELL(0.393 ns) = 7.511 ns; Loc. = LCCOMB_X40_Y28_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~261'
        Info: 5: + IC(0.244 ns) + CELL(0.393 ns) = 8.148 ns; Loc. = LCCOMB_X40_Y28_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~283'
        Info: 6: + IC(1.646 ns) + CELL(0.275 ns) = 10.069 ns; Loc. = LCCOMB_X38_Y16_N20; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~369'
        Info: 7: + IC(0.736 ns) + CELL(0.150 ns) = 10.955 ns; Loc. = LCCOMB_X37_Y13_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~370'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 11.039 ns; Loc. = LCFF_X37_Y13_N9; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed'
        Info: Total cell delay = 2.081 ns ( 18.85 % )
        Info: Total interconnect delay = 8.958 ns ( 81.15 % )
    Info: - Smallest clock skew is -0.029 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.660 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 11366; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X37_Y13_N9; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed'
            Info: Total cell delay = 1.536 ns ( 57.74 % )
            Info: Total interconnect delay = 1.124 ns ( 42.26 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 2.689 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 11366; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X9_Y17_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1014:sm1|regoutff'
            Info: Total cell delay = 1.536 ns ( 57.12 % )
            Info: Total interconnect delay = 1.153 ns ( 42.88 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 1.607 ns for clock "clk" between source register "PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]" and destination register "PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]"
    Info: + Shortest register to register delay is 1.623 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y31_N27; Fanout = 4; REG Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]'
        Info: 2: + IC(0.326 ns) + CELL(0.420 ns) = 0.746 ns; Loc. = LCCOMB_X27_Y31_N12; Fanout = 1; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|IF_addr_out[4]~6'
        Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 1.140 ns; Loc. = LCCOMB_X27_Y31_N18; Fanout = 6; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|IF_addr_out[4]~7'
        Info: 4: + IC(0.250 ns) + CELL(0.149 ns) = 1.539 ns; Loc. = LCCOMB_X27_Y31_N26; Fanout = 1; COMB Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC~44'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.623 ns; Loc. = LCFF_X27_Y31_N27; Fanout = 4; REG Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]'
        Info: Total cell delay = 0.803 ns ( 49.48 % )
        Info: Total interconnect delay = 0.820 ns ( 50.52 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clk" to destination register is 2.348 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y2_N17; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(0.774 ns) + CELL(0.000 ns) = 0.774 ns; Loc. = CLKCTRL_G14; Fanout = 1255; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.348 ns; Loc. = LCFF_X27_Y31_N27; Fanout = 4; REG Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]'
                Info: Total cell delay = 0.537 ns ( 22.87 % )
                Info: Total interconnect delay = 1.811 ns ( 77.13 % )
            Info: - Shortest clock path from clock "clk" to source register is 2.348 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y2_N17; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(0.774 ns) + CELL(0.000 ns) = 0.774 ns; Loc. = CLKCTRL_G14; Fanout = 1255; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.348 ns; Loc. = LCFF_X27_Y31_N27; Fanout = 4; REG Node = 'PPS_Top:PPS_Top|PPS_Processor:Processor|PPS_Fetch:IF|PC[4]'
                Info: Total cell delay = 0.537 ns ( 22.87 % )
                Info: Total interconnect delay = 1.811 ns ( 77.13 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1105]" (data pin = "SW[1]", clock pin = "CLOCK_50") is 1.044 ns
    Info: + Longest pin to register delay is 3.759 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 37; PIN Node = 'SW[1]'
        Info: 2: + IC(2.394 ns) + CELL(0.366 ns) = 3.759 ns; Loc. = LCFF_X15_Y13_N29; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1105]'
        Info: Total cell delay = 1.365 ns ( 36.31 % )
        Info: Total interconnect delay = 2.394 ns ( 63.69 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 2.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 11366; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X15_Y13_N29; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1105]'
        Info: Total cell delay = 1.536 ns ( 57.33 % )
        Info: Total interconnect delay = 1.143 ns ( 42.67 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 2.502 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.406 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 4792; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 4.406 ns; Loc. = LCFF_X6_Y10_N19; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]'
        Info: Total cell delay = 0.537 ns ( 12.19 % )
        Info: Total interconnect delay = 3.869 ns ( 87.81 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.170 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(1.936 ns) + CELL(0.150 ns) = 2.086 ns; Loc. = LCCOMB_X6_Y10_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~10'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.170 ns; Loc. = LCFF_X6_Y10_N19; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]'
        Info: Total cell delay = 0.234 ns ( 10.78 % )
        Info: Total interconnect delay = 1.936 ns ( 89.22 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 413 megabytes
    Info: Processing ended: Fri Sep 17 10:41:34 2010
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:17


