// Seed: 2022748447
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output logic id_5
);
  logic id_6 = 1;
endmodule
