INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_xbar_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:159]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:160]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:249]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:250]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:252]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:253]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:255]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v:256]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_bram_ctrl_0_bram_1/sim/system_axi_bram_ctrl_0_bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_bram_ctrl_0_bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_0/sim/system_axi_interconnect_0_imp_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_auto_pc_1/sim/system_axi_interconnect_0_imp_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_auto_pc_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_s00_pchk_0/sim/system_axi_interconnect_0_imp_s00_pchk_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_s00_pchk_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_s01_pchk_0/sim/system_axi_interconnect_0_imp_s01_pchk_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_s01_pchk_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_m00_pchk_0/sim/system_axi_interconnect_0_imp_m00_pchk_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_m00_pchk_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_m01_pchk_0/sim/system_axi_interconnect_0_imp_m01_pchk_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_m01_pchk_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_m02_pchk_0/sim/system_axi_interconnect_0_imp_m02_pchk_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_m02_pchk_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_m03_pchk_0/sim/system_axi_interconnect_0_imp_m03_pchk_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_m03_pchk_0
