Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Thu May 18 12:11:53 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_top_control_sets_placed.rpt
| Design       : stopwatch_top
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              23 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                   Enable Signal                  |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  nolabel_line33/nolabel_line33/ms_tick |                                                  |                                                  |                1 |              3 |         3.00 |
|  nolabel_line33/nolabel_line33/ms_tick |                                                  | nolabel_line33/nolabel_line33/d0_next[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  nolabel_line33/nolabel_line33/ms_tick | nolabel_line33/nolabel_line33/d0_next[3]_i_1_n_0 |                                                  |                1 |              4 |         4.00 |
|  nolabel_line33/nolabel_line33/ms_tick | nolabel_line33/nolabel_line33/d2_next_0          |                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                         | nolabel_line33/nolabel_line33/d0_reg             |                                                  |                2 |             15 |         7.50 |
|  clk_IBUF_BUFG                         |                                                  |                                                  |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                         | sw_IBUF[1]                                       | nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0  |                6 |             24 |         4.00 |
+----------------------------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


