<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/tools/cad/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml NeuroSPADProbe_OBIS.twx NeuroSPADProbe_OBIS.ncd -o
NeuroSPADProbe_OBIS.twr NeuroSPADProbe_OBIS.pcf

</twCmdLine><twDesign>NeuroSPADProbe_OBIS.ncd</twDesign><twDesignPath>NeuroSPADProbe_OBIS.ncd</twDesignPath><twPCF>NeuroSPADProbe_OBIS.pcf</twPCF><twPcfPath>NeuroSPADProbe_OBIS.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.580" period="9.920" constraintValue="4.960" deviceLimit="2.670" physResource="okHI/dcm0/CLKIN" logResource="okHI/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="okHI/dcm0_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.580" period="9.920" constraintValue="4.960" deviceLimit="2.670" physResource="okHI/dcm0/CLKIN" logResource="okHI/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="okHI/dcm0_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="5.920" period="9.920" constraintValue="9.920" deviceLimit="4.000" freqLimit="250.000" physResource="okHI/dcm0/CLKIN" logResource="okHI/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="okHI/dcm0_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;sysclk_in&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;sysclk_in&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="MIG/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="MIG/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="14" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="MIG/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="MIG/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK_buf = PERIOD TIMEGRP &quot;clk_2x_0&quot; 1.6 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK_buf = PERIOD TIMEGRP &quot;clk_2x_0&quot; 1.6 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="MIG/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="18" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK0 = PERIOD TIMEGRP &quot;c3_clk0&quot; 25.6 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="19"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK0 = PERIOD TIMEGRP &quot;c3_clk0&quot; 25.6 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="20" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="22.030" period="25.600" constraintValue="25.600" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="c3_clk0"/><twPinLimit anchorID="21" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="22.030" period="25.600" constraintValue="25.600" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y14.CLKB" clockNet="c3_clk0"/><twPinLimit anchorID="22" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="22.030" period="25.600" constraintValue="25.600" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y24.CLKA" clockNet="c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_okHI_dcm0_clk0 = PERIOD TIMEGRP &quot;okHI_dcm0_clk0&quot; TS_okHostClk PHASE -0.93         ns HIGH 50%;</twConstName><twItemCnt>107231719108942895925167501318482138137950358967804167898210099196329984</twItemCnt><twErrCntSetup>227</twErrCntSetup><twErrCntEndPt>227</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7605</twEndPtCnt><twPathErrCnt>107231719108942895925167501318482138137950358967804167898210099196329984</twPathErrCnt><twMinPer>186.389</twMinPer></twConstHead><twPathRptBanner iPaths="2920584965009259433855154140192158610458444418096359873710899159105536" iCriticalPaths="2920584965009259433855154140192158610458444418096359873710899159105536" sType="EndPoint">Paths for end point pll_Prog_AT/rom_do_13 (SLICE_X37Y56.D4), 2920584965009259433855154140192158610458444418096359873710899159105536 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-176.469</twSlack><twSrc BELType="FF">wi05/ep_dataout_10</twSrc><twDest BELType="FF">pll_Prog_AT/rom_do_13</twDest><twTotPathDel>186.214</twTotPathDel><twClkSkew dest = "0.607" src = "0.647">0.040</twClkSkew><twDelConst>9.920</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wi05/ep_dataout_10</twSrc><twDest BELType='FF'>pll_Prog_AT/rom_do_13</twDest><twLogLvls>129</twLogLvls><twSrcSite>SLICE_X29Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>SLICE_X29Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ep05wire&lt;11&gt;</twComp><twBEL>wi05/ep_dataout_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ep05wire&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/Madd_n0273_Madd_lut&lt;10&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>pll_Prog_AT/n0273&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut&lt;13&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y25.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N327</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2240</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep05wire&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi05/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N477</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y16.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y16.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y18.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y17.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y17.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y16.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y16.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifoc_din&lt;762&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y12.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>fifoc_din&lt;758&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y4.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y10.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y10.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y11.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>wi19/ep_datahold&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y3.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.966</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y4.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y9.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y9.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.119</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y4.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y4.C4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y4.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y3.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y4.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;_rt</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o</twComp><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G</twBEL><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y6.A16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y6.P34</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277</twComp><twBEL>pll_Prog_AT/Mmult_n0277</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y7.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y7.P7</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>pll_Prog_AT/Mmult_n02771</twComp><twBEL>pll_Prog_AT/Mmult_n02771</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>pll_Prog_AT/n0277&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lutdi4</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2120</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y32.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y34.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.BMUX</twSite><twDelType>Tbxb</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;19&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2024</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_lut&lt;3&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y24.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y20.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>pll_Prog_AT/n0433&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.747</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y11.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y11.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y14.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y13.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">1.759</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_lutdi7</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.278</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;2</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pll_Prog_AT/rom_do&lt;13&gt;</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;9</twBEL><twBEL>pll_Prog_AT/rom_do_13</twBEL></twPathDel><twLogDel>43.636</twLogDel><twRouteDel>142.578</twRouteDel><twTotDel>186.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-176.467</twSlack><twSrc BELType="FF">wi05/ep_dataout_10</twSrc><twDest BELType="FF">pll_Prog_AT/rom_do_13</twDest><twTotPathDel>186.212</twTotPathDel><twClkSkew dest = "0.607" src = "0.647">0.040</twClkSkew><twDelConst>9.920</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wi05/ep_dataout_10</twSrc><twDest BELType='FF'>pll_Prog_AT/rom_do_13</twDest><twLogLvls>129</twLogLvls><twSrcSite>SLICE_X29Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>SLICE_X29Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ep05wire&lt;11&gt;</twComp><twBEL>wi05/ep_dataout_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ep05wire&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/Madd_n0273_Madd_lut&lt;10&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>pll_Prog_AT/n0273&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut&lt;13&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y25.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N327</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2240</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep05wire&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi05/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N477</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y16.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y16.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y18.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y17.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y17.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y16.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y16.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifoc_din&lt;762&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y12.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>fifoc_din&lt;758&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y4.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y10.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y10.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y11.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>wi19/ep_datahold&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y3.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.966</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y4.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y9.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y9.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.119</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y4.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y4.C4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y4.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y3.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y4.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;_rt</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o</twComp><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G</twBEL><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y6.A16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y6.P34</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277</twComp><twBEL>pll_Prog_AT/Mmult_n0277</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y7.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y7.P7</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>pll_Prog_AT/Mmult_n02771</twComp><twBEL>pll_Prog_AT/Mmult_n02771</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>pll_Prog_AT/n0277&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lutdi4</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2120</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y32.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y34.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.BMUX</twSite><twDelType>Tbxb</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;19&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2024</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_lut&lt;3&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y24.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y20.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>pll_Prog_AT/n0433&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.747</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y11.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y11.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y14.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y13.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">1.759</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_lutdi7</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.278</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;2</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pll_Prog_AT/rom_do&lt;13&gt;</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;9</twBEL><twBEL>pll_Prog_AT/rom_do_13</twBEL></twPathDel><twLogDel>43.634</twLogDel><twRouteDel>142.578</twRouteDel><twTotDel>186.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-176.464</twSlack><twSrc BELType="FF">wi05/ep_dataout_10</twSrc><twDest BELType="FF">pll_Prog_AT/rom_do_13</twDest><twTotPathDel>186.209</twTotPathDel><twClkSkew dest = "0.607" src = "0.647">0.040</twClkSkew><twDelConst>9.920</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wi05/ep_dataout_10</twSrc><twDest BELType='FF'>pll_Prog_AT/rom_do_13</twDest><twLogLvls>129</twLogLvls><twSrcSite>SLICE_X29Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>SLICE_X29Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ep05wire&lt;11&gt;</twComp><twBEL>wi05/ep_dataout_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ep05wire&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/Madd_n0273_Madd_lut&lt;10&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>pll_Prog_AT/n0273&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut&lt;13&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y25.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N327</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2240</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep05wire&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi05/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N477</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y16.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y16.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y18.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y17.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y17.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y16.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y16.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifoc_din&lt;762&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y12.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>fifoc_din&lt;758&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y4.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y10.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y10.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y11.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>wi19/ep_datahold&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y3.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.966</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y4.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y9.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y9.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.119</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y4.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y4.C4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y4.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y3.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y4.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;_rt</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o</twComp><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G</twBEL><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y6.A16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y6.P34</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277</twComp><twBEL>pll_Prog_AT/Mmult_n0277</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y7.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y7.P7</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>pll_Prog_AT/Mmult_n02771</twComp><twBEL>pll_Prog_AT/Mmult_n02771</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>pll_Prog_AT/n0277&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lutdi4</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2120</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y32.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y34.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.BMUX</twSite><twDelType>Tbxb</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;19&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2024</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_lut&lt;3&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y24.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y20.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>pll_Prog_AT/n0433&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.747</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y11.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y11.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y14.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y13.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">1.759</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_lutdi7</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.278</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;2</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pll_Prog_AT/rom_do&lt;13&gt;</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;9</twBEL><twBEL>pll_Prog_AT/rom_do_13</twBEL></twPathDel><twLogDel>43.631</twLogDel><twRouteDel>142.578</twRouteDel><twTotDel>186.209</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2919909935096717122122428152595466016461198542741074165381979191640064" iCriticalPaths="2919909935096717122122428152595466016461198542741074165381979191640064" sType="EndPoint">Paths for end point pll_Prog_AT/rom_do_10 (SLICE_X39Y58.A3), 2919909935096717122122428152595466016461198542741074165381979191640064 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-176.216</twSlack><twSrc BELType="FF">wi05/ep_dataout_10</twSrc><twDest BELType="FF">pll_Prog_AT/rom_do_10</twDest><twTotPathDel>185.965</twTotPathDel><twClkSkew dest = "0.611" src = "0.647">0.036</twClkSkew><twDelConst>9.920</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wi05/ep_dataout_10</twSrc><twDest BELType='FF'>pll_Prog_AT/rom_do_10</twDest><twLogLvls>129</twLogLvls><twSrcSite>SLICE_X29Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>SLICE_X29Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ep05wire&lt;11&gt;</twComp><twBEL>wi05/ep_dataout_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ep05wire&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/Madd_n0273_Madd_lut&lt;10&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>pll_Prog_AT/n0273&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut&lt;13&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y25.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N327</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2240</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep05wire&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi05/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N477</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y16.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y16.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y18.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y17.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y17.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y16.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y16.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifoc_din&lt;762&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y12.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>fifoc_din&lt;758&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y4.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y10.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y10.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y11.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>wi19/ep_datahold&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y3.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.966</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y4.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y9.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y9.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.119</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y4.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y4.C4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y4.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y3.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y4.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;_rt</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o</twComp><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G</twBEL><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y6.A16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y6.P34</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277</twComp><twBEL>pll_Prog_AT/Mmult_n0277</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y7.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y7.P7</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>pll_Prog_AT/Mmult_n02771</twComp><twBEL>pll_Prog_AT/Mmult_n02771</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>pll_Prog_AT/n0277&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lutdi4</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2120</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y32.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y34.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.BMUX</twSite><twDelType>Tbxb</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;19&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2024</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_lut&lt;3&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y24.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y20.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>pll_Prog_AT/n0433&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.747</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y11.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y11.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y14.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y13.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">1.759</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_lutdi7</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.409</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/rom_do&lt;11&gt;</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;10&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pll_Prog_AT/rom_do&lt;11&gt;</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;10&gt;13</twBEL><twBEL>pll_Prog_AT/rom_do_10</twBEL></twPathDel><twLogDel>43.636</twLogDel><twRouteDel>142.329</twRouteDel><twTotDel>185.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-176.214</twSlack><twSrc BELType="FF">wi05/ep_dataout_10</twSrc><twDest BELType="FF">pll_Prog_AT/rom_do_10</twDest><twTotPathDel>185.963</twTotPathDel><twClkSkew dest = "0.611" src = "0.647">0.036</twClkSkew><twDelConst>9.920</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wi05/ep_dataout_10</twSrc><twDest BELType='FF'>pll_Prog_AT/rom_do_10</twDest><twLogLvls>129</twLogLvls><twSrcSite>SLICE_X29Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>SLICE_X29Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ep05wire&lt;11&gt;</twComp><twBEL>wi05/ep_dataout_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ep05wire&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/Madd_n0273_Madd_lut&lt;10&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>pll_Prog_AT/n0273&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut&lt;13&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y25.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N327</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2240</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep05wire&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi05/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N477</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y16.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y16.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y18.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y17.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y17.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y16.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y16.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifoc_din&lt;762&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y12.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>fifoc_din&lt;758&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y4.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y10.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y10.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y11.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>wi19/ep_datahold&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y3.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.966</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y4.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y9.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y9.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.119</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y4.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y4.C4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y4.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y3.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y4.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;_rt</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o</twComp><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G</twBEL><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y6.A16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y6.P34</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277</twComp><twBEL>pll_Prog_AT/Mmult_n0277</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y7.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y7.P7</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>pll_Prog_AT/Mmult_n02771</twComp><twBEL>pll_Prog_AT/Mmult_n02771</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>pll_Prog_AT/n0277&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lutdi4</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2120</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y32.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y34.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.BMUX</twSite><twDelType>Tbxb</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;19&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2024</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_lut&lt;3&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y24.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y20.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>pll_Prog_AT/n0433&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.747</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y11.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y11.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y14.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y13.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">1.759</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_lutdi7</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.409</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/rom_do&lt;11&gt;</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;10&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pll_Prog_AT/rom_do&lt;11&gt;</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;10&gt;13</twBEL><twBEL>pll_Prog_AT/rom_do_10</twBEL></twPathDel><twLogDel>43.634</twLogDel><twRouteDel>142.329</twRouteDel><twTotDel>185.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-176.211</twSlack><twSrc BELType="FF">wi05/ep_dataout_10</twSrc><twDest BELType="FF">pll_Prog_AT/rom_do_10</twDest><twTotPathDel>185.960</twTotPathDel><twClkSkew dest = "0.611" src = "0.647">0.036</twClkSkew><twDelConst>9.920</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wi05/ep_dataout_10</twSrc><twDest BELType='FF'>pll_Prog_AT/rom_do_10</twDest><twLogLvls>129</twLogLvls><twSrcSite>SLICE_X29Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>SLICE_X29Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ep05wire&lt;11&gt;</twComp><twBEL>wi05/ep_dataout_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ep05wire&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/Madd_n0273_Madd_lut&lt;10&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>pll_Prog_AT/n0273&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut&lt;13&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y25.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N327</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2240</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep05wire&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi05/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N477</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y16.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y16.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y18.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y17.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y17.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y16.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y16.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifoc_din&lt;762&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y12.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>fifoc_din&lt;758&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y4.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y10.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y10.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y11.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>wi19/ep_datahold&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y3.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.966</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y4.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y9.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y9.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.119</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y4.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y4.C4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y4.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y3.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y4.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;_rt</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o</twComp><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G</twBEL><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y6.A16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y6.P34</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277</twComp><twBEL>pll_Prog_AT/Mmult_n0277</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y7.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y7.P7</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>pll_Prog_AT/Mmult_n02771</twComp><twBEL>pll_Prog_AT/Mmult_n02771</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>pll_Prog_AT/n0277&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lutdi4</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2120</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y32.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y34.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.BMUX</twSite><twDelType>Tbxb</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;19&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2024</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_lut&lt;3&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y24.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y20.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>pll_Prog_AT/n0433&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.747</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y11.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y11.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y14.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y13.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">1.759</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_lutdi7</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.409</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/rom_do&lt;11&gt;</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;10&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pll_Prog_AT/rom_do&lt;11&gt;</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;10&gt;13</twBEL><twBEL>pll_Prog_AT/rom_do_10</twBEL></twPathDel><twLogDel>43.631</twLogDel><twRouteDel>142.329</twRouteDel><twTotDel>185.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2919909935095492275061391090925423107599748658126066888138573947600896" iCriticalPaths="2919909935095492275061391090925423107599748658126066888138573947600896" sType="EndPoint">Paths for end point pll_Prog_AT/rom_do_13 (SLICE_X37Y56.D2), 2919909935095492275061391090925423107599748658126066888138573947600896 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-176.188</twSlack><twSrc BELType="FF">wi05/ep_dataout_10</twSrc><twDest BELType="FF">pll_Prog_AT/rom_do_13</twDest><twTotPathDel>185.933</twTotPathDel><twClkSkew dest = "0.607" src = "0.647">0.040</twClkSkew><twDelConst>9.920</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wi05/ep_dataout_10</twSrc><twDest BELType='FF'>pll_Prog_AT/rom_do_13</twDest><twLogLvls>129</twLogLvls><twSrcSite>SLICE_X29Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>SLICE_X29Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ep05wire&lt;11&gt;</twComp><twBEL>wi05/ep_dataout_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ep05wire&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/Madd_n0273_Madd_lut&lt;10&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>pll_Prog_AT/n0273&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut&lt;13&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y25.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N327</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2240</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep05wire&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi05/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N477</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y16.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y16.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y18.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y17.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y17.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y16.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y16.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifoc_din&lt;762&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y12.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>fifoc_din&lt;758&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y4.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y10.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y10.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y11.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>wi19/ep_datahold&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y3.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.966</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y4.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y9.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y9.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.119</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y4.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y4.C4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y4.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y3.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y4.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;_rt</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o</twComp><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G</twBEL><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y6.A16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y6.P34</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277</twComp><twBEL>pll_Prog_AT/Mmult_n0277</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y7.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y7.P7</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>pll_Prog_AT/Mmult_n02771</twComp><twBEL>pll_Prog_AT/Mmult_n02771</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>pll_Prog_AT/n0277&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lutdi4</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2120</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y32.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y34.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.BMUX</twSite><twDelType>Tbxb</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;19&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2024</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_lut&lt;3&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y24.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y20.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>pll_Prog_AT/n0433&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.747</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y11.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y11.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y14.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y13.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">1.759</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_lutdi7</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.209</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;8</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pll_Prog_AT/rom_do&lt;13&gt;</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;9</twBEL><twBEL>pll_Prog_AT/rom_do_13</twBEL></twPathDel><twLogDel>43.636</twLogDel><twRouteDel>142.297</twRouteDel><twTotDel>185.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-176.186</twSlack><twSrc BELType="FF">wi05/ep_dataout_10</twSrc><twDest BELType="FF">pll_Prog_AT/rom_do_13</twDest><twTotPathDel>185.931</twTotPathDel><twClkSkew dest = "0.607" src = "0.647">0.040</twClkSkew><twDelConst>9.920</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wi05/ep_dataout_10</twSrc><twDest BELType='FF'>pll_Prog_AT/rom_do_13</twDest><twLogLvls>129</twLogLvls><twSrcSite>SLICE_X29Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>SLICE_X29Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ep05wire&lt;11&gt;</twComp><twBEL>wi05/ep_dataout_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ep05wire&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/Madd_n0273_Madd_lut&lt;10&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>pll_Prog_AT/n0273&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut&lt;13&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y25.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N327</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2240</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep05wire&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi05/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N477</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y16.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y16.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y18.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y17.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y17.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y16.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y16.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifoc_din&lt;762&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y12.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>fifoc_din&lt;758&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y4.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y10.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y10.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y11.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>wi19/ep_datahold&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y3.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.966</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y4.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y9.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y9.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.119</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y4.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y4.C4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y4.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y3.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y4.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;_rt</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o</twComp><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G</twBEL><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y6.A16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y6.P34</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277</twComp><twBEL>pll_Prog_AT/Mmult_n0277</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y7.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y7.P7</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>pll_Prog_AT/Mmult_n02771</twComp><twBEL>pll_Prog_AT/Mmult_n02771</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>pll_Prog_AT/n0277&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lutdi4</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2120</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y32.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y34.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.BMUX</twSite><twDelType>Tbxb</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;19&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2024</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_lut&lt;3&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y24.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y20.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>pll_Prog_AT/n0433&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.747</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y11.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y11.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y14.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y13.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">1.759</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_lutdi7</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.209</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;8</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pll_Prog_AT/rom_do&lt;13&gt;</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;9</twBEL><twBEL>pll_Prog_AT/rom_do_13</twBEL></twPathDel><twLogDel>43.634</twLogDel><twRouteDel>142.297</twRouteDel><twTotDel>185.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-176.183</twSlack><twSrc BELType="FF">wi05/ep_dataout_10</twSrc><twDest BELType="FF">pll_Prog_AT/rom_do_13</twDest><twTotPathDel>185.928</twTotPathDel><twClkSkew dest = "0.607" src = "0.647">0.040</twClkSkew><twDelConst>9.920</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>wi05/ep_dataout_10</twSrc><twDest BELType='FF'>pll_Prog_AT/rom_do_13</twDest><twLogLvls>129</twLogLvls><twSrcSite>SLICE_X29Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>SLICE_X29Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ep05wire&lt;11&gt;</twComp><twBEL>wi05/ep_dataout_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ep05wire&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y23.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/Madd_n0273_Madd_lut&lt;10&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/Madd_n0273_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>pll_Prog_AT/n0273&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y22.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_lut&lt;13&gt;_INV_0</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Msub_a[31]_unary_minus_1_OUT_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_unary_minus_1_OUT&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_mux_1_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_MUX_4867_o_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y25.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_b[10]_add_25_OUT_Madd_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_b[10]_add_25_OUT&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_GND_1555_o_MUX_4926_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_lut&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_b[10]_add_27_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_b[10]_add_27_OUT&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4958_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_lut&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_29_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_29_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_4990_o131</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_31_OUT_Madd_lut&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N327</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0014_INV_2623_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5022_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_33_OUT_Madd_lut&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0015_INV_2622_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2240</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5054_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_35_OUT_Madd_lut&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ep05wire&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0016_INV_2621_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5086_o1101</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_37_OUT_Madd_lut&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi05/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N477</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y20.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0017_INV_2620_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5118_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y16.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y16.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y18.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_39_OUT_Madd_cy&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_39_OUT&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5220_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5150_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5156_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5154_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y18.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0019_INV_2618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5182_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y17.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y17.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y18.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_43_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_43_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5214_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_45_OUT_Madd_lut&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0021_INV_2616_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5246_o1181</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y16.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5264_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y16.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y17.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_47_OUT_Madd_cy&lt;18&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_47_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifoc_din&lt;762&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5278_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_lut&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y12.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y16.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>fifoc_din&lt;758&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_49_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y12.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_49_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5312_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5310_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5310_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5351_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o32</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y9.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi19/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o34_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y4.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/BUS_0024_INV_2613_o341</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_59_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5342_o1191</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5361_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_lutdi</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y13.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[10]_a[31]_MUX_6465_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>85</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0025_INV_2612_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5421_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5374_o1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y10.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y10.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y11.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>wi19/ep_datahold&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y3.A2</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.966</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0026_INV_2611_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_63_OUT[31:0]_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5406_o1201</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y4.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y9.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_GND_1555_o_add_57_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5438_o1110</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5439_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y9.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_a[31]_GND_1555_o_add_55_OUT_Madd_lut&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.119</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0028_INV_2609_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5442_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5470_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.655</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5474_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5299_o_mand1</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.B1</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">1.981</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0029_INV_2608_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_GND_1552_o_div_17/Madd_a[31]_GND_1555_o_add_57_OUT_Madd_lut&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_a[31]_a[31]_MUX_5502_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5510_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y4.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y4.C4</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0030_INV_2607_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y4.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;21&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2709141</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y3.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y4.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y9.C1</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0031_INV_2606_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5505_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n2713211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y3.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2713&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y3.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5513_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y2.A2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0032_INV_2605_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2709&lt;12&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mmux_n258341</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/n2583&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y4.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y5.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Mcompar_BUS_0033_INV_2604_o_cy&lt;5&gt;_rt</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/Madd_GND_1555_o_BUS_0001_add_70_OUT[32:0]_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/GND_1555_o_BUS_0001_add_70_OUT[32:0]&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[31]_GND_1552_o_div_16/a[31]_a[31]_MUX_5086_o</twComp><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8_G</twBEL><twBEL>pll_Prog_AT/Mmux_CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT8</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y6.A16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y6.P34</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277</twComp><twBEL>pll_Prog_AT/Mmult_n0277</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y7.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>pll_Prog_AT/Mmult_n0277_P34_to_Mmult_n02771</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y7.P7</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>pll_Prog_AT/Mmult_n02771</twComp><twBEL>pll_Prog_AT/Mmult_n02771</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>pll_Prog_AT/n0277&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_lutdi3</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;23&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lutdi4</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6059_o1161</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[24]_a[31]_MUX_6035_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2120</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;22&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6165_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6091_o1141</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[22]_a[31]_MUX_6069_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y32.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y34.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_23_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_23_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6123_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6092_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;20&gt;_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6155_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6124_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.BMUX</twSite><twDelType>Tbxb</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;19&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6190_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6187_o1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[29]_a[31]_MUX_6158_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y31.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>FSM_SPADProbe/Mmux_dis_led_2024</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;18&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6219_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_CLKOUT0_PHASE[31]_mux_18_OUT&lt;24&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_31_OUT_Madd_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y27.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.732</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_GND_1558_o_add_31_OUT&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6316_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6251_o1241</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[31]_a[31]_MUX_6220_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;16&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6283_o181</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[17]_a[31]_MUX_6266_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y28.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;15&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>pll_Prog_AT/n0433&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;23&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6315_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_37_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_lut&lt;3&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y26.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;14&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>pll_Prog_AT/n0433&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[16]_a[31]_MUX_6363_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6347_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_lut&lt;1&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y24.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;13&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>pll_Prog_AT/n0433&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6379_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_41_OUT_Madd_lut&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y20.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Madd_a[31]_GND_1558_o_add_39_OUT_Madd_lut&lt;18&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_lut&lt;4&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;12&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>pll_Prog_AT/n0433&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6322_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6411_o1171</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.747</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[25]_a[31]_MUX_6386_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y11.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;11&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>pll_Prog_AT/n0433&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6518_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6443_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6422_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y11.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;10&gt;_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>pll_Prog_AT/n0433&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6475_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6455_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y14.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_lutdi4</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;9&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>pll_Prog_AT/n0433&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[12]_a[31]_MUX_6431_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6507_o1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[20]_a[31]_MUX_6487_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y13.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;8&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">1.759</twDelInfo><twComp>pll_Prog_AT/n0433&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6445_o</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6539_o1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[30]_a[31]_MUX_6509_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_lutdi7</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;7&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y17.B1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>pll_Prog_AT/n0433&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wi01/ep_datahold&lt;19&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mmux_a[0]_a[31]_MUX_6571_o1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/a[21]_a[31]_MUX_6550_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y22.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_lut&lt;5&gt;</twBEL><twBEL>pll_Prog_AT/CLKOUT0_PHASE[21]_PWR_350_o_div_20/Mcompar_o&lt;6&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.209</twDelInfo><twComp>pll_Prog_AT/n0433&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;8</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>pll_Prog_AT/rom_do&lt;13&gt;</twComp><twBEL>pll_Prog_AT/rom_addr[4]_X_28_o_wide_mux_168_OUT&lt;13&gt;9</twBEL><twBEL>pll_Prog_AT/rom_do_13</twBEL></twPathDel><twLogDel>43.631</twLogDel><twRouteDel>142.297</twRouteDel><twTotDel>185.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP &quot;okHI_dcm0_clk0&quot; TS_okHostClk PHASE -0.93
        ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.289</twSlack><twSrc BELType="FF">okHI/core0/core0/a0/pc0/address_loop[10].pc_flop</twSrc><twDest BELType="RAM">okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twTotPathDel>0.289</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/core0/core0/a0/pc0/address_loop[10].pc_flop</twSrc><twDest BELType='RAM'>okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.990">okClk</twSrcClk><twPathDel><twSite>SLICE_X16Y4.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>okHI/core0/core0/a0/pc0/KCPSM6_PC2</twComp><twBEL>okHI/core0/core0/a0/pc0/address_loop[10].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.DIA0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>okHI/core0/core0/a0/pico_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twComp><twBEL>okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="FF">okHI/core0/core0/a0/pc0/address_loop[9].pc_flop</twSrc><twDest BELType="RAM">okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twTotPathDel>0.370</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/core0/core0/a0/pc0/address_loop[9].pc_flop</twSrc><twDest BELType='RAM'>okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.990">okClk</twSrcClk><twPathDel><twSite>SLICE_X16Y4.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>okHI/core0/core0/a0/pc0/KCPSM6_PC2</twComp><twBEL>okHI/core0/core0/a0/pc0/address_loop[9].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>okHI/core0/core0/a0/pico_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twComp><twBEL>okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.236</twRouteDel><twTotDel>0.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y32.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.374</twSlack><twSrc BELType="FF">ep80/ep_dataout_16</twSrc><twDest BELType="RAM">FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.378</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ep80/ep_dataout_16</twSrc><twDest BELType='RAM'>FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.990">okClk</twSrcClk><twPathDel><twSite>SLICE_X53Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>pipe_in_data&lt;19&gt;</twComp><twBEL>ep80/ep_dataout_16</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y32.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>pipe_in_data&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y32.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>0.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okClk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="48"><twPinLimitBanner>Component Switching Limit Checks: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP &quot;okHI_dcm0_clk0&quot; TS_okHostClk PHASE -0.93
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="49" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y0.CLKA" clockNet="okClk"/><twPinLimit anchorID="50" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y2.CLKA" clockNet="okClk"/><twPinLimit anchorID="51" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="FIFOa_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y40.CLKA" clockNet="okClk"/></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYSCLK /         0.78125 HIGH 50%;</twConstName><twItemCnt>19961</twItemCnt><twErrCntSetup>46</twErrCntSetup><twErrCntEndPt>46</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1732</twEndPtCnt><twPathErrCnt>210</twPathErrCnt><twMinPer>55.760</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X3Y81.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.685</twSlack><twSrc BELType="CPU">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twTotPathDel>2.074</twTotPathDel><twClkSkew dest = "2.019" src = "3.167">1.148</twClkSkew><twDelConst>0.800</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twLogLvls>0</twLogLvls><twSrcSite>MCB_X0Y1.PLLCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">MIG/c3_sysclk_2x_180</twSrcClk><twPathDel><twSite>MCB_X0Y1.SELFREFRESHMODE</twSite><twDelType>Tmcbcko_SELFREFRESHMODE</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/selfrefresh_mcb_mode</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y81.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twBEL></twPathDel><twLogDel>1.114</twLogDel><twRouteDel>0.960</twRouteDel><twTotDel>2.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="126" iCriticalPaths="11" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (SLICE_X36Y111.SR), 126 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.555</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>15.174</twTotPathDel><twClkSkew dest = "0.596" src = "0.634">0.038</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y102.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">4.676</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y102.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.890</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>2.356</twLogDel><twRouteDel>12.818</twRouteDel><twTotDel>15.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.617</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>14.248</twTotPathDel><twClkSkew dest = "0.596" src = "0.622">0.026</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.750</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y102.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.890</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>2.356</twLogDel><twRouteDel>11.892</twRouteDel><twTotDel>14.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.593</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>14.210</twTotPathDel><twClkSkew dest = "0.596" src = "0.636">0.040</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y110.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_43_o_wide_mux_370_OUT&lt;5&gt;3</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.540</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2211</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.890</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>2.393</twLogDel><twRouteDel>11.817</twRouteDel><twTotDel>14.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="126" iCriticalPaths="11" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (SLICE_X36Y111.SR), 126 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.544</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twTotPathDel>15.163</twTotPathDel><twClkSkew dest = "0.596" src = "0.634">0.038</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y102.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">4.676</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y102.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.890</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twBEL></twPathDel><twLogDel>2.345</twLogDel><twRouteDel>12.818</twRouteDel><twTotDel>15.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.606</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twTotPathDel>14.237</twTotPathDel><twClkSkew dest = "0.596" src = "0.622">0.026</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.750</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y102.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.890</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twBEL></twPathDel><twLogDel>2.345</twLogDel><twRouteDel>11.892</twRouteDel><twTotDel>14.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.582</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twTotPathDel>14.199</twTotPathDel><twClkSkew dest = "0.596" src = "0.636">0.040</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y110.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_43_o_wide_mux_370_OUT&lt;5&gt;3</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.540</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2211</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y102.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.890</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4</twBEL></twPathDel><twLogDel>2.382</twLogDel><twRouteDel>11.817</twRouteDel><twTotDel>14.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYSCLK /
        0.78125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0 (SLICE_X15Y90.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.349</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0</twDest><twTotPathDel>0.354</twTotPathDel><twClkSkew dest = "0.036" src = "0.031">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y90.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg&lt;2&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1 (SLICE_X15Y90.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.352</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1</twDest><twTotPathDel>0.357</twTotPathDel><twClkSkew dest = "0.036" src = "0.031">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y90.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg&lt;2&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2 (SLICE_X15Y90.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.359</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2</twDest><twTotPathDel>0.364</twTotPathDel><twClkSkew dest = "0.036" src = "0.031">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y90.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.121</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg&lt;2&gt;</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2</twBEL></twPathDel><twLogDel>0.077</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYSCLK /
        0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="MIG/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="MIG/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="MIG/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="MIG/c3_mcb_drp_clk"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tcp" slack="12.320" period="12.800" constraintValue="12.800" deviceLimit="0.480" freqLimit="2083.333" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/CLK" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK" locationPin="SLICE_X26Y106.CLK" clockNet="MIG/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="77" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_MIG_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYSCLK / 6.25 PHASE 0.8         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="78"><twPinLimitBanner>Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYSCLK / 6.25 PHASE 0.8
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="79" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="MIG/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="80" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_MIG_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYSCLK / 6.25 HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.133</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twDest><twTotPathDel>2.423</twTotPathDel><twClkSkew dest = "3.640" src = "2.421">-1.219</twClkSkew><twDelConst>1.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y81.TRAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y81.CLK0</twSite><twDelType>Toscck_TRAIN</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twBEL></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>0.774</twRouteDel><twTotDel>2.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.600">MIG/c3_sysclk_2x</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MIG_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYSCLK / 6.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.524</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twDest><twTotPathDel>1.022</twTotPathDel><twClkSkew dest = "2.156" src = "0.873">-1.283</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y81.TRAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X0Y81.CLK0</twSite><twDelType>Tosckc_TRAIN</twDelType><twDelInfo twEdge="twFalling">0.403</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0</twBEL></twPathDel><twLogDel>0.603</twLogDel><twRouteDel>0.419</twRouteDel><twTotDel>1.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">MIG/c3_sysclk_2x</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="85"><twPinLimitBanner>Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYSCLK / 6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="86" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="MIG/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_MIG_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYSCLK / 0.390625 HIGH         50%;</twConstName><twItemCnt>23075</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7064</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.208</twMinPer></twConstHead><twPathRptBanner iPaths="69" iCriticalPaths="0" sType="EndPoint">Paths for end point mcbcontroller/state_FSM_FFd3 (SLICE_X17Y74.B1), 69 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.269</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd3</twDest><twTotPathDel>4.862</twTotPathDel><twClkSkew dest = "2.038" src = "2.427">0.389</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.311" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.280</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y90.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In213</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.302</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In1</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In1</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In2</twBEL><twBEL>mcbcontroller/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.212</twLogDel><twRouteDel>3.650</twRouteDel><twTotDel>4.862</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.970</twSlack><twSrc BELType="FF">mcbcontroller/memoryCount_14</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd3</twDest><twTotPathDel>9.424</twTotPathDel><twClkSkew dest = "0.723" src = "0.769">0.046</twClkSkew><twDelConst>25.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.311" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcbcontroller/memoryCount_14</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X22Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mcbcontroller/memoryCount&lt;15&gt;</twComp><twBEL>mcbcontroller/memoryCount_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.693</twDelInfo><twComp>mcbcontroller/memoryCount&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;4&gt;</twComp><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_lut&lt;2&gt;</twBEL><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;5&gt;</twComp><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y90.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.455</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In213</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.302</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In1</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In1</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In2</twBEL><twBEL>mcbcontroller/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.995</twLogDel><twRouteDel>7.429</twRouteDel><twTotDel>9.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.086</twSlack><twSrc BELType="FF">mcbcontroller/memoryCount_7</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd3</twDest><twTotPathDel>9.312</twTotPathDel><twClkSkew dest = "0.723" src = "0.765">0.042</twClkSkew><twDelConst>25.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.311" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcbcontroller/memoryCount_7</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X22Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mcbcontroller/memoryCount&lt;7&gt;</twComp><twBEL>mcbcontroller/memoryCount_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>mcbcontroller/memoryCount&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;4&gt;</twComp><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_lutdi</twBEL><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;5&gt;</twComp><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y90.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.455</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In213</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.302</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In1</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In1</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In2</twBEL><twBEL>mcbcontroller/state_FSM_FFd3</twBEL></twPathDel><twLogDel>2.042</twLogDel><twRouteDel>7.270</twRouteDel><twTotDel>9.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="35" iCriticalPaths="0" sType="EndPoint">Paths for end point mcbcontroller/state_FSM_FFd1 (SLICE_X15Y67.A2), 35 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.717</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd1</twDest><twTotPathDel>4.418</twTotPathDel><twClkSkew dest = "2.042" src = "2.427">0.385</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.311" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.280</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y90.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In213</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.984</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4</twComp><twBEL>mcbcontroller/state_FSM_FFd1-In3</twBEL><twBEL>mcbcontroller/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>3.356</twRouteDel><twTotDel>4.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.418</twSlack><twSrc BELType="FF">mcbcontroller/memoryCount_14</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd1</twDest><twTotPathDel>8.980</twTotPathDel><twClkSkew dest = "0.727" src = "0.769">0.042</twClkSkew><twDelConst>25.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.311" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcbcontroller/memoryCount_14</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X22Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mcbcontroller/memoryCount&lt;15&gt;</twComp><twBEL>mcbcontroller/memoryCount_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.693</twDelInfo><twComp>mcbcontroller/memoryCount&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;4&gt;</twComp><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_lut&lt;2&gt;</twBEL><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;5&gt;</twComp><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y90.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.455</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In213</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.984</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4</twComp><twBEL>mcbcontroller/state_FSM_FFd1-In3</twBEL><twBEL>mcbcontroller/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>7.135</twRouteDel><twTotDel>8.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.534</twSlack><twSrc BELType="FF">mcbcontroller/memoryCount_7</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd1</twDest><twTotPathDel>8.868</twTotPathDel><twClkSkew dest = "0.727" src = "0.765">0.038</twClkSkew><twDelConst>25.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.311" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcbcontroller/memoryCount_7</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X22Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mcbcontroller/memoryCount&lt;7&gt;</twComp><twBEL>mcbcontroller/memoryCount_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>mcbcontroller/memoryCount&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;4&gt;</twComp><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_lutdi</twBEL><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;5&gt;</twComp><twBEL>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y90.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.455</twDelInfo><twComp>mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_19_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp><twBEL>mcbcontroller/state_FSM_FFd3-In213</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.984</twDelInfo><twComp>mcbcontroller/state_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4</twComp><twBEL>mcbcontroller/state_FSM_FFd1-In3</twBEL><twBEL>mcbcontroller/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.892</twLogDel><twRouteDel>6.976</twRouteDel><twTotDel>8.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="40" iCriticalPaths="0" sType="EndPoint">Paths for end point mcbcontroller/state_FSM_FFd4 (SLICE_X15Y67.D5), 40 paths
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.190</twSlack><twSrc BELType="FF">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd4</twDest><twTotPathDel>3.945</twTotPathDel><twClkSkew dest = "2.042" src = "2.427">0.385</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.311" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.280</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">MIG/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.649</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In4</twBEL><twBEL>mcbcontroller/state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>2.883</twRouteDel><twTotDel>3.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.899</twSlack><twSrc BELType="CPU">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd4</twDest><twTotPathDel>8.537</twTotPathDel><twClkSkew dest = "0.727" src = "0.731">0.004</twClkSkew><twDelConst>25.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.311" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P5CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P5FULL</twSite><twDelType>Tmcbcko_FULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.088</twDelInfo><twComp>c3_p0_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4-In2</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In4</twBEL><twBEL>mcbcontroller/state_FSM_FFd4</twBEL></twPathDel><twLogDel>3.201</twLogDel><twRouteDel>5.336</twRouteDel><twTotDel>8.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.263</twSlack><twSrc BELType="CPU">MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">mcbcontroller/state_FSM_FFd4</twDest><twTotPathDel>7.168</twTotPathDel><twClkSkew dest = "0.727" src = "0.736">0.009</twClkSkew><twDelConst>25.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.311" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>mcbcontroller/state_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P4CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P4EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.010</twDelInfo><twComp>c3_p0_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mcbcontroller/p0_cmd_en</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mcbcontroller/state_FSM_FFd4</twComp><twBEL>mcbcontroller/state_FSM_FFd4-In4</twBEL><twBEL>mcbcontroller/state_FSM_FFd4</twBEL></twPathDel><twLogDel>3.239</twLogDel><twRouteDel>3.929</twRouteDel><twTotDel>7.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYSCLK / 0.390625 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y28.DIA12), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">mcbcontroller/outputBufferData_73</twSrc><twDest BELType="RAM">okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.068" src = "0.062">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcbcontroller/outputBufferData_73</twSrc><twDest BELType='RAM'>okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mcbcontroller/outputBufferData&lt;75&gt;</twComp><twBEL>mcbcontroller/outputBufferData_73</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y28.DIA12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>mcbcontroller/outputBufferData&lt;73&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y28.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y28.DIA13), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">mcbcontroller/outputBufferData_74</twSrc><twDest BELType="RAM">okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.279</twTotPathDel><twClkSkew dest = "0.068" src = "0.062">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcbcontroller/outputBufferData_74</twSrc><twDest BELType='RAM'>okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mcbcontroller/outputBufferData&lt;75&gt;</twComp><twBEL>mcbcontroller/outputBufferData_74</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y28.DIA13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>mcbcontroller/outputBufferData&lt;74&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y28.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.134</twRouteDel><twTotDel>0.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y30.DIA23), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.284</twSlack><twSrc BELType="FF">mcbcontroller/outputBufferData_44</twSrc><twDest BELType="RAM">okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.285</twTotPathDel><twClkSkew dest = "0.076" src = "0.075">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcbcontroller/outputBufferData_44</twSrc><twDest BELType='RAM'>okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mcbcontroller/outputBufferData&lt;47&gt;</twComp><twBEL>mcbcontroller/outputBufferData_44</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y30.DIA23</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>mcbcontroller/outputBufferData&lt;44&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y30.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.140</twRouteDel><twTotDel>0.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.600">c3_clk0</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;MIG_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYSCLK / 0.390625 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="22.030" period="25.600" constraintValue="25.600" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="c3_clk0"/><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="22.030" period="25.600" constraintValue="25.600" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y14.CLKB" clockNet="c3_clk0"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="22.030" period="25.600" constraintValue="25.600" deviceLimit="3.570" freqLimit="280.112" physResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y24.CLKA" clockNet="c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.839</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[16].regin0 (ILOGIC_X23Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstOffIn anchorID="118" twDataPathType="twDataPathMaxDelay"><twSlack>0.161</twSlack><twSrc BELType="PAD">okUHU&lt;16&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[16].regin0</twDest><twClkDel>2.789</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;21&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;16&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;16&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[16].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>T16.PAD</twSrcSite><twPathDel><twSite>T16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;16&gt;</twComp><twBEL>okUHU&lt;16&gt;</twBEL><twBEL>okHI/iob_regs[16].iobf0/IBUF</twBEL><twBEL>ProtoComp789.IMUX.29</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X23Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okHI/iobf0_o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X23Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;21&gt;</twComp><twBEL>ProtoComp880.D2OFFBYP_SRC.12</twBEL><twBEL>okHI/iob_regs[16].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[16].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.433</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X23Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.849</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>2.789</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[25].regin0 (ILOGIC_X19Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstOffIn anchorID="120" twDataPathType="twDataPathMaxDelay"><twSlack>0.161</twSlack><twSrc BELType="PAD">okUHU&lt;25&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[25].regin0</twDest><twClkDel>2.789</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;30&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;25&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;25&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[25].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y17.PAD</twSrcSite><twPathDel><twSite>Y17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;25&gt;</twComp><twBEL>okUHU&lt;25&gt;</twBEL><twBEL>okHI/iob_regs[25].iobf0/IBUF</twBEL><twBEL>ProtoComp789.IMUX.32</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X19Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okHI/iobf0_o&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X19Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;30&gt;</twComp><twBEL>ProtoComp880.D2OFFBYP_SRC.15</twBEL><twBEL>okHI/iob_regs[25].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[25].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.433</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X19Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.849</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>2.789</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstOffIn anchorID="122" twDataPathType="twDataPathMaxDelay"><twSlack>0.162</twSlack><twSrc BELType="PAD">okUHU&lt;15&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[15].regin0</twDest><twClkDel>2.790</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;20&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;15&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;15&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[15].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA20.PAD</twSrcSite><twPathDel><twSite>AA20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>okUHU&lt;15&gt;</twBEL><twBEL>okHI/iob_regs[15].iobf0/IBUF</twBEL><twBEL>ProtoComp789.IMUX.26</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okHI/iobf0_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;20&gt;</twComp><twBEL>ProtoComp880.D2OFFBYP_SRC.9</twBEL><twBEL>okHI/iob_regs[15].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[15].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.433</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">1.964</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.849</twLogDel><twRouteDel>6.639</twRouteDel><twTotDel>2.790</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[28].regin0 (ILOGIC_X7Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstOffIn anchorID="124" twDataPathType="twDataPathMinDelay"><twSlack>2.124</twSlack><twSrc BELType="PAD">okUHU&lt;28&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[28].regin0</twDest><twClkDel>1.883</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;33&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;28&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;28&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[28].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;28&gt;</twComp><twBEL>okUHU&lt;28&gt;</twBEL><twBEL>okHI/iob_regs[28].iobf0/IBUF</twBEL><twBEL>ProtoComp789.IMUX.37</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okHI/iobf0_o&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X7Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;33&gt;</twComp><twBEL>ProtoComp880.D2OFFBYP_SRC.20</twBEL><twBEL>okHI/iob_regs[28].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[28].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.293</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.373</twLogDel><twRouteDel>3.256</twRouteDel><twTotDel>1.883</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[29].regin0 (ILOGIC_X16Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstOffIn anchorID="126" twDataPathType="twDataPathMinDelay"><twSlack>2.143</twSlack><twSrc BELType="PAD">okUHU&lt;29&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[29].regin0</twDest><twClkDel>1.864</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;34&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;29&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;29&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[29].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB15.PAD</twSrcSite><twPathDel><twSite>AB15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;29&gt;</twComp><twBEL>okUHU&lt;29&gt;</twBEL><twBEL>okHI/iob_regs[29].iobf0/IBUF</twBEL><twBEL>ProtoComp789.IMUX.38</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X16Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okHI/iobf0_o&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X16Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;34&gt;</twComp><twBEL>ProtoComp880.D2OFFBYP_SRC.21</twBEL><twBEL>okHI/iob_regs[29].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[29].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.293</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X16Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.373</twLogDel><twRouteDel>3.237</twRouteDel><twTotDel>1.864</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/iob_regs[3].regin0 (ILOGIC_X20Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstOffIn anchorID="128" twDataPathType="twDataPathMinDelay"><twSlack>2.145</twSlack><twSrc BELType="PAD">okUHU&lt;3&gt;</twSrc><twDest BELType="FF">okHI/iob_regs[3].regin0</twDest><twClkDel>1.862</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;8&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;3&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[3].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB18.PAD</twSrcSite><twPathDel><twSite>AB18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;3&gt;</twComp><twBEL>okUHU&lt;3&gt;</twBEL><twBEL>okHI/iob_regs[3].iobf0/IBUF</twBEL><twBEL>ProtoComp789.IMUX.44</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okHI/iobf0_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;8&gt;</twComp><twBEL>ProtoComp880.D2OFFBYP_SRC.29</twBEL><twBEL>okHI/iob_regs[3].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[3].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.293</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.373</twLogDel><twRouteDel>3.235</twRouteDel><twTotDel>1.862</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="129" twConstType="OFFSETOUTDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.143</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;17&gt; (AA10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="130"><twConstOffOut anchorID="131" twDataPathType="twDataPathMaxDelay"><twSlack>1.857</twSlack><twSrc BELType="FF">okHI/iob_regs[17].regout0</twSrc><twDest BELType="PAD">okUHU&lt;17&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;17&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHI/regout0_q&lt;17&gt;</twDataSrc><twDataDest>okUHU&lt;17&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[17].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.334</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.538</twLogDel><twRouteDel>7.776</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[17].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X12Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X12Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHI/regout0_q&lt;17&gt;</twComp><twBEL>okHI/iob_regs[17].regout0</twBEL></twPathDel><twPathDel><twSite>AA10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regout0_q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>AA10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;17&gt;</twComp><twBEL>okHI/iob_regs[17].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;17&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="132"><twConstOffOut anchorID="133" twDataPathType="twDataPathMaxDelay"><twSlack>2.238</twSlack><twSrc BELType="FF">okHI/iob_regs[17].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;17&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;17&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>okHI/regout0_q&lt;17&gt;</twDataSrc><twDataDest>okUHU&lt;17&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[17].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.334</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.538</twLogDel><twRouteDel>7.776</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[17].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X12Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X12Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>okHI/regout0_q&lt;17&gt;</twComp><twBEL>okHI/iob_regs[17].regvalid</twBEL></twPathDel><twPathDel><twSite>AA10.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regvalid_q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>AA10.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;17&gt;</twComp><twBEL>okHI/iob_regs[17].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;17&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;24&gt; (T10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="134"><twConstOffOut anchorID="135" twDataPathType="twDataPathMaxDelay"><twSlack>1.858</twSlack><twSrc BELType="FF">okHI/iob_regs[24].regout0</twSrc><twDest BELType="PAD">okUHU&lt;24&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;24&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHI/regout0_q&lt;24&gt;</twDataSrc><twDataDest>okUHU&lt;24&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[24].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.334</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.538</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[24].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;24&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X6Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHI/regout0_q&lt;24&gt;</twComp><twBEL>okHI/iob_regs[24].regout0</twBEL></twPathDel><twPathDel><twSite>T10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regout0_q&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>T10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;24&gt;</twComp><twBEL>okHI/iob_regs[24].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;24&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="136"><twConstOffOut anchorID="137" twDataPathType="twDataPathMaxDelay"><twSlack>2.239</twSlack><twSrc BELType="FF">okHI/iob_regs[24].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;24&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;24&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>okHI/regout0_q&lt;24&gt;</twDataSrc><twDataDest>okUHU&lt;24&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[24].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.334</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.538</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[24].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;24&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X6Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>okHI/regout0_q&lt;24&gt;</twComp><twBEL>okHI/iob_regs[24].regvalid</twBEL></twPathDel><twPathDel><twSite>T10.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regvalid_q&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>T10.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;24&gt;</twComp><twBEL>okHI/iob_regs[24].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;24&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;28&gt; (V9.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="138"><twConstOffOut anchorID="139" twDataPathType="twDataPathMaxDelay"><twSlack>1.858</twSlack><twSrc BELType="FF">okHI/iob_regs[28].regout0</twSrc><twDest BELType="PAD">okUHU&lt;28&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;28&gt;</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHI/regout0_q&lt;28&gt;</twDataSrc><twDataDest>okUHU&lt;28&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;28&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[28].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.334</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X7Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.538</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[28].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;28&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X7Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X7Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHI/regout0_q&lt;28&gt;</twComp><twBEL>okHI/iob_regs[28].regout0</twBEL></twPathDel><twPathDel><twSite>V9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regout0_q&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;28&gt;</twComp><twBEL>okHI/iob_regs[28].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;28&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="140"><twConstOffOut anchorID="141" twDataPathType="twDataPathMaxDelay"><twSlack>2.239</twSlack><twSrc BELType="FF">okHI/iob_regs[28].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;28&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;28&gt;</twClkDest><twDataDel>3.179</twDataDel><twDataSrc>okHI/regout0_q&lt;28&gt;</twDataSrc><twDataDest>okUHU&lt;28&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;28&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[28].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.334</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X7Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.538</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/iob_regs[28].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;28&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X7Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X7Y2.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>okHI/regout0_q&lt;28&gt;</twComp><twBEL>okHI/iob_regs[28].regvalid</twBEL></twPathDel><twPathDel><twSite>V9.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHI/regvalid_q&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okUHU&lt;28&gt;</twComp><twBEL>okHI/iob_regs[28].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;28&gt;</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.179</twTotDel><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;15&gt; (AA20.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="142"><twConstOffOut anchorID="143" twDataPathType="twDataPathMinDelay"><twSlack>1.875</twSlack><twSrc BELType="FF">okHI/iob_regs[15].regout0</twSrc><twDest BELType="PAD">okUHU&lt;15&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;15&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>okHI/regout0_q&lt;15&gt;</twDataSrc><twDataDest>okUHU&lt;15&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[15].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.115</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.307</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[15].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHI/regout0_q&lt;15&gt;</twComp><twBEL>okHI/iob_regs[15].regout0</twBEL></twPathDel><twPathDel><twSite>AA20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regout0_q&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>okHI/iob_regs[15].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;15&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="144"><twConstOffOut anchorID="145" twDataPathType="twDataPathMinDelay"><twSlack>1.767</twSlack><twSrc BELType="FF">okHI/iob_regs[15].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;15&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;15&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>okHI/regout0_q&lt;15&gt;</twDataSrc><twDataDest>okUHU&lt;15&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[15].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.115</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.307</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[15].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>okHI/regout0_q&lt;15&gt;</twComp><twBEL>okHI/iob_regs[15].regvalid</twBEL></twPathDel><twPathDel><twSite>AA20.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regvalid_q&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>okHI/iob_regs[15].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;15&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;23&gt; (T15.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="146"><twConstOffOut anchorID="147" twDataPathType="twDataPathMinDelay"><twSlack>1.875</twSlack><twSrc BELType="FF">okHI/iob_regs[23].regout0</twSrc><twDest BELType="PAD">okUHU&lt;23&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;23&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>okHI/regout0_q&lt;23&gt;</twDataSrc><twDataDest>okUHU&lt;23&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;23&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[23].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.115</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.307</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[23].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;23&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X23Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHI/regout0_q&lt;23&gt;</twComp><twBEL>okHI/iob_regs[23].regout0</twBEL></twPathDel><twPathDel><twSite>T15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regout0_q&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>T15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;23&gt;</twComp><twBEL>okHI/iob_regs[23].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;23&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="148"><twConstOffOut anchorID="149" twDataPathType="twDataPathMinDelay"><twSlack>1.767</twSlack><twSrc BELType="FF">okHI/iob_regs[23].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;23&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;23&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>okHI/regout0_q&lt;23&gt;</twDataSrc><twDataDest>okUHU&lt;23&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;23&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[23].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.115</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.307</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[23].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;23&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X23Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>okHI/regout0_q&lt;23&gt;</twComp><twBEL>okHI/iob_regs[23].regvalid</twBEL></twPathDel><twPathDel><twSite>T15.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regvalid_q&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>T15.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;23&gt;</twComp><twBEL>okHI/iob_regs[23].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;23&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;16&gt; (T16.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="150"><twConstOffOut anchorID="151" twDataPathType="twDataPathMinDelay"><twSlack>1.875</twSlack><twSrc BELType="FF">okHI/iob_regs[16].regout0</twSrc><twDest BELType="PAD">okUHU&lt;16&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;16&gt;</twClkDest><twDataDel>1.360</twDataDel><twDataSrc>okHI/regout0_q&lt;16&gt;</twDataSrc><twDataDest>okUHU&lt;16&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;16&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[16].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.115</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.307</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[16].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;16&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X23Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHI/regout0_q&lt;16&gt;</twComp><twBEL>okHI/iob_regs[16].regout0</twBEL></twPathDel><twPathDel><twSite>T16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regout0_q&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>T16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;16&gt;</twComp><twBEL>okHI/iob_regs[16].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;16&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.360</twTotDel><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="152"><twConstOffOut anchorID="153" twDataPathType="twDataPathMinDelay"><twSlack>1.767</twSlack><twSrc BELType="FF">okHI/iob_regs[16].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;16&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/regout0_q&lt;16&gt;</twClkDest><twDataDel>1.252</twDataDel><twDataSrc>okHI/regout0_q&lt;16&gt;</twDataSrc><twDataDest>okUHU&lt;16&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;16&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/iob_regs[16].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.115</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.307</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/iob_regs[16].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;16&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X23Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>okHI/regout0_q&lt;16&gt;</twComp><twBEL>okHI/iob_regs[16].regvalid</twBEL></twPathDel><twPathDel><twSite>T16.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>okHI/regvalid_q&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>T16.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okUHU&lt;16&gt;</twComp><twBEL>okHI/iob_regs[16].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;16&gt;</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.252</twTotDel><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="154" twConstType="OFFSETOUTDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.142</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstOffOut anchorID="156" twDataPathType="twDataPathMaxDelay"><twSlack>1.858</twSlack><twSrc BELType="FF">okHI/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.334</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X10Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.538</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X10Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X10Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>okHI/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstOffOut anchorID="158" twDataPathType="twDataPathMaxDelay"><twSlack>1.859</twSlack><twSrc BELType="FF">okHI/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>3.236</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>3.560</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.334</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-4.538</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>3.236</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>okHI/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstOffOut anchorID="160" twDataPathType="twDataPathMinDelay"><twSlack>1.946</twSlack><twSrc BELType="FF">okHI/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>1.740</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>1.411</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.115</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.307</twLogDel><twRouteDel>3.047</twRouteDel><twTotDel>1.740</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X5Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>okHI/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.411</twTotDel><twPctLog>77.4</twPctLog><twPctRoute>22.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstOffOut anchorID="162" twDataPathType="twDataPathMinDelay"><twSlack>1.947</twSlack><twSrc BELType="FF">okHI/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>1.741</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>1.411</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.115</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X10Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.307</twLogDel><twRouteDel>3.048</twRouteDel><twTotDel>1.741</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X10Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X10Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>okHI/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.411</twTotDel><twPctLog>77.4</twPctLog><twPctRoute>22.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="163" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.818</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/regctrlin0a (ILOGIC_X4Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstOffIn anchorID="165" twDataPathType="twDataPathMaxDelay"><twSlack>0.182</twSlack><twSrc BELType="PAD">okUH&lt;1&gt;</twSrc><twDest BELType="FF">okHI/regctrlin0a</twDest><twClkDel>2.810</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;1&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;1&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;1&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin0a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;1&gt;</twComp><twBEL>okUH&lt;1&gt;</twBEL><twBEL>okUH_1_IBUF</twBEL><twBEL>ProtoComp813.IMUX.1</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okUH_1_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;1&gt;</twComp><twBEL>ProtoComp880.D2OFFBYP_SRC.22</twBEL><twBEL>okHI/regctrlin0a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin0a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.433</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.849</twLogDel><twRouteDel>6.659</twRouteDel><twTotDel>2.810</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/regctrlin2a (ILOGIC_X5Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstOffIn anchorID="167" twDataPathType="twDataPathMaxDelay"><twSlack>0.252</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">okHI/regctrlin2a</twDest><twClkDel>2.810</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;3&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin2a</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y6.PAD</twSrcSite><twPathDel><twSite>Y6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL><twBEL>ProtoComp813.IMUX.3</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;3&gt;</twComp><twBEL>ProtoComp880.D2OFFBYP_SRC.24</twBEL><twBEL>okHI/regctrlin2a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>3.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin2a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.433</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.849</twLogDel><twRouteDel>6.659</twRouteDel><twTotDel>2.810</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/regctrlin3a (ILOGIC_X26Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstOffIn anchorID="169" twDataPathType="twDataPathMaxDelay"><twSlack>0.291</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">okHI/regctrlin3a</twDest><twClkDel>2.788</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;4&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin3a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB21.PAD</twSrcSite><twPathDel><twSite>AB21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL><twBEL>ProtoComp813.IMUX.4</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>okHI/okHC&lt;4&gt;</twComp><twBEL>ProtoComp880.D2OFFBYP_SRC.25</twBEL><twBEL>okHI/regctrlin3a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>3.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>94.8</twPctLog><twPctRoute>5.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin3a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.433</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-3.849</twLogDel><twRouteDel>6.637</twRouteDel><twTotDel>2.788</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/regctrlin1a (ILOGIC_X4Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstOffIn anchorID="171" twDataPathType="twDataPathMinDelay"><twSlack>0.124</twSlack><twSrc BELType="PAD">okUH&lt;2&gt;</twSrc><twDest BELType="FF">okHI/regctrlin1a</twDest><twClkDel>1.883</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;2&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;2&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin1a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;2&gt;</twComp><twBEL>okUH&lt;2&gt;</twBEL><twBEL>okUH_2_IBUF</twBEL><twBEL>ProtoComp813.IMUX.2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okUH_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X4Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;2&gt;</twComp><twBEL>ProtoComp880.D2OFFBYP_SRC.23</twBEL><twBEL>okHI/regctrlin1a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin1a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.293</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.373</twLogDel><twRouteDel>3.256</twRouteDel><twTotDel>1.883</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/regctrlin3a (ILOGIC_X26Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstOffIn anchorID="173" twDataPathType="twDataPathMinDelay"><twSlack>0.146</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">okHI/regctrlin3a</twDest><twClkDel>1.861</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;4&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin3a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB21.PAD</twSrcSite><twPathDel><twSite>AB21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL><twBEL>ProtoComp813.IMUX.4</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;4&gt;</twComp><twBEL>ProtoComp880.D2OFFBYP_SRC.25</twBEL><twBEL>okHI/regctrlin3a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin3a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.293</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.373</twLogDel><twRouteDel>3.234</twRouteDel><twTotDel>1.861</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHI/regctrlin2a (ILOGIC_X5Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstOffIn anchorID="175" twDataPathType="twDataPathMinDelay"><twSlack>0.185</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">okHI/regctrlin2a</twDest><twClkDel>1.883</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHI/okHC&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin2a</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y6.PAD</twSrcSite><twPathDel><twSite>Y6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL><twBEL>ProtoComp813.IMUX.3</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>okHI/okHC&lt;3&gt;</twComp><twBEL>ProtoComp880.D2OFFBYP_SRC.24</twBEL><twBEL>okHI/regctrlin2a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>1.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okClk</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>okHI/regctrlin2a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>okHI/hi_clk_bufg</twBEL><twBEL>ProtoComp813.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>okHI/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>okHI/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.293</twDelInfo><twComp>okHI/dcm0</twComp><twBEL>okHI/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>okHI/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>okHI/dcm0_bufg</twComp><twBEL>okHI/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>773</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-1.373</twLogDel><twRouteDel>3.256</twRouteDel><twTotDel>1.883</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="176"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;" type="origin" depth="0" requirement="9.920" prefType="period" actual="5.340" actualRollup="186.389" errors="0" errorRollup="227" items="0" itemsRollup="107231719108942895925167501318482138137950358967804167898210099196329984"/><twConstRollup name="TS_okHI_dcm0_clk0" fullName="TS_okHI_dcm0_clk0 = PERIOD TIMEGRP &quot;okHI_dcm0_clk0&quot; TS_okHostClk PHASE -0.93         ns HIGH 50%;" type="child" depth="1" requirement="9.920" prefType="period" actual="186.389" actualRollup="N/A" errors="227" errorRollup="0" items="107231719108942895925167501318482138137950358967804167898210099196329984" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="177"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;sysclk_in&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="43.562" errors="0" errorRollup="47" items="0" itemsRollup="43037"/><twConstRollup name="TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYSCLK /         0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="55.760" actualRollup="N/A" errors="46" errorRollup="0" items="19961" itemsRollup="0"/><twConstRollup name="TS_MIG_memc3_infrastructure_inst_clk_2x_180" fullName="TS_MIG_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYSCLK / 6.25 PHASE 0.8         ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MIG_memc3_infrastructure_inst_clk_2x_0" fullName="TS_MIG_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYSCLK / 6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="1" errorRollup="0" items="1" itemsRollup="0"/><twConstRollup name="TS_MIG_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_MIG_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;MIG_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYSCLK / 0.390625 HIGH         50%;" type="child" depth="1" requirement="25.600" prefType="period" actual="14.208" actualRollup="N/A" errors="0" errorRollup="0" items="23075" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="178">3</twUnmetConstCnt><twDataSheet anchorID="179" twNameLen="15"><twSUH2ClkList anchorID="180" twDestWidth="9" twPhaseWidth="5"><twDest>okUH&lt;0&gt;</twDest><twSUH2Clk ><twSrc>okUH&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.214</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.748</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.185</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.745</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.182</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.211</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.206</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.213</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.152</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.213</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.213</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.779</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.175</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;16&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.839</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.235</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;17&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.152</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;18&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;19&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;20&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;21&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.779</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.175</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;22&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;23&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.206</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;24&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;25&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.839</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.235</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;26&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;27&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.779</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.175</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;28&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;29&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.706</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.143</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;30&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;31&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="181" twDestWidth="9" twPhaseWidth="5"><twSrc>okUH&lt;0&gt;</twSrc><twClk2Out  twOutPad = "okHU&lt;0&gt;" twMinTime = "1.947" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okHU&lt;2&gt;" twMinTime = "1.946" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.141" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;0&gt;" twMinTime = "1.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;1&gt;" twMinTime = "1.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;2&gt;" twMinTime = "1.820" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;3&gt;" twMinTime = "1.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;4&gt;" twMinTime = "1.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;5&gt;" twMinTime = "1.767" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.070" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;6&gt;" twMinTime = "1.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.092" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;7&gt;" twMinTime = "1.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.092" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;8&gt;" twMinTime = "1.839" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;9&gt;" twMinTime = "1.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.092" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;10&gt;" twMinTime = "1.789" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.092" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;11&gt;" twMinTime = "1.788" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.091" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;12&gt;" twMinTime = "1.788" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.091" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;13&gt;" twMinTime = "1.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;14&gt;" twMinTime = "1.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;15&gt;" twMinTime = "1.767" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.070" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;16&gt;" twMinTime = "1.767" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.070" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;17&gt;" twMinTime = "1.840" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.143" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;18&gt;" twMinTime = "1.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;19&gt;" twMinTime = "1.820" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;20&gt;" twMinTime = "1.816" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.119" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;21&gt;" twMinTime = "1.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;22&gt;" twMinTime = "1.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;23&gt;" twMinTime = "1.767" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.070" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;24&gt;" twMinTime = "1.839" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;25&gt;" twMinTime = "1.767" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.070" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;26&gt;" twMinTime = "1.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.121" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;27&gt;" twMinTime = "1.816" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.119" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;28&gt;" twMinTime = "1.839" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;29&gt;" twMinTime = "1.820" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;30&gt;" twMinTime = "1.838" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.141" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;31&gt;" twMinTime = "1.788" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.091" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="-0.930" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="182" twDestWidth="7"><twDest>okUH&lt;0&gt;</twDest><twClk2SU><twSrc>okUH&lt;0&gt;</twSrc><twRiseRise>186.389</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="183" twDestWidth="8"><twDest>sys_clkn</twDest><twClk2SU><twSrc>sys_clkn</twSrc><twRiseRise>15.355</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clkp</twSrc><twRiseRise>15.355</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="184" twDestWidth="8"><twDest>sys_clkp</twDest><twClk2SU><twSrc>sys_clkn</twSrc><twRiseRise>15.355</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clkp</twSrc><twRiseRise>15.355</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="185" twDestWidth="9" twWorstWindow="1.715" twWorstSetup="1.839" twWorstHold="-0.124" twWorstSetupSlack="0.161" twWorstHoldSlack="2.124" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.255" twHoldSlack = "2.182" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.745</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.182</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.185" twHoldSlack = "2.211" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.211</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.224" twHoldSlack = "2.172" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.292" twHoldSlack = "2.145" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.222" twHoldSlack = "2.174" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.231" twHoldSlack = "2.206" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.206</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.253" twHoldSlack = "2.184" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.183" twHoldSlack = "2.213" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.213</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.244" twHoldSlack = "2.152" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.152</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.253" twHoldSlack = "2.184" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.183" twHoldSlack = "2.213" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.213</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.253" twHoldSlack = "2.184" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.183" twHoldSlack = "2.213" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.213</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.291" twHoldSlack = "2.146" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.146</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.221" twHoldSlack = "2.175" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.779</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.175</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.162" twHoldSlack = "2.234" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;16&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.161" twHoldSlack = "2.235" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.839</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.235</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;17&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.244" twHoldSlack = "2.152" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.152</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;18&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.291" twHoldSlack = "2.146" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.146</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;19&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.224" twHoldSlack = "2.172" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;20&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.291" twHoldSlack = "2.146" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.146</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;21&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.221" twHoldSlack = "2.175" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.779</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.175</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;22&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.222" twHoldSlack = "2.174" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;23&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.231" twHoldSlack = "2.206" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.206</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;24&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.243" twHoldSlack = "2.153" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.153</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;25&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.161" twHoldSlack = "2.235" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.839</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.235</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;26&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.222" twHoldSlack = "2.174" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;27&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.221" twHoldSlack = "2.175" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.779</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.175</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;28&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.313" twHoldSlack = "2.124" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.124</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;29&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.294" twHoldSlack = "2.143" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.706</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.143</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;30&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.243" twHoldSlack = "2.153" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.153</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;31&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.253" twHoldSlack = "2.184" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="186" twDestWidth="7" twWorstWindow="1.694" twWorstSetup="1.818" twWorstHold="-0.124" twWorstSetupSlack="0.182" twWorstHoldSlack="0.124" ><twConstName>TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUH&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.182" twHoldSlack = "0.214" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.818</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.214</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.313" twHoldSlack = "0.124" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.124</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.252" twHoldSlack = "0.185" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.748</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.185</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.291" twHoldSlack = "0.146" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.146</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="187" twDestWidth="9" twMinSlack="1.857" twMaxSlack="1.930" twRelSkew="0.073" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okUHU&lt;0&gt;" twSlack = "6.093" twMaxDelayCrnr="f" twMinDelay = "1.790" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;1&gt;" twSlack = "6.093" twMaxDelayCrnr="f" twMinDelay = "1.790" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;2&gt;" twSlack = "6.123" twMaxDelayCrnr="f" twMinDelay = "1.820" twMinDelayCrnr="t" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;3&gt;" twSlack = "6.120" twMaxDelayCrnr="f" twMinDelay = "1.817" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;4&gt;" twSlack = "6.120" twMaxDelayCrnr="f" twMinDelay = "1.817" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;5&gt;" twSlack = "6.070" twMaxDelayCrnr="f" twMinDelay = "1.767" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;6&gt;" twSlack = "6.092" twMaxDelayCrnr="f" twMinDelay = "1.789" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;7&gt;" twSlack = "6.092" twMaxDelayCrnr="f" twMinDelay = "1.789" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;8&gt;" twSlack = "6.142" twMaxDelayCrnr="f" twMinDelay = "1.839" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;9&gt;" twSlack = "6.092" twMaxDelayCrnr="f" twMinDelay = "1.789" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;10&gt;" twSlack = "6.092" twMaxDelayCrnr="f" twMinDelay = "1.789" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;11&gt;" twSlack = "6.091" twMaxDelayCrnr="f" twMinDelay = "1.788" twMinDelayCrnr="t" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;12&gt;" twSlack = "6.091" twMaxDelayCrnr="f" twMinDelay = "1.788" twMinDelayCrnr="t" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;13&gt;" twSlack = "6.120" twMaxDelayCrnr="f" twMinDelay = "1.817" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;14&gt;" twSlack = "6.120" twMaxDelayCrnr="f" twMinDelay = "1.817" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;15&gt;" twSlack = "6.070" twMaxDelayCrnr="f" twMinDelay = "1.767" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;16&gt;" twSlack = "6.070" twMaxDelayCrnr="f" twMinDelay = "1.767" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;17&gt;" twSlack = "6.143" twMaxDelayCrnr="f" twMinDelay = "1.840" twMinDelayCrnr="t" twRelSkew = "0.073" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;18&gt;" twSlack = "6.120" twMaxDelayCrnr="f" twMinDelay = "1.817" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;19&gt;" twSlack = "6.123" twMaxDelayCrnr="f" twMinDelay = "1.820" twMinDelayCrnr="t" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;20&gt;" twSlack = "6.119" twMaxDelayCrnr="f" twMinDelay = "1.816" twMinDelayCrnr="t" twRelSkew = "0.049" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;21&gt;" twSlack = "6.120" twMaxDelayCrnr="f" twMinDelay = "1.817" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;22&gt;" twSlack = "6.120" twMaxDelayCrnr="f" twMinDelay = "1.817" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;23&gt;" twSlack = "6.070" twMaxDelayCrnr="f" twMinDelay = "1.767" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;24&gt;" twSlack = "6.142" twMaxDelayCrnr="f" twMinDelay = "1.839" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;25&gt;" twSlack = "6.070" twMaxDelayCrnr="f" twMinDelay = "1.767" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;26&gt;" twSlack = "6.121" twMaxDelayCrnr="f" twMinDelay = "1.818" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;27&gt;" twSlack = "6.119" twMaxDelayCrnr="f" twMinDelay = "1.816" twMinDelayCrnr="t" twRelSkew = "0.049" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;28&gt;" twSlack = "6.142" twMaxDelayCrnr="f" twMinDelay = "1.839" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;29&gt;" twSlack = "6.123" twMaxDelayCrnr="f" twMinDelay = "1.820" twMinDelayCrnr="t" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;30&gt;" twSlack = "6.141" twMaxDelayCrnr="f" twMinDelay = "1.838" twMinDelayCrnr="t" twRelSkew = "0.071" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;31&gt;" twSlack = "6.091" twMaxDelayCrnr="f" twMinDelay = "1.788" twMinDelayCrnr="t" twRelSkew = "0.021" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="188" twDestWidth="7" twMinSlack="1.858" twMaxSlack="1.859" twRelSkew="0.001" ><twConstName>TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okHU&lt;0&gt;" twSlack = "6.142" twMaxDelayCrnr="f" twMinDelay = "1.947" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okHU&lt;2&gt;" twSlack = "6.141" twMaxDelayCrnr="f" twMinDelay = "1.946" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="189"><twErrCnt>274</twErrCnt><twScore>8436903</twScore><twSetupScore>8436379</twSetupScore><twHoldScore>524</twHoldScore><twConstCov><twPathCnt>107231719108942895925167501318482138137950358967804167898210099196329984</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>88525</twConnCnt></twConstCov><twStats anchorID="190"><twMinPer>186.389</twMinPer><twFootnote number="1" /><twMaxFreq>5.365</twMaxFreq><twMinInBeforeClk>1.839</twMinInBeforeClk><twMinOutAfterClk>6.143</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Aug 21 15:04:43 2020 </twTimestamp></twFoot><twClientInfo anchorID="191"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 794 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
