<stg><name>dut</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="5">
<condition id="14">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="16">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="2">
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="3">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="5" to="6">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !161

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !167

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="64">
<![CDATA[
:5  %stage1 = alloca [6321 x float], align 4

]]></node>
<StgValue><ssdm name="stage1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i6 [ 0, %0 ], [ %i_6, %.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:1  %exitcond11 = icmp eq i6 %i, -15

]]></node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:3  %i_6 = add i6 %i, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond11, label %2, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="14" op_0_bw="6">
<![CDATA[
.preheader.preheader:0  %tmp_cast = zext i6 %i to i14

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
.preheader.preheader:1  %tmp = call i13 @_ssdm_op_BitConcatenate.i13.i6.i7(i6 %i, i7 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="14" op_0_bw="13">
<![CDATA[
.preheader.preheader:2  %p_shl_cast = zext i13 %tmp to i14

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:3  %tmp_s = add i14 %tmp_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %output1 = call fastcc i1 @dut_mel_into_dct([6321 x float]* %stage1)

]]></node>
<StgValue><ssdm name="output1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i8 [ %j_5, %1 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:1  %exitcond = icmp eq i8 %j, -127

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 129, i64 129, i64 129)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %j_5 = add i8 %j, 1

]]></node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_34 = bitcast i32 %tmp_V_1 to float

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="14" op_0_bw="8">
<![CDATA[
:3  %tmp_38_cast = zext i8 %j to i14

]]></node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_35 = add i14 %tmp_s, %tmp_38_cast

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="14">
<![CDATA[
:5  %tmp_55_cast = zext i14 %tmp_35 to i64

]]></node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %stage1_addr = getelementptr [6321 x float]* %stage1, i64 0, i64 %tmp_55_cast

]]></node>
<StgValue><ssdm name="stage1_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:7  store float %tmp_34, float* %stage1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_V_3_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_3_0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %output1 = call fastcc i1 @dut_mel_into_dct([6321 x float]* %stage1)

]]></node>
<StgValue><ssdm name="output1"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="1">
<![CDATA[
:1  %output = zext i1 %output1 to i32

]]></node>
<StgValue><ssdm name="output"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0">
<![CDATA[
:4  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="54" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="55" name="melfb" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="melfb"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="dct_coeff" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="training_data_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="training_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="_ssdm_op_SpecInterface" to="empty" fromId="58" toId="7">
</dataflow>
<dataflow id="60" from="strm_out_V_V" to="empty" fromId="54" toId="7">
</dataflow>
<dataflow id="62" from="ap_fifo_str" to="empty" fromId="61" toId="7">
</dataflow>
<dataflow id="64" from="stg_63" to="empty" fromId="63" toId="7">
</dataflow>
<dataflow id="65" from="stg_63" to="empty" fromId="63" toId="7">
</dataflow>
<dataflow id="66" from="stg_63" to="empty" fromId="63" toId="7">
</dataflow>
<dataflow id="67" from="stg_63" to="empty" fromId="63" toId="7">
</dataflow>
<dataflow id="69" from="p_str" to="empty" fromId="68" toId="7">
</dataflow>
<dataflow id="70" from="p_str" to="empty" fromId="68" toId="7">
</dataflow>
<dataflow id="71" from="p_str" to="empty" fromId="68" toId="7">
</dataflow>
<dataflow id="73" from="stg_72" to="empty" fromId="72" toId="7">
</dataflow>
<dataflow id="74" from="stg_72" to="empty" fromId="72" toId="7">
</dataflow>
<dataflow id="76" from="stg_75" to="empty" fromId="75" toId="7">
</dataflow>
<dataflow id="77" from="stg_75" to="empty" fromId="75" toId="7">
</dataflow>
<dataflow id="78" from="p_str" to="empty" fromId="68" toId="7">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecInterface" to="empty_25" fromId="58" toId="8">
</dataflow>
<dataflow id="80" from="strm_in_V_V" to="empty_25" fromId="53" toId="8">
</dataflow>
<dataflow id="81" from="ap_fifo_str" to="empty_25" fromId="61" toId="8">
</dataflow>
<dataflow id="82" from="stg_63" to="empty_25" fromId="63" toId="8">
</dataflow>
<dataflow id="83" from="stg_63" to="empty_25" fromId="63" toId="8">
</dataflow>
<dataflow id="84" from="stg_63" to="empty_25" fromId="63" toId="8">
</dataflow>
<dataflow id="85" from="stg_63" to="empty_25" fromId="63" toId="8">
</dataflow>
<dataflow id="86" from="p_str" to="empty_25" fromId="68" toId="8">
</dataflow>
<dataflow id="87" from="p_str" to="empty_25" fromId="68" toId="8">
</dataflow>
<dataflow id="88" from="p_str" to="empty_25" fromId="68" toId="8">
</dataflow>
<dataflow id="89" from="stg_72" to="empty_25" fromId="72" toId="8">
</dataflow>
<dataflow id="90" from="stg_72" to="empty_25" fromId="72" toId="8">
</dataflow>
<dataflow id="91" from="stg_75" to="empty_25" fromId="75" toId="8">
</dataflow>
<dataflow id="92" from="stg_75" to="empty_25" fromId="75" toId="8">
</dataflow>
<dataflow id="93" from="p_str" to="empty_25" fromId="68" toId="8">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecBitsMap" to="stg_9" fromId="94" toId="9">
</dataflow>
<dataflow id="96" from="strm_in_V_V" to="stg_9" fromId="53" toId="9">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecBitsMap" to="stg_10" fromId="94" toId="10">
</dataflow>
<dataflow id="98" from="strm_out_V_V" to="stg_10" fromId="54" toId="10">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecTopModule" to="stg_11" fromId="99" toId="11">
</dataflow>
<dataflow id="102" from="dut_str" to="stg_11" fromId="101" toId="11">
</dataflow>
<dataflow id="104" from="stg_103" to="stage1" fromId="103" toId="12">
</dataflow>
<dataflow id="106" from="stg_105" to="i" fromId="105" toId="14">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="stg_13" to="i" fromId="13" toId="14">
</dataflow>
<dataflow id="108" from="i_6" to="i" fromId="17" toId="14">
<BackEdge/>
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="stg_29" to="i" fromId="29" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="110" from="i" to="exitcond11" fromId="14" toId="15">
</dataflow>
<dataflow id="112" from="stg_111" to="exitcond11" fromId="111" toId="15">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopTripCount" to="empty_26" fromId="113" toId="16">
</dataflow>
<dataflow id="116" from="stg_115" to="empty_26" fromId="115" toId="16">
</dataflow>
<dataflow id="117" from="stg_115" to="empty_26" fromId="115" toId="16">
</dataflow>
<dataflow id="118" from="stg_115" to="empty_26" fromId="115" toId="16">
</dataflow>
<dataflow id="119" from="i" to="i_6" fromId="14" toId="17">
</dataflow>
<dataflow id="121" from="stg_120" to="i_6" fromId="120" toId="17">
</dataflow>
<dataflow id="122" from="exitcond11" to="stg_18" fromId="15" toId="18">
</dataflow>
<dataflow id="123" from="i" to="tmp_cast" fromId="14" toId="19">
</dataflow>
<dataflow id="125" from="_ssdm_op_BitConcatenate.i13.i6.i7" to="tmp" fromId="124" toId="20">
</dataflow>
<dataflow id="126" from="i" to="tmp" fromId="14" toId="20">
</dataflow>
<dataflow id="128" from="stg_127" to="tmp" fromId="127" toId="20">
</dataflow>
<dataflow id="129" from="tmp" to="p_shl_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="130" from="tmp_cast" to="tmp_s" fromId="19" toId="22">
</dataflow>
<dataflow id="131" from="p_shl_cast" to="tmp_s" fromId="21" toId="22">
</dataflow>
<dataflow id="133" from="dut_mel_into_dct" to="output1" fromId="132" toId="24">
</dataflow>
<dataflow id="134" from="stage1" to="output1" fromId="12" toId="24">
</dataflow>
<dataflow id="135" from="melfb" to="output1" fromId="55" toId="24">
</dataflow>
<dataflow id="136" from="dct_coeff" to="output1" fromId="56" toId="24">
</dataflow>
<dataflow id="137" from="training_data_V" to="output1" fromId="57" toId="24">
</dataflow>
<dataflow id="138" from="j_5" to="j" fromId="28" toId="25">
<BackEdge/>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="stg_38" to="j" fromId="38" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="141" from="stg_140" to="j" fromId="140" toId="25">
<condition id="50">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="stg_23" to="j" fromId="23" toId="25">
</dataflow>
<dataflow id="143" from="j" to="exitcond" fromId="25" toId="26">
</dataflow>
<dataflow id="145" from="stg_144" to="exitcond" fromId="144" toId="26">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecLoopTripCount" to="empty_27" fromId="113" toId="27">
</dataflow>
<dataflow id="148" from="stg_147" to="empty_27" fromId="147" toId="27">
</dataflow>
<dataflow id="149" from="stg_147" to="empty_27" fromId="147" toId="27">
</dataflow>
<dataflow id="150" from="stg_147" to="empty_27" fromId="147" toId="27">
</dataflow>
<dataflow id="151" from="j" to="j_5" fromId="25" toId="28">
</dataflow>
<dataflow id="153" from="stg_152" to="j_5" fromId="152" toId="28">
</dataflow>
<dataflow id="154" from="exitcond" to="stg_29" fromId="26" toId="29">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_1" fromId="155" toId="30">
</dataflow>
<dataflow id="157" from="strm_in_V_V" to="tmp_V_1" fromId="53" toId="30">
</dataflow>
<dataflow id="158" from="tmp_V_1" to="tmp_34" fromId="30" toId="31">
</dataflow>
<dataflow id="159" from="j" to="tmp_38_cast" fromId="25" toId="32">
</dataflow>
<dataflow id="160" from="tmp_s" to="tmp_35" fromId="22" toId="33">
</dataflow>
<dataflow id="161" from="tmp_38_cast" to="tmp_35" fromId="32" toId="33">
</dataflow>
<dataflow id="162" from="tmp_35" to="tmp_55_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="163" from="stage1" to="stage1_addr" fromId="12" toId="35">
</dataflow>
<dataflow id="165" from="stg_164" to="stage1_addr" fromId="164" toId="35">
</dataflow>
<dataflow id="166" from="tmp_55_cast" to="stage1_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="167" from="tmp_34" to="stg_36" fromId="31" toId="36">
</dataflow>
<dataflow id="168" from="stage1_addr" to="stg_36" fromId="35" toId="36">
</dataflow>
<dataflow id="169" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_3_0" fromId="155" toId="37">
</dataflow>
<dataflow id="170" from="strm_in_V_V" to="tmp_V_3_0" fromId="53" toId="37">
</dataflow>
<dataflow id="171" from="dut_mel_into_dct" to="output1" fromId="132" toId="39">
</dataflow>
<dataflow id="172" from="stage1" to="output1" fromId="12" toId="39">
</dataflow>
<dataflow id="173" from="melfb" to="output1" fromId="55" toId="39">
</dataflow>
<dataflow id="174" from="dct_coeff" to="output1" fromId="56" toId="39">
</dataflow>
<dataflow id="175" from="training_data_V" to="output1" fromId="57" toId="39">
</dataflow>
<dataflow id="176" from="output1" to="output" fromId="39" toId="40">
</dataflow>
<dataflow id="178" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="stg_41" fromId="177" toId="41">
</dataflow>
<dataflow id="179" from="strm_out_V_V" to="stg_41" fromId="54" toId="41">
</dataflow>
<dataflow id="180" from="output" to="stg_41" fromId="40" toId="41">
</dataflow>
<dataflow id="181" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="stg_42" fromId="177" toId="42">
</dataflow>
<dataflow id="182" from="strm_out_V_V" to="stg_42" fromId="54" toId="42">
</dataflow>
<dataflow id="184" from="stg_183" to="stg_42" fromId="183" toId="42">
</dataflow>
<dataflow id="185" from="exitcond11" to="stg_2" fromId="15" toId="2">
</dataflow>
<dataflow id="186" from="exitcond" to="stg_3" fromId="26" toId="3">
</dataflow>
</dataflows>


</stg>
