INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chris/hardDrive/FPGA_Pracs/final_prac4_code/prac4_2_code/prac4_2_code.srcs/sources_1/new/sine_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chris/hardDrive/FPGA_Pracs/final_prac4_code/prac4_2_code/prac4_2_code.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
