Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 16 22:23:24 2018
| Host         : geralt-Lenovo-Y50-70 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  4104 |
| Unused register locations in slices containing registers |  2668 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           29 |
|      4 |          144 |
|      6 |          121 |
|      8 |           83 |
|     10 |           80 |
|     12 |          320 |
|     14 |          195 |
|    16+ |         3132 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           17960 |         1496 |
| No           | No                    | Yes                    |            7462 |         1328 |
| No           | Yes                   | No                     |            4772 |         1317 |
| Yes          | No                    | No                     |           61376 |         4607 |
| Yes          | No                    | Yes                    |           58888 |         5988 |
| Yes          | Yes                   | No                     |            6786 |          753 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                             Clock Signal                                                                             |                                                                                               Enable Signal                                                                                               |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgated                                                            |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgated                                                            |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                |                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                0 |              2 |
| ~design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  |                                                                                                                                                                                                           |                                                                                                                                        |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/shift_qual                 |                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                           |                                                                                                                                        |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/reset_                          |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              2 |
| ~design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  |                                                                                                                                                                                                           |                                                                                                                                        |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated |                                                                                                                                                                                                           |                                                                                                                                        |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/CLK                                            |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                         |                                                                                                                                        |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                            |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                               |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                            |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                 | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                             |                                                                                                                                        |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/shift_qual                 |                                                                                                                                        |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              2 |
| ~design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         |                                                                                                                                                                                                           |                                                                                                                                        |                1 |              2 |
| ~design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        |                                                                                                                                                                                                           |                                                                                                                                        |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              2 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid0_0[2]_i_1_n_0                                                                                                              |                                                                                                                                        |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/E[0]                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/nvdla_cacc_d_dataout_map_0_wren                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                      |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/E[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid0_20                                                                                                                        |                                                                                                                                        |                0 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid0_1[2]_i_1_n_0                                                                                                              |                                                                                                                                        |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/CLK                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_popping_gray/gray[1]_i_1__2_n_0                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                  |                1 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pnum_flush1                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___580_n_0                                                            |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/wr_clk_wr_mgated_strict_snd_gated              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/CLK                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_popping_gray/E[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                  |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_enable                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/E[0]                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                        |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/rd_popping_0                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d3                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/spt_fifo_adr_reg[0][0]                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_p1_sec_cnt_reg[0][0]                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_p0_sec_cnt_reg[0][0]                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/rd_popping                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_bundle_done                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/spt_fifo_adr_reg[0][0]                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/nvdla_core_clk_mgate/p_clkgate/cmd_fifo_wr_adr_reg[0]                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/load_din_all                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr_reg[0]                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
| ~design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         |                                                                                                                                                                                                           |                                                                                                                                        |                2 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/sub_h_cnt_reg[1]_0[0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/p_179_in                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_en                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_pburst_en                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/E[0]                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_mul_cfg_0_wren                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/y_extension_reg[1]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                     | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/input_data_reg[1][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/E[0]                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_d_func_bypass_0_wren                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_d_func_bypass_0_wren_1                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_d_perf_enable_0_wren                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_d_perf_enable_0_wren_0                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/reg2dp_lut_addr_trigger                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_mul_cfg_0_wren_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/y_extension_reg[1][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_alu_cfg_0_wren_4                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/input_data_type_reg[1][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/input_data_type_reg[1]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/normalz_len_reg[1][0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/normalz_len_reg[1]_0[0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_alu_cfg_0_wren                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift_qual                                          |                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                        |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         |                                                                                                                                                                                                           |                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/dat_en_7                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/dat_en_4                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/dat_en                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr_reg[0]                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_dat_pvld                                                                                                                     |                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/in_dat_pvld_d1                                                                                                                          |                                                                                                                                        |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/rq_rd_adr_reg[0]                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/E[0]                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/rd_pushing                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_dain_map_0_wren                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_dain_map_0_wren_0                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr_reg[0]                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/u_dfifo/E[0]                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/dat_en                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/u_dfifo/E[0]                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                     | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                        |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/req_atm_sel_reg[1][0]                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/combined_rstn                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/input_data_reg[1][0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/input_data_reg[1]_0[0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                              |                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                     | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/pra_truncate_reg[1][0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/pra_truncate_reg[1]_0[0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro5_fifo/nvdla_core_clk_mgated                                                                    |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_2                                      |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/rd_pushing                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_4                                      |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro2_fifo/nvdla_core_clk_mgated                                                                    |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/hold_4ele_cnt[1]_i_1_n_0                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                               | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/E[0]                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
| ~design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            |                                                                                                                                                                                                           |                                                                                                                                        |                2 |              4 |
| ~design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              |                                                                                                                                                                                                           |                                                                                                                                        |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro1_fifo/nvdla_core_clk_mgated                                                                    |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_1                                      |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dat_en                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_perf_enable_0_wren_3                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                      |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_perf_enable_0_wren                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/nvdla_cacc_d_dataout_map_0_wren_0                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/E[0]                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro6_fifo/nvdla_core_clk_mgated                                                                    |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/nvdla_core_clk_mgated                                                                    |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd0                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/input_data_reg[1][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/E[0]                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro0_fifo/nvdla_core_clk_mgated                                                                    |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d0                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d1                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/CLK                                                      |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_6                                      |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro3_fifo/nvdla_core_clk_mgated                                                                    |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/rd_adr_reg[0][0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/CLK                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/rd_pushing                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/CLK                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/E[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/wr_adr_reg[0][0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/E[0]                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/rd_clk_rd_mgated_strict_snd_gated              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro4_fifo/nvdla_core_clk_mgated                                                                    |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_5                                      |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                               | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/E[0]                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/CLK                                                      |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_3                                      |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              4 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/rd_adr_reg[0]_0[0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_reg/u_single_reg/E[0]                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/in_dat_pvld_d2                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pooling_out_cnt_reg[0][0]                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid1_20                                                                                                                        |                                                                                                                                        |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                2 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_7[2]_i_1_n_0                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/FSM_onehot_apb_wr_rd_cs[2]_i_1_n_0                                                                                                                    | design_1_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                               |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_pvld_d1                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/mac2accu_pvld                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                   |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid1_1[2]_i_1_n_0                                                                                                              |                                                                                                                                        |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                      |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                  |                2 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___176_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid1_0[2]_i_1_n_0                                                                                                              |                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/u_dfifo/dfifo_wr_count_reg[0][0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/u_dfifo/dfifo_wr_count_reg[0][0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                  |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pooling_size0                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/unit1d_cnt_stride_reg[0]_1[0]                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/in_dat_pvld_d1                                                                                                                          |                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                        |                2 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_cnt_pooling_reg[0]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_cnt_stride_reg[0]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_vsize_cnt_0_reg[2]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_vsize_cnt_2_reg[2]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_vsize_cnt_5_reg[2]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/rd_pushing                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_dat_pvld                                                                                                                     |                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_reg/u_single_reg/conv_mode_reg_0[0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_reg/u_single_reg/E[0]                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_reg/u_single_reg/conv_mode_reg_0[0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/rq_wr_count[2]_i_1_n_0                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/cube_end_c_cnt[2]_i_1_n_0                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_exec_valid_d2                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/FSM_sequential_stat_cur_reg[2]_i_1_n_0                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/rd_enable                                                                                               |                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/conv_mode_reg_0[0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/cmd2dat_spt_count_reg[0][0]                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pooling_size0                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/E[0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pooling_size0                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pooling_size0                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pooling_size0                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pooling_size0                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/cmd2dat_dma_count_reg[0][0]                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pooling_size0                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/E[0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___426_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___44_n_0                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___46_n_0                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___500_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___506_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___52_n_0                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___604_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___607_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/wr_clk_wr_mgated_strict_snd_gated              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/rd_pushing                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/rd_count_p_reg[0][0]                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/rd_clk_rd_mgated_strict_snd_gated              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                2 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/E[0]                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_din/u_lat_fifo/nvdla_core_clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/wr_pushing                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_popping_gray/wr_count                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_popping_gray/wr_popping                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_4[2]_i_1_n_0                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/stick_gnts_reg[0][0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/conv_mode_reg[0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/beat_cnt_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push87_out                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                    |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                        |                2 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pooling_size0                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                             |                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_cnt_pooling_last[2]_i_1_n_0                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_1_n_0                                                                                                             | design_1_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                               |                2 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d5                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/dfifo_wr_count_reg[0][0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_comb_lbuf_cnt[2]_i_1_n_0                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d4                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d3                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d2                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d1                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                2 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_2                                        |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/p_161_in                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_3[2]_i_1_n_0                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/one_width_bubble_cnt[2]_i_1_n_0                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_6[2]_i_1_n_0                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bubble_cnt[2]_i_1_n_0                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/unit2d_cnt_pooling_last_2d1                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              6 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/pnum_flush0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/SR[0]                                                     |                1 |              6 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/is_last_c                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_glb/u_csb/rsp_vld                                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd[9]_i_1_n_0                                              |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/inp_acc                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt1__0                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/proc_precision_reg[1][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/abuf_rd_en                                                                                                                      |                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_rd_addr_cnt_reg[0]_0                                                                                                       |                                                                                                                                        |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_04_norm_d1_reg                                                                                                          |                                                                                                                                        |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_cfg_0_wren                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/p_0_in                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/rd_popping                                                                                  |                                                                                                                                        |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/rd_enable                                                                                                                |                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_end_tag0_en                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_perf_enable_0_wren                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/E[0]                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_perf_enable_0_wren_0                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_d1                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/pad_width_reg[3]_0[0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/pad_width_reg[3][0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_rd_addr_cnt_reg[0]_0                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/proc_precision_reg[1]_0[0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_cfg_0_wren                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask0                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                          |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_03_norm_d1_reg                                                                                                          |                                                                                                                                        |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/is_pos_w_dly[3]_i_1_n_0                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/need_bubble_reg_2                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/last_width0                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_vld_d1_w                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt_d2                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_pvld                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/tran_accept                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/p_2_in                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_loop_en                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_01_norm_d1_reg                                                                                                          |                                                                                                                                        |                3 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt_d1                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_02_norm_d1_reg                                                                                                          |                                                                                                                                        |                2 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/beat_cnt_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/width_cur_2[3]_i_1_n_0                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/width_pre0                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated_0                                                                        |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rsp_img_w_burst_size_reg[3]                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_din/u_lat_fifo/nvdla_core_clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/width_pre_cnt[3]_i_1_n_0                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/flush_read_en_d1                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_00_norm_d1_reg                                                                                                          |                                                                                                                                        |                4 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated_3                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/wr_pushing                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_burst_cnt_en                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_burst_size_en                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]            |                2 |              8 |
| ~design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_global_csc_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/csc_global_clk_ovr_on_sync               |                1 |              8 |
| ~design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/global_clk_ovr_on_sync                      |                3 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_15_norm_d1_reg                                                                                                          |                                                                                                                                        |                0 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/p_381_in                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              8 |
| ~design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  |                                                                                                                                                                                                           |                                                                                                                                        |                4 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_14_norm_d1_reg                                                                                                          |                                                                                                                                        |                0 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/update_rd_take_n_dly                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_13_norm_d1_reg                                                                                                          |                                                                                                                                        |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                     |                0 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_done_cnt[3]_i_1_n_0                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]       |                2 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/p_2_in                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_12_norm_d1_reg                                                                                                          |                                                                                                                                        |                2 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_09_norm_d1_reg                                                                                                          |                                                                                                                                        |                0 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/cube_end_width_cnt[3]_i_1_n_0                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/wr_count_reg[7]                                                 |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_05_norm_d1_reg                                                                                                          |                                                                                                                                        |                3 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_06_norm_d1_reg                                                                                                          |                                                                                                                                        |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_07_norm_d1_reg                                                                                                          |                                                                                                                                        |                1 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_08_norm_d1_reg                                                                                                          |                                                                                                                                        |                0 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_11_norm_d1_reg                                                                                                          |                                                                                                                                        |                2 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/need_bubble_reg_17[0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/strip_ycnt_stride_reg[0]_1[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |              8 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_10_norm_d1_reg                                                                                                          |                                                                                                                                        |                0 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/rq_rd_pvld_i_1_n_0                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/p_2_in                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |              8 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/qd_reg                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/E[0]                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_din/u_lat_fifo/nvdla_core_clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pooling_cnt0                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/nvdla_core_clk_mgate/p_clkgate/dat_fifo_rd_pd_reg[0]                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pooling_cnt0                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated_3                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated_0                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/E[0]                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/delay_cnt_reg[0][0]                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/E[0]                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d2                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/E[0]                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_count_reg[5]                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pooling_cnt0                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_credit0                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[4][0]                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pooling_cnt0                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/qd_reg                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_0                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_batch_cnt[4]_i_1_n_0                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_1                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/nvdla_core_clk_mgate/p_clkgate/dat_fifo_rd_count_p_reg[5]_1                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/delay_cnt[4]_i_1__0_n_0                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/nvdla_core_clk_mgate/p_clkgate/dat_fifo_rd_count_p_reg[5]_0                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/qd_reg                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/batches_reg[4][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/batches_reg[4]_0[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/re0                                                                                         |                                                                                                                                        |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_0                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_0                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/qd_reg                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/dat_fifo_wr_adr_reg[4]_1                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_0                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/batches_reg[4]_0[0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/stripe_cnt_reg_en                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                        |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/proc_sys_reset_vcu_0/U0/EXT_LPF/lpf_int                                                                                     |                0 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/weight_r_up_cnt_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/batches_reg[4][0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/qd_reg                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/nvdla_core_clk_mgate/p_clkgate/dat_fifo_rd_pd_reg[0]                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/dat_fifo_wr_adr_reg[4]_2                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_2                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/rd_popping                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___192_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___39_n_0                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/nvdla_core_clk_mgate/p_clkgate/dat_fifo_rd_pd_reg[0]                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count_reg[0]                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/ra_d_reg[0]_0                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/nvdla_core_clk_mgate/p_clkgate/dat_fifo_rd_count_p_reg[5]                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count_reg[0]                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_wr_count                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                     |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count_reg[0]                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/p_3_in                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/qd_reg                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_0                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/qd_reg                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/batches_reg[4]_0[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_1                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/clip_truncate_reg[4][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/clip_truncate_reg[4]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/p_9_in                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                4 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/dat_fifo_wr_adr_reg[4]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                   |                1 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pooling_cnt0                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/batches_reg[4][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/p_6_in                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pooling_cnt0                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/datin_shifter_reg[4][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/datin_shifter_reg[4]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pooling_cnt0                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/dat_fifo_wr_adr_reg[4]_0                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             10 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pooling_cnt0                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |             10 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/wr_clk_strict_rcv_gated                                  |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[11]                                                                                                                           |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[12]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[14]                                                                                                                           |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[15]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[16]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[22]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[76]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[58]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[59]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[60]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[62]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[63]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[64]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[66]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[67]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[68]                                                                                                                           |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[70]                                                                                                                           |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[71]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[72]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[74]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[75]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[56]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[78]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[79]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[80]                                                                                                                           |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[82]                                                                                                                           |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[83]                                                                                                                           |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[84]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[86]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[87]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[88]                                                                                                                           |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[90]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[91]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[92]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[94]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[38]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[19]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[20]                                                                                                                           |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_count                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[23]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[24]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[26]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[27]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[28]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[30]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[31]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[32]                                                                                                                           |                                                                                                                                        |                4 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[34]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[35]                                                                                                                           |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[36]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[18]                                                                                                                           |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[39]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[40]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[42]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[43]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[44]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[46]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[47]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[48]                                                                                                                           |                                                                                                                                        |                6 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[50]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[51]                                                                                                                           |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[52]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[54]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[55]                                                                                                                           |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff221[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff33[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff29[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff25[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff253[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff249[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff245[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff241[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                4 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff237[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff233[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff229[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff225[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff37[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff21[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff217[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff213[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff209[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff205[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff201[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff1[6]_i_1_n_0                                                                                                               |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff197[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff193[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff189[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff77[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[4]                                                                                                                            |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[3]                                                                                                                            |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[2]                                                                                                                            |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[0]                                                                                                                            |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff9[6]_i_1_n_0                                                                                                               |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff97[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff93[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff89[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff85[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff81[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff185[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff73[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff69[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff65[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff61[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff5[6]_i_1_n_0                                                                                                               |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff57[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff53[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff49[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff45[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff41[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                               | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_dma_count_reg[2][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff101[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[6]                                                                                                                            |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                                  |                                                                                                                                        |                6 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[7]                                                                                                                            |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[8]                                                                                                                            |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/tran_cnt_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/fifo_sel_cnt_reg[0][0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[10]                                                                                                                           |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/wr_count_reg[2][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/re0                                                                                        |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/rd_count_reg[2][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff105[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_nrdma_cfg_0_wren_2                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[120]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_nrdma_cfg_0_wren                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_erdma_cfg_0_wren_0                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_erdma_cfg_0_wren                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_brdma_cfg_0_wren_1                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_brdma_cfg_0_wren                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/E[0]                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/proc_sys_reset_vcu_0/U0/SEQ/seq_cnt_en                                                                                                                                                         | design_1_i/proc_sys_reset_vcu_0/U0/SEQ/seq_clr                                                                                         |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff145[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff181[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff17[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff177[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff173[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff169[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff165[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff161[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff157[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff153[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff149[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                         |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff141[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff13[6]_i_1_n_0                                                                                                              |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff137[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff133[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff129[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff125[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff121[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff117[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff113[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff109[6]_i_1_n_0                                                                                                             |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[207]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[200]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[202]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[203]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/p_3_in                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[204]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[206]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[247]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[246]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[244]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[199]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___8_n_0                                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/skid_flop_dat_pd_reg[8]                    |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                 |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[208]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[210]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/conv_x_stride_ext_reg[2][0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/conv_x_stride_ext_reg[0][0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[211]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/conv_x_stride_reg[2][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/p_1_in                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                 |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[194]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[195]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[196]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_pd[17]_i_1__0_n_0                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_reg/cmac_b_resp_pd_reg[0][0]                                                                                                                 |                                                                                                                                        |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_pd[17]_i_1_n_0                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_reg/cmac_a_resp_pd_reg[0][0]                                                                                                                 |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[212]                                                                                                                          |                                                                                                                                        |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/conv_x_stride_reg[2]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[255]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[254]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[252]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[251]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[250]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[248]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[198]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/datout_shifter_reg[5][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[222]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[223]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/datout_shifter_reg[5]_0[0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[224]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[226]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[227]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[228]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[230]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[242]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_start_high_0_wren                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_status/real_bank_reg_en                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[240]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[231]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[239]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[238]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[236]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[235]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[234]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[232]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_cvt_truncate_reg[5][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[214]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[215]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[243]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                 |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_cvt_truncate_reg[5]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_end_high_0_wren                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_start_high_0_wren                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[96]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_cvt_truncate_reg[5]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_cvt_truncate_reg[5][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/cvt_shift_reg[5]_0[0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/cvt_shift_reg[5][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[216]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[218]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[219]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[220]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_end_high_0_wren                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[143]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[128]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[130]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[131]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[132]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[134]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[135]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[136]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[138]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[139]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[140]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[142]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[127]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[144]                                                                                                                          |                                                                                                                                        |                4 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[146]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[147]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[148]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[150]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[151]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[152]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[154]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[155]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[156]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[158]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[111]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[95]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[98]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[99]                                                                                                                           |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[100]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[102]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[103]                                                                                                                          |                                                                                                                                        |                5 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[104]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[106]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[107]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[108]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[110]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[159]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[112]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[114]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[115]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[116]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[118]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[119]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[122]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[123]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[124]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[126]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_nan/E[0]                                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[182]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[183]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[184]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[186]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         |                                                                                                                                                                                                           |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[187]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_2                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/rd_pushing                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[190]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[188]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/cmd_fifo_rd_count_p                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated_3                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[191]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[192]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated_0                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/p_1_in                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_2                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/p_3_in                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             12 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_2                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_wr_count                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[167]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[160]                                                                                                                          |                                                                                                                                        |                6 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[162]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[163]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[164]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[166]                                                                                                                          |                                                                                                                                        |                3 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[180]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[168]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[170]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[171]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[172]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[174]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[175]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[176]                                                                                                                          |                                                                                                                                        |                2 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[178]                                                                                                                          |                                                                                                                                        |                1 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[179]                                                                                                                          |                                                                                                                                        |                0 |             12 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/pkg_idx_reg[0][0]                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/stripe_cnt                                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[126]                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re0                                                                                                                               |                                                                                                                                        |                4 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re010_out                                                                                                                         |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re013_out                                                                                                                         |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re016_out                                                                                                                         |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re019_out                                                                                                                         |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re022_out                                                                                                                         |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re07_out                                                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/re0                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_raddr_d0                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/re0                                                                                         |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_rsp_byte_remain_reg[6][0]                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_rsp_byte_remain_last_reg[6][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[5]                                                                                           |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[16]                                                                                          |                                                                                                                                        |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[15]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[14]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[13]                                                                                          |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[12]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[11]                                                                                          |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[10]                                                                                          |                                                                                                                                        |                4 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[9]                                                                                           |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[8]                                                                                           |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[7]                                                                                           |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[6]                                                                                           |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[17]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[4]                                                                                           |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[3]                                                                                           |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[2]                                                                                           |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[1]                                                                                           |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[0]                                                                                           |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/rd_pushing                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/rd_popping                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/rd_popping                                                                                      |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_en                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar0_en                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[28]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[40]                                                                                          |                                                                                                                                        |                4 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[39]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[38]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[37]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[36]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[35]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[33]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[32]                                                                                          |                                                                                                                                        |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[31]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[30]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[29]                                                                                          |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_iwe                                                                                         |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[27]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[26]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[25]                                                                                          |                                                                                                                                        |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[24]                                                                                          |                                                                                                                                        |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[23]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[22]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[21]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[20]                                                                                          |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[19]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[18]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bn_cfg_0_wren                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/last_img1                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count_reg[0]                                       |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |                4 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                4 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |                4 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/E[0]                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0          |                                                                                                                                        |                1 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual   |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_1                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_wr_count[6]_i_1_n_0                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bn_cfg_0_wren_5                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_1                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p[6]_i_1_n_0                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_1                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/rd_pushing                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cvt_en_reg_0[0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/rd_pushing                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p[6]_i_1_n_0                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cvt_en_reg[0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_count[6]_i_1_n_0                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/skid_flop_eg_out_pipe0_di_reg[2][0]                                                                                       |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/E[0]                                                                                                                      |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p2/p3_pipe_data_reg[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/pipe_p3/p3_pipe_data[6]_i_1__2_n_0                            |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_enable                                                                                               |                                                                                                                                        |                3 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_bram_0_0[0]                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p2/p3_pipe_data_reg[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data[6]_i_1_n_0                               |                3 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p2/p3_pipe_data_reg[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p3/p3_pipe_data[6]_i_1__6_n_0                            |                1 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p2/p3_pipe_data_reg[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/pipe_p3/p3_pipe_data[6]_i_1__5_n_0                            |                2 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p2/p3_pipe_data_reg[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/pipe_p3/p3_pipe_data[6]_i_1__4_n_0                            |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/last_dc_i_1_n_0                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p2/p3_pipe_data_reg[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/pipe_p3/p3_pipe_data[6]_i_1__3_n_0                            |                4 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                4 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[34]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p2/p3_pipe_data_reg[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/pipe_p3/p3_pipe_data[6]_i_1__1_n_0                            |                3 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p2/p3_pipe_data_reg[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/pipe_p3/p3_pipe_data[6]_i_1__0_n_0                            |                1 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_alu_src_reg_0[0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_alu_src_reg[0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_alu_src_reg_0[0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_alu_src_reg[0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_cfg_0_wren_3                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_cfg_0_wren                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bs_cfg_0_wren_1                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bs_cfg_0_wren                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[95]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[106]                                                                                         |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[105]                                                                                         |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[104]                                                                                         |                                                                                                                                        |                4 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[103]                                                                                         |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[102]                                                                                         |                                                                                                                                        |                4 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[101]                                                                                         |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[100]                                                                                         |                                                                                                                                        |                4 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[99]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[98]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[97]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[96]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[107]                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[94]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[93]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[92]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[91]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[90]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[89]                                                                                          |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[88]                                                                                          |                                                                                                                                        |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[87]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[86]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[85]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[118]                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank0_uram_0/M_reg_bram_0_i_9                                                                                                     |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_din/u_lat_fifo/nvdla_core_clk_mgated                                                         |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[127]                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[125]                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[124]                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[123]                                                                                         |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[122]                                                                                         |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[121]                                                                                         |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[120]                                                                                         |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[119]                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[42]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[117]                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[116]                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[115]                                                                                         |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[114]                                                                                         |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[113]                                                                                         |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[112]                                                                                         |                                                                                                                                        |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[111]                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[110]                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[109]                                                                                         |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[108]                                                                                         |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[53]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[64]                                                                                          |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[63]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[62]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[61]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[60]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[59]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[58]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[57]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[56]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[55]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[54]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[83]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[52]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[51]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[50]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[49]                                                                                          |                                                                                                                                        |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[48]                                                                                          |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[47]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[46]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[45]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[44]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[43]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[41]                                                                                          |                                                                                                                                        |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[66]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[84]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[82]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[81]                                                                                          |                                                                                                                                        |                2 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[80]                                                                                          |                                                                                                                                        |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[79]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[78]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[77]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[76]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[75]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[74]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[73]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[72]                                                                                          |                                                                                                                                        |                3 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[71]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[65]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[67]                                                                                          |                                                                                                                                        |                1 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[70]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[69]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[68]                                                                                          |                                                                                                                                        |                0 |             14 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data138_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg015_out                                                                                                       |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg017_out                                                                                                       |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[15]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[7]                                                                                                                         |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[16]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[3]                                                                                                                         |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[14]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg013_out                                                                                                       |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[6]                                                                                                                         |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[5]                                                                                                                         |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[4]                                                                                                                         |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[2]                                                                                                                         |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[1]                                                                                                                         |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[0]                                                                                                                         |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg019_out                                                                                                       |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[25]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_0                                                              |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data140_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data142_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data143_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_sel_reg_n_0_[0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[31]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[30]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[29]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[28]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[27]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[26]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0114_out                                                                                                      |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[24]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[23]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[22]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[21]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[20]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[19]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[18]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[17]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg01                                                                                                            |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0111_out                                                                                                      |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0113_out                                                                                                      |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[20]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[29]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[0]_0                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/pack_seg6_reg[0]                                          |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[0]_0                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/pack_seg7_reg[0]                                          |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[28]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[27]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[26]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[25]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[24]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[23]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[22]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[21]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[0]_0                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/pack_seg5_reg[0]                                          |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[19]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[18]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[17]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[16]                                                                                                             |                                                                                                                                        |                7 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[15]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[14]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[13]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[12]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[11]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[10]                                                                                                             |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[3]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[0]_0                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/pack_seg0_reg[0]                                          |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[13]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[12]                                                                                                             |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[11]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[10]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[8]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[7]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[9]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[6]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[5]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[4]                                                                                                              |                                                                                                                                        |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/E[0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[2]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[1]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[0]                                                                                                              |                                                                                                                                        |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[0]_0                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/pack_seg1_reg[0]                                          |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[0]_0                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/pack_seg2_reg[0]                                          |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_1                                                              |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[0]_0                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/pack_seg3_reg[0]                                          |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[31]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[0]_0                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/pack_seg4_reg[0]                                          |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[30]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[31]_i_1__0_n_0                                |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[55][0]                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[63][0]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[7][0]                                                                                                           |                                                                                                                                        |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_pvld_reg_n_0                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                8 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in44_in                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in52_in                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/data_left_mask[7]_i_1_n_0                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[15]_i_1__0_n_0                                |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[23]_i_1__0_n_0                                |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[47][0]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[39]_i_1__0_n_0                                |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[47]_i_1__0_n_0                                |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[55]_i_1__0_n_0                                |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[63]_i_1__0_n_0                                |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_1__0_n_0                                 |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data1                                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data160_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data161_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data162_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data163_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data164_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[0]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[7]                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_wt_pvld                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/p_0_in                                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[15][0]                                                                                                         |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[23][0]                                                                                                         |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[31][0]                                                                                                         |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[39][0]                                                                                                         |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[47][0]                                                                                                         |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[55][0]                                                                                                         |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[63][0]                                                                                                         |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[7][0]                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data165_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[1]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[2]                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[3]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[4]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[5]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[6]                                                                                                          |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[7]                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[15][0]                                                                                                          |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[23][0]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[31][0]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[39][0]                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[55]_i_1__0_n_0                                |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[63]_i_1__0_n_0                                |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_1__0_n_0                                 |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data1                                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data145_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data146_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data147_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data148_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data149_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data150_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data151_out                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[47]_i_1__0_n_0                                |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[15]_i_1__0_n_0                                |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[23]_i_1__0_n_0                                |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[31]_i_1__0_n_0                                |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[39]_i_1__0_n_0                                |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[47]_i_1__0_n_0                                |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[55]_i_1__0_n_0                                |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[63]_i_1__0_n_0                                |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_1__0_n_0                                 |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data1                                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data132_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data134_out                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data153_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data166_out                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[15]_i_1__0_n_0                                |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[23]_i_1__0_n_0                                |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[31]_i_1__0_n_0                                |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[39]_i_1__0_n_0                                |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[47]_i_1__0_n_0                                |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[55]_i_1__0_n_0                                |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[63]_i_1__0_n_0                                |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_1__0_n_0                                 |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data1                                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data136_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data154_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data155_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data156_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data157_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data158_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data159_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[15]_i_1__0_n_0                                |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[23]_i_1__0_n_0                                |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[31]_i_1__0_n_0                                |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[39]_i_1__0_n_0                                |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank12_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank15_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank15_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank14_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank14_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank13_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank13_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_pout_data_stage2                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/sub_lbuf_dout_done0                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank12_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank10_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank10_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/skid_flop_pdp_dp2wdma_pd_reg[7]_1[0]                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[6]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt_reg[5]_0                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[13]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[12]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_splitc_cnt_reg[6]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram1_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram0_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[11]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[10]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[8]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_re_last_2d1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[7]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[9]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1_n_0                                                                                                                   |                                                                                                                                        |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][7][5]                                                                   |                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][7][6]                                                                   |                                                                                                                                        |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_beat_cnt_reg[7][0]                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/wt_left                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/skid_flop_core2pdp_pd0                                                                                                       |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/kernel_width_reg[3][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/kernel_width_reg[3]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/split_num_reg[7][0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/split_num_reg[7]_0[0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_enable                                                                                                                      |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][7][4]                                                                   |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1[7]_i_1_n_0                                                                                                                   |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head2[7]_i_1_n_0                                                                                                                   |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3[7]_i_1_n_0                                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_credit_reg[0]                                                                                                  |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/rd_pushing1                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/rd_pushing2                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/rd_pushing3                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/nvdla_core_clk_mgated_3                                                                        |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[39]_i_1_n_0                                   |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pdp_info_in_count                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[0]                                                                                                              |                                                                                                                                        |                6 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[2]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                      | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_0_63_0_2_i_2__0_n_0                                                                                                      |                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_128_191_0_2_i_1_n_0                                                                                                      |                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_192_255_0_2_i_1_n_0                                                                                                      |                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_64_127_0_2_i_1_n_0                                                                                                       |                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_enable                                                                                                                      |                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg_bram_0_i_29                                                                                                          |                                                                                                                                        |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_s_arbiter_0_wren                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[5]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[4]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[3]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___424_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/pixel_x_offset_reg[4][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/pixel_x_offset_reg[4]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/rsv_height_reg[2][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/rsv_height_reg[2]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/pipe_skid_core2pdp_pd_reg[0][0]                                                                                                 |                                                                                                                                        |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/beat_cnt_reg[0][0]                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][7][1]                                                                   |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][7][2]                                                                   |                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][7][3]                                                                   |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[15]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[26]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[25]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[24]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[23]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[22]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[21]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[20]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[19]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[18]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[17]                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[16]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[27]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[14]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[13]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[12]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[11]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[10]                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[8]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[7]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[9]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[6]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[5]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[4]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram1_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[7]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[9]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[6]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[5]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[4]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[3]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[2]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[1]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[0]                                                                                                              |                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram1_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[3]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_0                                                              |                                                                                                                                        |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram0_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank7_ram1_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank7_ram0_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram1_rd_en_d1                                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[31]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[30]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[29]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[28]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank5_ram1_rd_en_d1                                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[27]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[26]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[25]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[24]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[23]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank29_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[1]                                                                                                              |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[22]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[21]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[20]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[19]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[28]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[18]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[17]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[16]                                                                                                             |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[15]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[14]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank31_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[2]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[1]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[0]                                                                                                              |                                                                                                                                        |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank5_ram0_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/p4_skid_catch                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/p4_pipe_data0                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram1_rd_en_d1                                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram0_rd_en_d1                                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_0                                                              |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[8]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank31_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_0                                                              |                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_rd_en_d1                                                                                                                            |                                                                                                                                        |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram1_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[31]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[30]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[29]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_rd_en_d1                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank29_ram1_rd_en_d1                                                                                                                            |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data132_out                                                                                                                  |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff29[7]_i_1__0_n_0                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                                      |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff13[7]_i_1__5_n_0                                                                                                   |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff17[7]_i_1__6_n_0                                                                                                   |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff1[7]_i_1__6_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff21[7]_i_1__5_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data138_out                                                                                                                  |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff25[7]_i_1__6_n_0                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data135_out                                                                                                                  |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[5]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff5[7]_i_1__4_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff29[7]_i_1__5_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff5[7]_i_1__6_n_0                                                                                                    |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[10]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff9[7]_i_1__6_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[12]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data129_out                                                                                                                  |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data126_out                                                                                                                  |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data123_out                                                                                                                  |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[31]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[27]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[28]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[0]                                                                                                              |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[1]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[2]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[3]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[4]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[31]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[30]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data120_out                                                                                                                  |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/nvdla_core_clk_mgate/p_clkgate/dat_fifo_rd_pd_reg[0]                                                                         |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[14]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[11]                                                                                                                |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff13[7]_i_1__0_n_0                                                                                                   |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff17[7]_i_1__4_n_0                                                                                                   |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff1[7]_i_1__4_n_0                                                                                                    |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff21[7]_i_1__0_n_0                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff25[7]_i_1__4_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[7]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[16]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[2]                                                                                                                 |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[7]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[3]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[17]                                                                                                             |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[8]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[12]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[10]                                                                                                                |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[11]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[6]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[4]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[6]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[7]                                                                                                                 |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[8]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[12]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[10]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[11]                                                                                                                |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_1_7_d0                                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_0_d0[16]_i_1_n_0                                              |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[18]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[10]                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[8]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[0]                                                                                                                 |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data1                                                                                                                        |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[6]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[2]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[3]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[9]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[7]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[8]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[26]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[11]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[12]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[13]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[14]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[4]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[15]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff9[7]_i_1__4_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[0]                                                                                                                 |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[19]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[6]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[7]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[8]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[12]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[11]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[14]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[15]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[16]                                                                                                                |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[18]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[4]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[20]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[22]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[6]                                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[5]                                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[4]                                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[3]                                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[2]                                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[1]                                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[10]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[4]                                                                                                                           |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff5[7]_i_1__3_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff9[7]_i_1__3_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[4]                                                                                                                 |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[6]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[7]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[18]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[16]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[12]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[10]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[11]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[3]                                                                                                                           |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[2]                                                                                                                           |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[1]                                                                                                                           |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask[0]                                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[7]                                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[0]                                                                                                                 |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[2]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[3]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[27]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l1_en                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l0_ori_en                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l0_en                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[22]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[23]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[24]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[25]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[26]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[20]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l1_ori_en                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[28]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[29]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[22]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask1                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[30]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[31]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[23]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_1                                                              |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[24]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[21]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[15]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[23]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[24]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[26]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[27]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[28]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[30]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[0]                                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[14]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[19]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l3_ori_en                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l3_en                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l2_ori_en                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[15]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[16]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[18]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l2_en                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[19]                                                                                                                |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[24]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[15]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[16]                                                                                                             |                                                                                                                                        |                6 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[17]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[18]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[19]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[20]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[21]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[22]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[23]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[24]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[25]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[26]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[26]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[27]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[28]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff29[7]_i_1__3_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff1[7]_i_1_n_0                                                                                                       |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff21[7]_i_1_n_0                                                                                                      |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff25[7]_i_1_n_0                                                                                                      |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[20]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[15]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[16]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff9[7]_i_1__1_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[6]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[18]                                                                                                                |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[9]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[7]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[8]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[19]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[29]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[22]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[23]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[10]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[11]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff5[7]_i_1__1_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[12]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[13]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[14]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[4]                                                                                                                 |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[27]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[26]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[24]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[23]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[22]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[20]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[19]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[18]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[16]                                                                                                                |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[28]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[15]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[14]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff1[7]_i_1__1_n_0                                                                                                    |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[11]                                                                                                                |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[10]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[12]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[8]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[7]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[6]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff17[7]_i_1__1_n_0                                                                                                   |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[27]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[30]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[31]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[28]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[30]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[31]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff29[7]_i_1_n_0                                                                                                      |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff5[7]_i_1_n_0                                                                                                       |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff13[7]_i_1__3_n_0                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[14]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff9[7]_i_1_n_0                                                                                                       |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[0]                                                                                                                 |                                                                                                                                        |                6 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[31]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[2]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff25[7]_i_1__1_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[3]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff21[7]_i_1__3_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[30]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[27]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[22]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[23]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[24]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[26]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[24]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[25]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[26]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[27]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[26]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[20]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[28]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[30]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[31]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/nvdla_core_clk_mgate/p_clkgate/dat_fifo_rd_pd_reg[0]                                                                         |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff13[7]_i_1__4_n_0                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff17[7]_i_1__2_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff1[7]_i_1__2_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff21[7]_i_1__4_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff25[7]_i_1__2_n_0                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[18]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[20]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[21]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[14]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[15]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[14]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[22]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[23]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[16]                                                                                                                |                                                                                                                                        |                6 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[24]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[6]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[19]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[15]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[20]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[22]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[16]                                                                                                                |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[23]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[18]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[19]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[6]                                                                                                   |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[8]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[12]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[30]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[10]                                                                                                                |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[11]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff13[7]_i_1_n_0                                                                                                      |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff17[7]_i_1_n_0                                                                                                      |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[0]                                                                                                                 |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[31]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[7]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[0]                                                                                                              |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[1]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[2]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_vld_d1_w                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[3]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[4]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[5]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[31]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff29[7]_i_1__4_n_0                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff5[7]_i_1__2_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff9[7]_i_1__2_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[0]                                                                                                                 |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[2]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[4]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[27]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[28]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[30]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[8]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[3]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[2]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[3]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[4]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[28]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[29]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                                      |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[6]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[15]_i_1_n_0                                   |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data132_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data1                                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_1_n_0                                    |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[63]_i_1_n_0                                   |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[55]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[47]_i_1_n_0                                   |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[39]_i_1_n_0                                   |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[31]_i_1_n_0                                   |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[23]_i_1_n_0                                   |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data134_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data151_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data150_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data149_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data148_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data147_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data146_out                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data145_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data1                                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[18]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[8]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[10]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[11]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[12]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[13]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[14]                                                                                                             |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[15]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[16]                                                                                                             |                                                                                                                                        |                6 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[17]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_1_n_0                                    |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[19]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[20]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_sel_reg_n_0_[0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data143_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data142_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data140_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data138_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data136_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data164_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[55]_i_1_n_0                                   |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[47]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[39]_i_1_n_0                                   |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[31]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[23]_i_1_n_0                                   |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[15]_i_1_n_0                                   |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data166_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data165_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[63]_i_1_n_0                                   |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data163_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data162_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data161_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[12]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff29[7]_i_1__6_n_0                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff9[7]_i_1__0_n_0                                                                                                    |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff5[7]_i_1__0_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data160_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data1                                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data159_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[63]_i_1_n_0                                   |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[55]_i_1_n_0                                   |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[47]_i_1_n_0                                   |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[2]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[31]_i_1_n_0                                   |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[23]_i_1_n_0                                   |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[15]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[0]                                                                                                                 |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[7]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data158_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data157_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data156_out                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data155_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data154_out                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data153_out                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data1                                                                                                                   |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_1_n_0                                    |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[4]                                                                                                                         |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg013_out                                                                                                       |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg017_out                                                                                                       |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0114_out                                                                                                      |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0113_out                                                                                                      |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0111_out                                                                                                      |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg01                                                                                                            |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[7]                                                                                                                         |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[6]                                                                                                                         |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[5]                                                                                                                         |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg015_out                                                                                                       |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[6]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[3]                                                                                                                         |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[2]                                                                                                                         |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[1]                                                                                                                         |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[0]                                                                                                                         |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[4]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[1]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[2]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[3]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[5]                                                                                                                        |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[7]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[5]                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[3]                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[2]                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[4]                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[0]                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_dat_pvld                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[7]                                                                                                                        |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[6]                                                                                                                        |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[4]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[4]                                                                                                                        |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[3]                                                                                                                        |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[2]                                                                                                                        |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[1]                                                                                                                        |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[0]                                                                                                                        |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[0]                                                                                                              |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[8]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg019_out                                                                                                       |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[6]                                                                                                   |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[47][0]                                                                                                         |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[31][0]                                                                                                         |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[39][0]                                                                                                         |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[23][0]                                                                                                         |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[15][0]                                                                                                         |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/p_0_in                                                                                                                          |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_wt_pvld                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[3]                                                                                                                 |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[7]                                                                                                   |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[55][0]                                                                                                         |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[5]                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[3]                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[2]                                                                                                   |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[4]                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[0]                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_dat_pvld                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[5]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[6]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[9]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[6]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[7][0]                                                                                                           |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[63][0]                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[55][0]                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[47][0]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[39][0]                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[31][0]                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[23][0]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[15][0]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[7]                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[10]                                                                                                                |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[5]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[4]                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[3]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[2]                                                                                                          |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[1]                                                                                                          |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[0]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[7][0]                                                                                                          |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[63][0]                                                                                                         |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[12]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[26]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[3]                                                                                                                  |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[2]                                                                                                                  |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[1]                                                                                                                  |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[0]                                                                                                                  |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[31]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[11]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[30]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[27]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[28]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[4]                                                                                                                  |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d2                                                                                                                              |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_07_d2[7]_i_1_n_0                                          |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_06_d2[7]_i_1_n_0                                          |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_05_d2[7]_i_1_n_0                                          |                6 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[27]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[28]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_04_d2[7]_i_1_n_0                                          |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_03_d2[7]_i_1_n_0                                          |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[6]                                                                                                                  |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[20]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[22]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_1_n_0                                    |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[8]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/flush_cycles_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[10]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[23]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[24]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[7]                                                                                                                  |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_02_d2[7]_i_1_n_0                                          |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[5]                                                                                                                  |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[4]                                                                                                                  |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[3]                                                                                                                  |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[2]                                                                                                                  |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[1]                                                                                                                  |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[0]                                                                                                                  |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[7]                                                                                                                  |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[6]                                                                                                                  |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[5]                                                                                                                  |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[19]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff21[7]_i_1__1_n_0                                                                                                   |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff25[7]_i_1__5_n_0                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff29[7]_i_1__1_n_0                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff5[7]_i_1__5_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff9[7]_i_1__5_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[0]                                                                                                                 |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[2]                                                                                                                 |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[16]                                                                                                             |                                                                                                                                        |                6 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[17]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[18]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff1[7]_i_1__5_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[20]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[7]                                                                                                                           |                                                                                                                                        |                5 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff17[7]_i_1__3_n_0                                                                                                   |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[6]                                                                                                                           |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[5]                                                                                                                           |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[3]                                                                                                                 |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff1[7]_i_1__3_n_0                                                                                                    |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff21[7]_i_1__6_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff25[7]_i_1__3_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[13]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[30]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[26]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[24]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[23]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[31]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[22]                                                                                                                |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[20]                                                                                                                |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_01_d2[7]_i_1_n_0                                          |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_00_d2[7]_i_1_n_0                                          |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[7]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[14]                                                                                                             |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[15]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[19]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/wr_count_reg[7]                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/wr_count                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                                      |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff13[7]_i_1__1_n_0                                                                                                   |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff17[7]_i_1__5_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                                      |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff13[7]_i_1__6_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[24]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[3]                                                                                                                        |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[2]                                                                                                                        |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[1]                                                                                                                        |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[0]                                                                                                                        |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_count[7]_i_1__1_n_0                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[21]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[16]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[22]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[23]                                                                                                             |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[4]                                                                                                                        |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[25]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[26]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[27]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d6                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[9]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d4                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d3                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d2                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[15]                                                                                                                |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[63]_i_1_n_0                                   |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[55]_i_1_n_0                                   |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[47]_i_1_n_0                                   |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[11]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[39]_i_1_n_0                                   |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[31]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[23]_i_1_n_0                                   |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[15]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[14]                                                                                                                |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d5                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in52_in                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in44_in                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_pvld_reg_n_0                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[7]                                                                                                                        |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[6]                                                                                                                        |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[5]                                                                                                                        |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                                      |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            |                                                                                                                                                                                                           |                                                                                                                                        |                8 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/nvdla_core_clk_mgate/p_clkgate/dat_fifo_rd_pd_reg[0]                                                                         |                                                                                                                                        |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[19]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[4]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/sg_dn_cnt_reg[0][0]                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_pipe_valid                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[18]                                                                                                                |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[3]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[2]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[1]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d1                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[0]                                                                                                              |                                                                                                                                        |                6 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff13[7]_i_1__2_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/nvdla_core_clk_mgate/p_clkgate/dat_fifo_wr_busy_int_reg_0                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_byte_last_reg_en                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[6]                                                                                                              |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[28]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff1[7]_i_1__0_n_0                                                                                                    |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff21[7]_i_1__2_n_0                                                                                                   |                                                                                                                                        |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_count                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[29]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff25[7]_i_1__0_n_0                                                                                                   |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_mask_en_d1                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff17[7]_i_1__0_n_0                                                                                                   |                                                                                                                                        |                4 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[5]                                                                                                              |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_pipe_valid                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[31]                                                                                                             |                                                                                                                                        |                0 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff29[7]_i_1__2_n_0                                                                                                   |                                                                                                                                        |                1 |             16 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[30]                                                                                                             |                                                                                                                                        |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_format_reg[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___8_n_0                                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___5_n_0                                                              |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_format_reg_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                        |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/E[0]                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/flying_mode_reg_0[0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/nvdla_csc_d_misc_cfg_0_wren                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][7][7]                                                                   |                                                                                                                                        |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/lat_adv                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___8_n_0                                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___6_n_0                                                              |                0 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___41_n_0                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/credit_cnt_reg[0][0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/flying_mode_reg[0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_mul_src_reg[0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_mul_src_reg_0[0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_mul_src_reg[0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][7][0]                                                                   |                                                                                                                                        |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_mul_src_reg_0[0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             18 |
| ~design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          |                                                                                                                                                                                                           |                                                                                                                                        |                7 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_pipe0_i_reg[0][0]                                                                                                      |                                                                                                                                        |                1 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/E[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/pipe_data_pd_reg[8]                              |                2 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/p_1_in                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data0                                                                                                         |                                                                                                                                        |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_catch                                                                                                         |                                                                                                                                        |                0 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/E[0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                5 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p1/p1_skid_catch                                                                              |                                                                                                                                        |                4 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p2/p3_skid_catch                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p3/p3_skid_data[8]_i_1_n_0 |                1 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                5 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/E[0]                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/req_chn_size_reg[4]_0                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p3/p3_pipe_data0                                                                              |                                                                                                                                        |                3 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/cq_wr_count_reg[8][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/pipe_skid_pipe0_i0                                                                                                              |                                                                                                                                        |                1 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/sub_lbuf_dout_cnt[8]_i_1_n_0                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_1                                        |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             18 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_line_out_cnt_reg[8]_1                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/wr_count_reg[7]                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/p_1_in                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/wr_clk_strict_rcv_gated                                  |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count2                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count3                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_wr_count                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             18 |
| ~design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          |                                                                                                                                                                                                           |                                                                                                                                        |                9 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_misc_cfg_0_wren                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/E[0]                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_misc_cfg_0_wren_1                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             18 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd3_credits0                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             20 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd2_credits0                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_width_ext_reg[0][0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_width_ext_reg[4][0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/x_dilation_ext_reg[0][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/x_dilation_ext_reg[4][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             20 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits0                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             20 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits0                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             20 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/count_surf_reg[0][0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             20 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/cq_rd_count_p_reg[8][0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             20 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/buffer_lines_num_reg[0][0]                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             20 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/surface_cnt_rd_reg[0]_1                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             20 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/pre2cal1d_pd__0[0]                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             20 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/sdp2pdp_surf_end__0                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_slope_shift_0_wren                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_slope_shift_0_wren                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_truncate_reg[9]_0[0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             20 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___15_n_0                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/data_bank_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/data_bank_reg[4][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_truncate_reg[9][0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                5 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/data_bank_reg[4]_0[0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/data_bank_reg[4][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             20 |
| ~design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         |                                                                                                                                                                                                           |                                                                                                                                        |               10 |             20 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/count_c_reg[9]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             20 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/skid_flop_dmaif_rd_req_pd_reg[2]                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/pad_left_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/pad_left_reg[4][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_slope_shift_0_wren                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_slope_shift_0_wren                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             20 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___141_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             20 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result0_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result0_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result1_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result2_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result1_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result7_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result2_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result3_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result4_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result3_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result4_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d21                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result5_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result6_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result5_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result6_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/cfgrom_req_pvld                                                                                                                           |                                                                                                                                        |                1 |             22 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/count_c_reg[0]_1[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/in_rt_dat_pd_d1_reg[5]_0[0]                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/count_c_reg[0]_3[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/E[0]                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             22 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/count_c_reg[0][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pooling_method_reg[1][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/count_c_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             22 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/E[0]                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result7_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/channel_up_cnt_reg[3][0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result1_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/req_pd_reg[0][0]                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result2_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result3_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result4_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result5_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result6_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result5_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result0_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result1_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result2_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result3_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result4_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result5_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result6_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result7_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pooling1d_data_pad_reg[0][0]                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result0_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result1_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result2_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result3_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result4_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result0_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result6_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result7_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                        |                7 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result0_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result0_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result1_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result2_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result3_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result4_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result5_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result6_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result7_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_data_in[10]_i_1_n_0                                                                                      |                                                                                                                                        |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result0_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_pout_data_stage1                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result7_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result6_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result5_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result4_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result3_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result2_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result1_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_status/status2dma_fsm_switch                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result7_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result6_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result5_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result4_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result3_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result2_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result1_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                               |                6 |             22 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result7_d3                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             22 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro4_fifo/nvdla_core_clk_mgated                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/dat_fifo_rd_count_p_reg[5]_1[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_wr_count[5]_i_1__4_n_0                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/nvdla_core_clk_mgated                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11][0]                                                              |                                                                                                                                        |                4 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro6_fifo/nvdla_core_clk_mgated                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                       |                                                                                                                                        |                0 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro5_fifo/nvdla_core_clk_mgated                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                               |                                                                                                                                        |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                        | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                  |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                       |                                                                                                                                        |                4 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro3_fifo/nvdla_core_clk_mgated                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro2_fifo/nvdla_core_clk_mgated                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro1_fifo/nvdla_core_clk_mgated                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro0_fifo/nvdla_core_clk_mgated                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/grains_reg[11]_0[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/grains_reg[11][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/nvdla_core_clk_mgate/p_clkgate/ro_wr_count_reg[5]                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/dat_fifo_rd_count_p_reg[5][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_5                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ro_wr_count                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_3                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_2                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ro_wr_count[5]_i_1__4_n_0                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_4                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_1                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg_0                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_wr_count[5]_i_1__8_n_0                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff3[16]_i_1_n_0                                                                                                        |                                                                                                                                        |                0 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                  |                4 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff2[16]_i_1_n_0                                                                                                        |                                                                                                                                        |                2 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff1[16]_i_1_n_0                                                                                                        |                                                                                                                                        |                0 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff0[16]_i_1_n_0                                                                                                        |                                                                                                                                        |                5 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_6                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/nvdla_core_clk_mgate/p_clkgate/ro_wr_count                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                            |                                                                                                                                        |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                4 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_ch[0]_i_1_n_0                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_wr_count[5]_i_1__0_n_0                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_wr_count[5]_i_1__11_n_0                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CLK                                                   |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_6                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_wr_count                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d2                                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d3                                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_wr_count[5]_i_1__14_n_0                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_pd1                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                        | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                  |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                  |                4 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d1                                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/E[0]                                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_wt_b_sel_reg[0][0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_5                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/E[0]                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_4                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_wr_count[5]_i_1__6_n_0                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr[9]_i_1_n_0                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_wr_count[5]_i_1__13_n_0                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/p_12_in                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   |                                                                                                                                                                                                           |                                                                                                                                        |               11 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/in_rt_dat_pd_d1_reg[5][0]                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_pipe_valid_d2                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                |                                                                                                                                        |                9 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff4[11]_i_1_n_0                                                                            |                                                                                                                                        |                4 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff5[11]_i_1_n_0                                                                            |                                                                                                                                        |                0 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff6[11]_i_1_n_0                                                                            |                                                                                                                                        |                1 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff7[11]_i_1_n_0                                                                            |                                                                                                                                        |                1 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_NV_NVDLA_PDP_cal1d_info_fifo/p_0_in                                                                                                     |                                                                                                                                        |                0 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___354_n_0                                                                                                                               |                                                                                                                                        |                4 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___352_n_0                                                                                                                               |                                                                                                                                        |                2 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___351_n_0                                                                                                                               |                                                                                                                                        |                3 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_0                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_wr_count[5]_i_1__10_n_0                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d1                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d2                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d3                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_p0_addr_d1_reg[7][0]                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d4                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d5                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d6                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                8 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/p_50_in                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_wr_count[5]_i_1__9_n_0                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d21                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_64_127_0_6_i_1_n_0                                                                    |                                                                                                                                        |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                   |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                   |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                   |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                   |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/rls_slices_reg[11]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff31_reg[7]_1                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_wr_count[5]_i_1__7_n_0                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_2                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_wr_count[5]_i_1__5_n_0                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d21                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/in_rt_wt_sel_d1_reg[0][0]                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   |                                                                                                                                                                                                           |                                                                                                                                        |               11 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d21                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/in_rt_wt_sel_d1_reg[0]_0[0]                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/rls_slices_reg[11][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             24 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff30_reg[7]_3                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/dat_fifo_rd_count_p_reg[5]_3[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             24 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_0_6_i_1_n_0                                                                      |                                                                                                                                        |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_left_reg[2][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_left_reg[2]_0[0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/channel_reg[12][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_packing_boundary                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                4 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/sdp2pdp_line_end                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/pipe_skid_data_info_in_pd_d10                                                                                      |                                                                                                                                        |                2 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/pipe_skid_data_info_in_pd_d20                                                                                      |                                                                                                                                        |                4 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/E[0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1[12]_i_1__0_n_0                                                                                                  |                                                                                                                                        |                3 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/height_reg[12]_0[0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/width_reg[12][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/wr_line_dat_cnt_reg[11][0]                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/width_reg[12]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/E[0]                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/count_w_reg[0][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/cq_wr_adr_reg[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/channel_reg[12]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_surface_dat_cnt_reg[12]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_surface_dat_cnt_reg[0]_2                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/surface_cnt_rd_reg_0_sn_1                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/E[0]                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/height_reg[12][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/sdp2pdp_c_end                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/p_10_in                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/E[0]                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/dataout_h_up_cnt_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0[12]_i_1__0_n_0                                                                                                  |                                                                                                                                        |                8 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2[12]_i_1__0_n_0                                                                                                  |                                                                                                                                        |                0 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3[12]_i_1__0_n_0                                                                                                  |                                                                                                                                        |                0 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/E[0]                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/channel_op_cnt[12]_i_1_n_0                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/channel_reg[12][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/channel_reg[12]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/E[0]                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/height_reg[12][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/height_count_reg[0][0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/height_reg[12]_0[0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/width_reg[12][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/width_reg[12]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/flying_mode_reg[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/rd_adr_reg[0]_0[0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/skid_flop_data_info_in_pd_d10                                                                                      |                                                                                                                                        |                2 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dataout_channel_reg[12]_0[0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dataout_channel_reg[12][0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/E[0]                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/p_25_in                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/skid_flop_data_info_in_pd_d0_reg[0]                                                       |                                                                                                                                        |                2 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/dout_r_reg[16][0]                                                                         |                                                                                                                                        |                0 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/pipe_skid_data_info_in_pd_d0_reg[0][0]                                                    |                                                                                                                                        |                3 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/pipe_skid_data_info_in_pd_d3_reg[0][0]                                                    |                                                                                                                                        |                4 |             26 |
| ~design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         |                                                                                                                                                                                                           |                                                                                                                                        |               12 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___195_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/pout_width_cur_latch0                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_w_cnt_reg_en                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/skid_flop_data_info_in_pd_d30                                                                                      |                                                                                                                                        |                2 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/skid_flop_data_info_in_pd_d20                                                                                      |                                                                                                                                        |                0 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/E[0]                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/cube_in_width_reg[12][0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/cube_in_channel_reg[12][0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/rd_height_cnt_reg[12][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/cube_in_channel_reg[12]_0[0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/height_reg[12]_0[0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/height_reg[12][0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/channel_reg[12]_0[0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_glb/u_csb/rsp_vld                                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd[21]_i_1_n_0                                             |                3 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0[12]_i_1_n_0                                                                                        |                                                                                                                                        |               10 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/u_dfifo/E[0]                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                6 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1[12]_i_1_n_0                                                                                        |                                                                                                                                        |                0 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/dataout_channel_reg[12]_0[0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/cube_in_height_reg[12]_0[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/cube_in_width_reg[12]_0[0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/E[0]                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/u_dfifo/E[0]                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3[12]_i_1_n_0                                                                                        |                                                                                                                                        |                0 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_kernel_reg[12]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_kernel_reg[12][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/channel_reg[12][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/cube_in_height_reg[12][0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             26 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2[12]_i_1_n_0                                                                                        |                                                                                                                                        |                0 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cube_in_channel_reg[12]_0[0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/width_reg[12]_0[0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/width_reg[12][0]                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cube_in_width_reg[12][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cube_in_height_reg[12]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_channel_reg[12]_0[0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/wr_pushing                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cube_out_channel_reg[12][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cube_out_channel_reg[12]_0[0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cube_in_width_reg[12]_0[0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cube_in_height_reg[12][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cube_in_channel_reg[12][0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cube_out_height_reg[12][0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cube_out_height_reg[12]_0[0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cube_out_width_reg[12][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_dmaif_rd_req_pd_reg[44]_0[0]                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cube_out_width_reg[12]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/datain_channel_ext_reg[12][0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/datain_channel_ext_reg[12]_0[0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/dataout_channel_reg[12][0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_channel_reg[12][0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             26 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out4                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out0                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out1                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out6                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out5                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out6                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out7                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out0                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out0                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out3                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out4                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out5                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out2                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/E[0]                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/rd_popping                                                                                                 |                                                                                                                                        |                1 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd_cube_end_reg                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___8_n_0                                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/i___11_n_0                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/entries_reg[13][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/entries_reg[13]_0[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/beat_cnt_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/req_pd_reg[0]_1[0]                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/req_pd_reg[0]_2[0]                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/entries_reg[13][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/slices_avl_reg[0][0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_valid                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_addr_reg_en                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_addr_last_reg_en                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/stat_cur_dly[2]_i_1_n_0                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/c_bias_d1_reg_en                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/cmac_a_req_pvld                                                                                                                           |                                                                                                                                        |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/cmac_b_req_pvld                                                                                                                           |                                                                                                                                        |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/entries_reg[13]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out0                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out1                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out4                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out5                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out6                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out7                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out6                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out5                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out4                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out7                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out2                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out1                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out2                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out3                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out0                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out1                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out2                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out3                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out4                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out1                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out7                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out6                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out5                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out4                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out3                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out3                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out2                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out1                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out0                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out0                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out2                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out3                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out7                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out6                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out5                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out4                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out3                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wt_data_onfly_reg_en                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out7                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_w_cnt_reg_en                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_w_ori_reg_en                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/req_atm_cnt_1_reg[0][0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out5                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/E[0]                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_reg_en_1                                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_cnt_2_reg[0][0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out2                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out1                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out0                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/req_height_cnt_d1_reg[13][0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out6                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out7                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out6                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out5                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out4                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out3                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out2                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out1                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out7                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/req_atm_cnt_0_reg[0][0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_0_addr_en                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_1_addr_en                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_2_addr_en                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_en                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3[14]_i_1_n_0                                                                                        |                                                                                                                                        |                0 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2[14]_i_1_n_0                                                                                        |                                                                                                                                        |                0 |             28 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_h_cnt_reg_en                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_grain_d1_reg[13]_0[0]                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0[14]_i_1_n_0                                                                                        |                                                                                                                                        |                7 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_cmd/u_dfifo/nvdla_core_clk_mgated                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1[14]_i_1_n_0                                                                                        |                                                                                                                                        |                1 |             28 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/E[0]                                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/sc_wt_entries_reg[0][0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_status/entries_reg_en                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/p_2_in                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_entry_st_reg[14][0]                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd0                                                                                         |                                                                                                                                        |                0 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/p_2_in                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/p_2_in                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push87_out                                                                        |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc_entry_onfly0                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                        |                                                                                                                                        |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_entry_st1                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/kernels_avl_reg[0]_0[0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[158]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                        |                6 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/E[0]                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[66]                                                                                                                        |                                                                                                                                        |                5 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[75]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[74]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[73]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[72]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[71]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[70]                                                                                                                        |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[69]                                                                                                                        |                                                                                                                                        |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[68]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[67]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[76]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[65]                                                                                                                        |                                                                                                                                        |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[64]                                                                                                                        |                                                                                                                                        |               10 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[63]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[62]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[61]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[60]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[59]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[58]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[82]                                                                                                                        |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[85]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[84]                                                                                                                        |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[245]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[83]                                                                                                                        |                                                                                                                                        |                8 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[244]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[243]                                                                                                                       |                                                                                                                                        |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[242]                                                                                                                       |                                                                                                                                        |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[154]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[57]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[155]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[81]                                                                                                                        |                                                                                                                                        |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[80]                                                                                                                        |                                                                                                                                        |                9 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[241]                                                                                                                       |                                                                                                                                        |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[79]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[240]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[78]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[77]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[32]                                                                                                                        |                                                                                                                                        |                8 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[38]                                                                                                                        |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[37]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[156]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[157]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[36]                                                                                                                        |                                                                                                                                        |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[35]                                                                                                                        |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[239]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[34]                                                                                                                        |                                                                                                                                        |                9 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[33]                                                                                                                        |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[39]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[31]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[30]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[29]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[28]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[27]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[26]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[25]                                                                                                                        |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[24]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[48]                                                                                                                        |                                                                                                                                        |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[56]                                                                                                                        |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[55]                                                                                                                        |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[54]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[53]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[52]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[51]                                                                                                                        |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[50]                                                                                                                        |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[49]                                                                                                                        |                                                                                                                                        |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[86]                                                                                                                        |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[47]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[46]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[45]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[44]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[43]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[42]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[41]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[40]                                                                                                                        |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[124]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[129]                                                                                                                       |                                                                                                                                        |                8 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[128]                                                                                                                       |                                                                                                                                        |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[148]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[149]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[127]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[126]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[251]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[250]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[125]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[147]                                                                                                                       |                                                                                                                                        |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[123]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[122]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[150]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[151]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[121]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[120]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[249]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[248]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[135]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[143]                                                                                                                       |                                                                                                                                        |                5 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[142]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[141]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[140]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[139]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[138]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[137]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[136]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[119]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[134]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[133]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[132]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[144]                                                                                                                       |                                                                                                                                        |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[145]                                                                                                                       |                                                                                                                                        |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[131]                                                                                                                       |                                                                                                                                        |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[146]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[130]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[95]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[104]                                                                                                                       |                                                                                                                                        |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[103]                                                                                                                       |                                                                                                                                        |                7 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[102]                                                                                                                       |                                                                                                                                        |                5 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[101]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[100]                                                                                                                       |                                                                                                                                        |                5 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[99]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[98]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[97]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[96]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[105]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[94]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[93]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[92]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[91]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[90]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[89]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[88]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[87]                                                                                                                        |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[114]                                                                                                                       |                                                                                                                                        |               11 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[118]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[247]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[246]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[117]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[116]                                                                                                                       |                                                                                                                                        |                5 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[115]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[152]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[153]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[23]                                                                                                                        |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[113]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[112]                                                                                                                       |                                                                                                                                        |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[111]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[110]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[109]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[108]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[107]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[106]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[210]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[212]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[211]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[185]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[192]                                                                                                                       |                                                                                                                                        |                5 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[193]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[186]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[187]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[188]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[184]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[189]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/status2dma_valid_entries_reg[14]_0[0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rls_updt                                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rls_cnt_reg_en                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_wt_rls_entries_d11                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/status2dma_wr_idx_reg[14]_1[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/rd_popping                                                                                                                           |                                                                                                                                        |               13 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[255]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[183]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[191]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[190]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[182]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[181]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[180]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[213]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[214]                                                                                                                       |                                                                                                                                        |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[179]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[215]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[178]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[177]                                                                                                                       |                                                                                                                                        |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[216]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[176]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[175]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[202]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0[19]_i_1_n_0                                                                                                           |                                                                                                                                        |                8 |             30 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff1[19]_i_1_n_0                                                                                                           |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff2[19]_i_1_n_0                                                                                                           |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff3[19]_i_1_n_0                                                                                                           |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[197]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[196]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[198]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_base_en                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_h_offset_en                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_w_offset_en                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[199]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[200]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[201]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/img_entry_onfly_en                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[195]                                                                                                                       |                                                                                                                                        |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[22]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[203]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[194]                                                                                                                       |                                                                                                                                        |                9 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_exec_valid_d1                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rls                                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[252]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[204]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[205]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_c_cnt_reg_en                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[206]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[207]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[208]                                                                                                                       |                                                                                                                                        |                8 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[209]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/E[0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[253]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[254]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[236]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[4]                                                                                                                         |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[3]                                                                                                                         |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[2]                                                                                                                         |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[1]                                                                                                                         |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[0]                                                                                                                         |                                                                                                                                        |                9 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[238]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[237]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/reg_cube_last_reg                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[5]                                                                                                                         |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_pout_data_stage0                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[159]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[160]                                                                                                                       |                                                                                                                                        |                8 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[235]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[234]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___578_n_0                                                                                                                               |                                                                                                                                        |                7 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[233]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[13]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[21]                                                                                                                        |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[20]                                                                                                                        |                                                                                                                                        |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[19]                                                                                                                        |                                                                                                                                        |                4 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[18]                                                                                                                        |                                                                                                                                        |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[17]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[16]                                                                                                                        |                                                                                                                                        |                8 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[15]                                                                                                                        |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[14]                                                                                                                        |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[217]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[12]                                                                                                                        |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[11]                                                                                                                        |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[10]                                                                                                                        |                                                                                                                                        |                5 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[8]                                                                                                                         |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[7]                                                                                                                         |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[9]                                                                                                                         |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[6]                                                                                                                         |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[224]                                                                                                                       |                                                                                                                                        |                3 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[227]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[226]                                                                                                                       |                                                                                                                                        |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[167]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[168]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[169]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[225]                                                                                                                       |                                                                                                                                        |                7 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[170]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[171]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[172]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[161]                                                                                                                       |                                                                                                                                        |                5 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[223]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[222]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[221]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[220]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[173]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[174]                                                                                                                       |                                                                                                                                        |                0 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[219]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[218]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/E[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[229]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[166]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[165]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[230]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[231]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[164]                                                                                                                       |                                                                                                                                        |                5 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[163]                                                                                                                       |                                                                                                                                        |                6 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[232]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[228]                                                                                                                       |                                                                                                                                        |                2 |             30 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[162]                                                                                                                       |                                                                                                                                        |                1 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg156_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg157_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg160_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg159_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg15_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg170_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg16_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg19_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg169_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg168_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg161_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg158_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg162_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg163_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg167_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg166_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg164_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg165_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg117_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg10_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg110_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg111_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg112_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg113_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg114_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg115_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg116_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg109_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg118_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg119_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg11_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg120_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg121_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg122_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg123_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg101_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/datin_scale_reg[15][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/datin_scale_reg[15]_0[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg75_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg74_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/datout_scale_reg[15][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/datout_scale_reg[15]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg0_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg100_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg124_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg102_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg103_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg104_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg105_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg106_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg107_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg108_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg148_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg140_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg141_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg142_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg143_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg144_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg145_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg146_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg147_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg13_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg149_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg14_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg150_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg151_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg152_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg153_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg154_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg132_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg125_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg126_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg127_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg128_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg129_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg12_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg130_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg131_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg155_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg133_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg134_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg135_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg136_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg137_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg138_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg139_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg32_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg256_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg25_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg26_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg27_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg28_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg29_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg2_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg30_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg31_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg255_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg33_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg34_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg35_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg36_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg37_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg38_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg39_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg3_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg247_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg239_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg23_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg240_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg241_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg242_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg243_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg244_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg245_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg246_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg40_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg248_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg249_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg24_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg250_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg251_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg252_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg253_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg254_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg66_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg58_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg59_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg5_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg60_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg61_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg62_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg63_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg64_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg65_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg57_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg67_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg68_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg69_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg6_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg70_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg71_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg72_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg73_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg49_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg41_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg42_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg43_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg44_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg45_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg46_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg47_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg48_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg238_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg4_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg50_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg51_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg52_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg53_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg54_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg55_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg56_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg197_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg189_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg18_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg190_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg191_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg192_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg193_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg194_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg195_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg196_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg188_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg198_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg199_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg48_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg1_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg200_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg201_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg202_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg203_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg17_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg172_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg173_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg174_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg175_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg176_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg177_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg178_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg179_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg204_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg180_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg181_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg182_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg183_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg184_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg185_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg186_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg187_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg22_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg221_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg222_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg223_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg224_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg225_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg226_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg227_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg228_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg229_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg220_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg230_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg231_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg232_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg233_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg234_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg235_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg236_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg237_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg212_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg205_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg206_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg207_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg208_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg209_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg20_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg210_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg211_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg171_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg213_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg214_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg215_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg216_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg217_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg218_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg219_reg[0][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg21_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_mul_operand_reg[15][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/kernel_width_reg[3][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg6_reg[0][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg7_reg[0][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg8_reg[0][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg9_reg[0][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/wr_pushing                                                                                                                   |                                                                                                                                        |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_alu_operand_reg[15][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_alu_operand_reg[15]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_mul_operand_reg[15]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/kernel_width_reg[3]_0[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_alu_operand_reg[15][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_alu_operand_reg[15]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_mul_operand_reg[15][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_mul_operand_reg[15]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/cvt_scale_reg[15][0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/cvt_scale_reg[15]_0[0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_cvt_scale_reg[15][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_cvt_scale_reg[15]_0[0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_cvt_scale_reg[15][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg57_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg49_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg4_reg[0][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg50_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg51_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg52_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg53_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg54_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg55_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg56_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_cvt_scale_reg[15]_0[0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg58_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg59_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg5_reg[0][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg60_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg61_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg62_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg63_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg64_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d3_en                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_l2_sft_d3[15]_i_1_n_0                                            |                3 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d2                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d1                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_pipe_valid_d1                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_pipe_valid                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/dat_cbuf_flush_vld_w                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_byte_avl_reg[7][0]                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_ori_reg_en                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_cnt_reg_en                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_ch_ori_reg_en                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d3                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_data_avl1                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d2_en                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_l1_sft_d2[15]_i_1_n_0                                            |                2 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d2_en                                                                                                                           |                                                                                                                                        |                1 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_p0_addr_d1_reg[7][0]                                                                             |                                                                                                                                        |                5 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/E[0]                                                                                                                               |                                                                                                                                        |                2 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d2                                                                                                                          |                                                                                                                                        |                2 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_data_updt                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             32 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/E[0]                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/log2_frac_msb                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/pad_value_reg[15]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/pad_value_reg[15][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                        |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cvt_scale_reg[15]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cvt_scale_reg[15][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cvt_offset_reg[15]_0[0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cvt_offset_reg[15][0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                        |                1 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dp2wdma_pd0                                                                                                            |                                                                                                                                        |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/datin_offset_reg[15][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/E[0]                                                                                                                 |                                                                                                                                        |                5 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/skid_flop_ip2mul_pd0                                                                                                 |                                                                                                                                        |                4 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/we0                                                                                         |                                                                                                                                        |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_valid                                                                                                                         |                                                                                                                                        |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd[27]_i_1_n_0                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i[39]_i_1_n_0                                                                                                                              | design_1_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                               |                0 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d5                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             32 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d4                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg0_reg[0][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg81_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_outstanding_cnt_0_wren                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg80_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg7_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg79_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg78_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg77_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg76_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_glb/u_csb/u_reg/nvdla_glb_s_intr_mask_0_wren                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg82_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg11_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg12_reg[0]_0[0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg13_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg14_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg15_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg16_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg17_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                        |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg18_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg89_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg97_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg96_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg95_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg94_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg93_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg92_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg91_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg90_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg8_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg10_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg88_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg87_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg86_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg85_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg84_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg98_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg99_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg9_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/density_reg83_reg[0][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/datin_offset_reg[15]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg2_reg[0][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/pad_value_reg[15]_0[0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/pad_value_reg[15][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg30_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg31_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg32_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg33_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg34_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg35_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg36_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg37_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg1_reg[0][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg38_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg39_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg3_reg[0][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg40_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg41_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg42_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg43_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg44_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg45_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg46_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg47_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg21_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg28_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg27_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg26_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg25_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg24_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg23_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg22_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg20_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg19_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/raw_reg29_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/recip_kernel_width_reg[16]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/recip_kernel_height_reg[16][0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/recip_kernel_height_reg[16]_0[0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd0                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cmux2dp_pd_reg[15]               |                1 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/E[0]                                                                                                                                               | design_1_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                               |                9 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/recip_kernel_width_reg[16][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             34 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/i___118_n_0                                                                                                                               |                                                                                                                                        |                2 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_data_stored1                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_data_avl1                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             34 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/pipe_skid_pdp_datin_pd_f00                                                                                                                |                                                                                                                                        |                5 |             34 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_pout_data_en                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             34 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             34 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_glb/u_csb/glb2csb_resp_valid                                                                                                                         |                                                                                                                                        |                4 |             34 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/E[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                          |                                                                                                                                        |                3 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                           |                                                                                                                                        |                3 |             34 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/E[0]                                                                                            |                                                                                                                                        |                2 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                             |                                                                                                                                        |                0 |             34 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data0                                                                                                         |                                                                                                                                        |                9 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_catch                                                                                                         |                                                                                                                                        |                0 |             36 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_p0_burst_cnt_reg[0][0]                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             36 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/layer_st                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/NV_NVDLA_PDP_WDMA_wr/skid_flop_dmaif_wr_req_pd0                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/NV_NVDLA_PDP_WDMA_wr/skid_flop_dmaif_wr_req_pd[63]_i_1__0_n_0          |                0 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/byte_per_kernel_reg[17][0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                8 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/byte_per_kernel_reg[17]_0[0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             36 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p1/E[0]                                                                                       |                                                                                                                                        |                3 |             36 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p1/skid_flop_data_info_in_pd_d0_reg[0][0]                                                     |                                                                                                                                        |                2 |             36 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/skid_flop_data_info_in_pd_d20                                                                                       |                                                                                                                                        |                2 |             36 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/skid_flop_data_info_in_pd_d10                                                                                       |                                                                                                                                        |                2 |             36 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/pipe_skid_data_info_in_pd_d20                                                                                       |                                                                                                                                        |                1 |             36 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/pipe_skid_data_info_in_pd_d10                                                                                       |                                                                                                                                        |                5 |             36 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_DP_nan/E[0]                                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             36 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum_0_8[17]_i_1_n_0                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             36 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum_2_6[17]_i_1_n_0                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             36 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum_1_7[17]_i_1_n_0                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             36 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/stripe_up_cnt_reg[3][0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/out_rt_mask_d1_reg[2][0]                                                                                                        |                                                                                                                                        |                4 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d2                                                                                                                   |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1                                                                                                                   |                                                                                                                                        |                4 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/out_rt_mask_d1_reg[1][0]                                                                                                        |                                                                                                                                        |                3 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_data_stored1                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d2                                                                                                                   |                                                                                                                                        |                4 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d1                                                                                                                   |                                                                                                                                        |                3 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/out_mask[0]                                                                                                                     |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d1                                                                                                                   |                                                                                                                                        |                3 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d2                                                                                                                   |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d2                                                                                                                   |                                                                                                                                        |                1 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/layer_st                                                                                                                                   |                                                                                                                                        |                4 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/load_din_2d                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_p1_burst_cnt_reg[0][0]                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             38 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/skid_flop_cdp_rdma2dp_pd_i_reg[1]_1[0]                                                                                    |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/pipe_skid_cdp_rdma2dp_pd_i_reg[1]_0[0]                                                                                    |                                                                                                                                        |                7 |             38 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               14 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d1                                                                                                                   |                                                                                                                                        |                1 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[2]                                                                                                     |                                                                                                                                        |                0 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/out_rt_mask_d1_reg[3][0]                                                                                                        |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/p_0_in                                                                                                                         |                                                                                                                                        |                1 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[3]                                                                                                     |                                                                                                                                        |                1 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[2]                                                                                                     |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[0]                                                                                                     |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/out_rt_mask_d1_reg[3][0]                                                                                                        |                                                                                                                                        |                4 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d2                                                                                                                   |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d1                                                                                                                   |                                                                                                                                        |                4 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/out_rt_mask_d1_reg[2][0]                                                                                                        |                                                                                                                                        |                3 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d2                                                                                                                   |                                                                                                                                        |                3 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1                                                                                                                   |                                                                                                                                        |                3 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/out_rt_mask_d1_reg[1][0]                                                                                                        |                                                                                                                                        |                4 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d2                                                                                                                   |                                                                                                                                        |                4 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[0]                                                                                                     |                                                                                                                                        |                1 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/out_mask[0]                                                                                                                     |                                                                                                                                        |                1 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[3]                                                                                                     |                                                                                                                                        |                1 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d2                                                                                                                   |                                                                                                                                        |                5 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d1                                                                                                                   |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/pp_pvld_d0_d1_reg_1[0]                                                                                                         |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/pp_pvld_d0_d1_reg_0[0]                                                                                                         |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/p_0_in                                                                                                                         |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/pp_pvld_d0_d1_reg[0]                                                                                                           |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/E[0]                                                                                                                           |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/pp_pvld_d0_d1_reg[0]                                                                                                           |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/E[0]                                                                                                                           |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/pp_pvld_d0_d1_reg_0[0]                                                                                                         |                                                                                                                                        |                2 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/pp_pvld_d0_d1_reg_1[0]                                                                                                         |                                                                                                                                        |                1 |             38 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d1                                                                                                                   |                                                                                                                                        |                5 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_7x_reg[18]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_7x_reg[18][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_6x_reg[18]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_6x_reg[18][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_5x_reg[18]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_5x_reg[18][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_4x_reg[18]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_4x_reg[18][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_3x_reg[18]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_3x_reg[18][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_2x_reg[18]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_2x_reg[18][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_1x_reg[18]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/pad_value_1x_reg[18][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/rsv_per_line_reg[9]_0[0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             40 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                9 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/rsv_per_line_reg[9][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             40 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum50                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             40 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum70                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             40 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum9[20]_i_1_n_0                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             42 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/group_up_cnt_reg[0][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/atomics_reg[20]_0[0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               10 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/atomics_reg[20][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             42 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_sum_07_d1                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             42 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/E[0]                                                                                      |                                                                                                                                        |                1 |             42 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/ip2mul_pd_00                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             42 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/pipe_skid_sum2itp_data0                                                                                               |                                                                                                                                        |                4 |             42 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/skid_flop_sum2itp_data0                                                                                               |                                                                                                                                        |                1 |             42 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/rd_popping                                                                                 |                                                                                                                                        |                9 |             42 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_planar0_en                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             42 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_planar1_en                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             42 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___8_n_0                                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/skid_flop_dat_pd_reg[133]                          |                0 |             44 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_vld                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/pad_left_reg[4]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             44 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               11 |             44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/pad_left_reg[4][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             44 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/log2_datout_msb                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             44 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d2                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             46 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d5                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             46 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_pipe_valid_d1                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             46 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d4                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             46 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d6                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             46 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d3                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             46 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d1                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             46 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_d4                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             46 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/pixel_planar1_sft1                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             46 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_d3                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             46 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/op_en_d0                                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             46 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_en_d1                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                8 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/p_2_in                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                  |                8 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                      |                6 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                      |                5 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/p_2_in                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_info_0_wren                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/p_2_in                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             48 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/we0                                                                                        |                                                                                                                                        |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                  |                9 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/line_stride_reg[23]_0[0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/surf_stride_reg[23][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/surf_stride_reg[23]_0[0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                  |                                                                                                                                        |                3 |             48 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/M_reg_64_127_0_6_i_1__0_n_0                                                                 |                                                                                                                                        |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/p_2_in                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             48 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/M_reg_0_63_0_6_i_1__0_n_0                                                                   |                                                                                                                                        |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/line_stride_reg[23][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_info_0_wren                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                   |                9 |             48 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p2/p2_skid_catch                                                                              |                                                                                                                                        |                1 |             50 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p2/p2_pipe_data0                                                                              |                                                                                                                                        |                4 |             50 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/cvt_out_pad_mask_d1_reg[0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             50 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/pipe_skid_mul2ocvt_pd_f_reg[0][0]                                                                         |                                                                                                                                        |                7 |             50 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/skid_flop_mul2ocvt_pd_f_reg[0][0]                                                                         |                                                                                                                                        |                0 |             50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                |                                                                                                                                        |               10 |             50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                |                                                                                                                                        |                7 |             50 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p2/p2_skid_catch                                                                             |                                                                                                                                        |                2 |             52 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/nvdla_cdp_rdma2dp_pd0                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_width_ext_reg[12]_0[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             52 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage2_in_dp0                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             52 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/load_int_Y_stage0                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dataout_width_reg[12]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dataout_width_reg[12][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_width_reg[12][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/datain_width_ext_reg[0][0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/datain_width_ext_reg[12][0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/dataout_width_reg[0][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/dataout_width_reg[12][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               10 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_width_reg[12]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_width_ext_reg[12][0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_channel_ext_reg[0][0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_channel_ext_reg[12][0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/glb_req_pvld                                                                                                                              |                                                                                                                                        |                8 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/skid_flop_dmaif_wr_req_pd0                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/skid_flop_dmaif_wr_req_pd[63]_i_1_n_0             |                0 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/req_vld_reg[0]                                                                                                                            |                                                                                                                                        |                0 |             54 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/rsp_cur_grain_reg[12][0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             54 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/E[0]                                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             54 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_w_ori_reg_en                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/wmb_bytes_reg[27][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/wmb_bytes_reg[27]_0[0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             56 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d2                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             56 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/rd_adr_reg[0][0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             56 |
| ~design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           |                                                                                                                                        |               19 |             56 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/dl_in_pvld_d1_reg[0]                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               13 |             56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wmb_bytes_reg[27][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wmb_bytes_reg[27]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             56 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             56 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d3                                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             56 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d2                                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             56 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d1                                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             56 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d5                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             56 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d4                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             56 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d1                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             56 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d3                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             56 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/base_addr_line_reg[0][0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             58 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_p0_burst_offset_reg[0][0]                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             58 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/base_addr_surf_reg[0][0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             58 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/E[0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             58 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/dp2wdma_pd0                                                                                                                    |                                                                                                                                        |                2 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/skid_flop_bpt2arb_req_pd_reg[7]_0[0]                                                                                 |                                                                                                                                        |                1 |             58 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/last_entries_reg[0][0]                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               10 |             58 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/base_addr_line_reg[28][0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/skid_flop_bpt2arb_req_pd_reg[7]_0[0]                                                                                 |                                                                                                                                        |                0 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/pipe_skid_bpt2arb_req_pd0                                                                                             |                                                                                                                                        |                8 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd0                                                                                             |                                                                                                                                        |                1 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/pipe_skid_bpt2arb_req_pd0                                                                                             |                                                                                                                                        |                8 |             58 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/base_addr_surf_reg_0_sn_1                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p5/pipe_skid_bpt2arb_req_pd0                                                                                             |                                                                                                                                        |                5 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/skid_flop_bpt2arb_req_pd_reg[7][0]                                                                                   |                                                                                                                                        |                2 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p6/pipe_skid_bpt2arb_req_pd0                                                                                             |                                                                                                                                        |                8 |             58 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/base_addr_line_reg[0]_0[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             58 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_batch_base[28]_i_1_n_0                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             58 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_ch_base[28]_i_1_n_0                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             58 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_grain_base0                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/skid_flop_bpt2arb_req_pd_reg[7]_1[0]                                                                                 |                                                                                                                                        |                0 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/skid_flop_bpt2arb_req_pd_reg[7]_0[0]                                                                                 |                                                                                                                                        |                0 |             58 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/base_addr_surf_reg_28_sn_1                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             58 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/base_addr_surf_reg[0]_0                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             58 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3[14]_i_1_n_0                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                9 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd0                                                                                             |                                                                                                                                        |                0 |             58 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/req_addr_base_reg[0][0]                                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               12 |             58 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/base_addr_line_reg[0]_2[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/pipe_skid_bpt2arb_req_pd0                                                                                             |                                                                                                                                        |               10 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/pipe_skid_bpt2arb_req_pd0                                                                                             |                                                                                                                                        |                8 |             58 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3[14]_i_1_n_0                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p4/pipe_skid_bpt2arb_req_pd0                                                                                             |                                                                                                                                        |                8 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/partial_width_in_first_reg[9]_0[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/partial_width_out_first_reg[9]_0[0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                        |                5 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                        |                0 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                        |                5 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                        |                1 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pipe_dp_20                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[14]_0                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                8 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/partial_width_out_first_reg[9][0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pipe_dp_30                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pipe_dp_30                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pipe_dp_40                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pipe_dp_20                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/E[0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pipe_dp_20                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pipe_dp_30                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pipe_dp_40                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/E[0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pipe_dp_40                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/partial_width_in_first_reg[9]_0[0]                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/E[0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               12 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/skid_flop_axi_cmd_pd0                                                                                                 |                                                                                                                                        |                0 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/pipe_skid_axi_cmd_pd0                                                                                                 |                                                                                                                                        |                5 |             60 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff3[32]_i_1_n_0                                                                                                          |                                                                                                                                        |                1 |             60 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff2[32]_i_1_n_0                                                                                                          |                                                                                                                                        |                1 |             60 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff1[32]_i_1_n_0                                                                                                          |                                                                                                                                        |                5 |             60 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0[32]_i_1_n_0                                                                                                          |                                                                                                                                        |               17 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/p_2_in                                                                                                               |                                                                                                                                        |                3 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/partial_width_in_first_reg[9][0]                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_40                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pipe_dp_30                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pipe_dp_40                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/p_2_in                                                                                                               |                                                                                                                                        |                4 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/p_2_in                                                                                                               |                                                                                                                                        |                3 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/p_2_in                                                                                                               |                                                                                                                                        |                4 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/u_read_ig_arb/E[0]                                                                                                            |                                                                                                                                        |                0 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/pipe_skid_arb_out_pd0                                                                                                |                                                                                                                                        |               22 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                              |                                                                                                                                        |                5 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___2_n_0                                               |                                                                                                                                        |                0 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/E[0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/E[0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_30                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pipe_dp_20                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pipe_dp_30                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                 |                                                                                                                                        |                0 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pipe_dp_40                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               12 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgated                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/rd_popping                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                        |                7 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/E[0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_20                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pipe_dp_20                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/p_2_in                                                                                                               |                                                                                                                                        |                3 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/partial_width_in_first_reg[9][0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/E[0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pipe_dp_40                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pipe_dp_30                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pipe_dp_40                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/p_2_in                                                                                                               |                                                                                                                                        |                4 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/p_2_in                                                                                                               |                                                                                                                                        |                4 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pipe_dp_30                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/E[0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pipe_dp_20                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             60 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pipe_dp_20                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[42]                                                     |               20 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[43]                                                     |               13 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[4]                                                      |               15 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[5]                                                      |               10 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[55]                                                     |               10 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[2]                                                      |               26 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[41]                                                     |               22 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[1]                                                      |               23 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[44]                                                     |               11 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[45]                                                     |                8 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[3]                                                      |               22 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[6]                                                      |                8 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[46]                                                     |               17 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[0]                                                      |               31 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[48]                                                     |               16 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[47]                                                     |               16 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[16]                                                     |               27 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[25]                                                     |               23 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[50]                                                     |               13 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[63]                                                     |               10 |             62 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_force_fetch_d1_reg_0                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                8 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[51]                                                     |                5 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[24]                                                     |               27 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[23]                                                     |               26 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[62]                                                     |                7 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[52]                                                     |                7 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[61]                                                     |                9 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[15]                                                     |               25 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[53]                                                     |               17 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[39]                                                     |               18 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[60]                                                     |               16 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[59]                                                     |               14 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[54]                                                     |                8 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[22]                                                     |               24 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[21]                                                     |               27 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[20]                                                     |               29 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[17]                                                     |               26 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[18]                                                     |               28 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[19]                                                     |               26 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[58]                                                     |               12 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[57]                                                     |               10 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[56]                                                     |               13 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[27]                                                     |               21 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[40]                                                     |               15 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[9]                                                      |               11 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[7]                                                      |                6 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[8]                                                      |                7 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[10]                                                     |               29 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[38]                                                     |               16 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[37]                                                     |               22 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[36]                                                     |               17 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[35]                                                     |               22 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[34]                                                     |               15 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[33]                                                     |               15 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[32]                                                     |               18 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[31]                                                     |               28 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/cdma2buf_wt_wr_en_w                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[49]                                                     |               12 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[26]                                                     |               24 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[11]                                                     |               30 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[12]                                                     |               27 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[13]                                                     |               29 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[14]                                                     |               29 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[30]                                                     |               26 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[29]                                                     |               20 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[28]                                                     |               23 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_surface_stride_reg[31]_0[0]                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/dp2reg_d1_perf_write_stall1                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/base_addr_line_reg[0][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/base_addr_surf_reg[0][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/dp2reg_d0_perf_write_stall[31]_i_1__0_n_0                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/E[0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d0/stl_cnt_cur_reg[31][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                             |                                                                                                                                        |                4 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/CLK                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff00                                                                                                             |                                                                                                                                        |                0 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data0                                                                                                 |                                                                                                                                        |               12 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_catch                                                                                                 |                                                                                                                                        |                0 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/E[0]                                                                                                          |                                                                                                                                        |                0 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data0                                                                                                  |                                                                                                                                        |               13 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/inp_acc                                                                                                                     |                                                                                                                                        |                1 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/E[0]                                                                                                                        |                                                                                                                                        |                4 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/dma_req_addr_reg[31][0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_surface_stride_reg[31]_2[0]                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_line_stride_reg[31]_0[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/base_addr_c_reg[31]_0[0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/dp2reg_d0_perf_read_stall_reg[31][0]                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               12 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/dp2reg_d1_perf_read_stall_reg[31][0]                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/stl_cnt_cur_reg[31][0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/base_addr_w_reg_31_sn_1                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/CLK                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/rd_req_p                                                                                                 |                                                                                                                                        |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_surface_stride_reg[31]_0[0]                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/CLK                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff10                                                                                                             |                                                                                                                                        |                0 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/i_final_vld                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/out_final_data[31]_i_1__0_n_0                     |                3 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                                                                         |                                                                                                                                        |                0 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                                         |                                                                                                                                        |                6 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_final_vld                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/out_final_data[31]_i_1__1_n_0                     |                2 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/i_final_vld                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/out_final_data[31]_i_1__2_n_0                     |                3 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/E[0]                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/i_final_vld                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/out_final_data[31]_i_1__3_n_0                     |                4 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/i_final_vld                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_final_data[31]_i_1__4_n_0                     |                0 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/i_final_vld                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/out_final_data[31]_i_1__5_n_0                     |                4 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_final_vld                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/out_final_data[31]_i_1_n_0                        |                8 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/i_final_vld                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_final_data[31]_i_1__6_n_0                     |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_line_stride_reg[31][0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd[31]_i_1_n_0                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                9 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_valid                                                                                                             |                                                                                                                                        |                5 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/stl_cnt_cur_reg[31][0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/datout_offset_reg[31]_0[0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_surface_stride_reg[31][0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/stl_cnt_cur_reg[0]_2[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/sat_reg_en                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                9 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/dlv_data_reg[63]                                  |                7 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/dlv_data_reg[95]                                  |               10 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/dlv_data_reg[127]                                 |                6 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/dlv_data_reg[159]                                 |                7 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/dlv_data_reg[191]                                 |                8 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/dlv_data_reg[223]                                 |                8 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/dlv_data_reg[31]                                  |                9 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/dlv_data_reg[255]                                 |               11 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/stl_cnt_cur_reg[0]_1[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___150_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               12 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___149_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               15 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_batch_stride_reg[31]_0[0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/dp2reg_d0_perf_read_stall_reg[31][0]                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               12 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ig/dp2reg_d1_perf_read_stall1                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_base_addr_high_reg[31][0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_base_addr_high_reg[31]_0[0]                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_base_addr_low_reg[31][0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_base_addr_low_reg[31]_0[0]                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_line_stride_reg[31][0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_line_stride_reg[31]_0[0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pack_data_reg[31][0]                                                                                          |                                                                                                                                        |                2 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/inp_acc                                                                                                                     |                                                                                                                                        |                0 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data0                                                                                                 |                                                                                                                                        |               12 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_catch                                                                                                 |                                                                                                                                        |                0 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/E[0]                                                                                                          |                                                                                                                                        |                0 |             64 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data0                                                                                                  |                                                                                                                                        |               13 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd[31]_i_1_n_0                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               20 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PSTRB_i                                                                                                                                               | design_1_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                               |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/cya_reg[31]_0[0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/cya_reg[31][0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                                                            | design_1_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                               |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc_resp_pd_reg[0][0]                                                                                                                |                                                                                                                                        |               15 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/src_base_addr_high_reg[31][0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/src_base_addr_high_reg[31]_0[0]                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/src_base_addr_low_reg[31][0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/src_base_addr_low_reg[31]_0[0]                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/src_line_stride_reg[31][0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/src_line_stride_reg[31]_0[0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/src_surface_stride_reg[31][0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/src_surface_stride_reg[31]_0[0]                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/cdp_rdma2csb_resp_pd[31]_i_1_n_0                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/cdp_rdma2csb_resp_valid                                                                                                             |                                                                                                                                        |               11 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/pipe_skid_cmux2dp_pd_reg[0][0]                                                                                        |                                                                                                                                        |                9 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_iwe                                                                                                              |                                                                                                                                        |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/nvdla2csb_resp_pvld                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dp2reg_d0_sat_count_reg[0][0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d0/stl_cnt_cur_reg[31][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/base_addr_w_reg_31_sn_1                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/E[0]                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dp2reg_d1_perf_write_stall_reg[0][0]                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/E[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/lut_Y_data_00_reg[15][0]                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/E[0]                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/dma_req_addr_reg[31][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dataout_addr_reg[31]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dataout_addr_reg[31][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/cya_reg[31]_0[0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_base_addr_low_reg[31]_0[0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_batch_stride_reg[31][0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_base_addr_low_reg[31]_0[0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_p1_line_offset1                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_base_addr_low_reg[31][0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_base_addr_high_reg[31]_2[0]                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_base_addr_high_reg[31]_0[0]                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               20 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/skid_flop_dmaif_rd_req_pd_reg[34]                                                                                                   |                                                                                                                                        |                0 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                                         |                                                                                                                                        |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_surface_stride_reg[31]_0[0]                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_surface_stride_reg[31][0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_rd_stall_cen                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_required_bytes1                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_line_stride_reg[31]_0[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_line_stride_reg[31][0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d1_en                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_l0_sft_d1[31]_i_1_n_0                                            |                9 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/cya_reg[31][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_base_addr_low_reg[31][0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d3_en                                                                                                                           |                                                                                                                                        |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_base_addr_high_reg[31]_0[0]                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               16 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_base_addr_high_reg[31][0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               24 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_surface_stride_reg[31]_0[0]                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_surface_stride_reg[31][0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_line_stride_reg[31]_0[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_line_stride_reg[31][0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_batch_stride_reg[31][0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_base_addr_low_reg[31]_0[0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_batch_stride_reg[31]_0[0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_base_addr_low_reg[31][0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_base_addr_high_reg[31]_0[0]                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               23 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_base_addr_high_reg[31][0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               24 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_start_0_wren                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wgs_addr_low_reg[31][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wgs_addr_low_reg[31]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wmb_addr_high_reg[31][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wmb_addr_high_reg[31]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_wr_weight_1_0_wren                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_wr_weight_0_0_wren                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wmb_addr_low_reg[31][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_2_0_wren                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               13 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wmb_addr_low_reg[31]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/cdma2csb_resp_pd[31]_i_1_n_0                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               18 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/cdma2csb_resp_valid                                                                                                                   |                                                                                                                                        |               10 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wgs_addr_high_reg[31]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               18 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dst_base_addr_high_reg[31][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dst_base_addr_high_reg[31]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               16 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_slope_scale_0_wren                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_end_0_wren                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dst_base_addr_low_reg[31][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_start_0_wren                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dst_base_addr_low_reg[31]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dst_line_stride_reg[31][0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dst_line_stride_reg[31]_0[0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dst_surface_stride_reg[31][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif2csb_resp_valid                                                                                                                       |                                                                                                                                        |                9 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_surface_stride_reg[31]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_surface_stride_reg[31][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_line_stride_reg[31]_0[0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_line_stride_reg[31][0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_batch_stride_reg[31]_0[0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_batch_stride_reg[31][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_base_addr_low_reg[31]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_base_addr_low_reg[31][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               11 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_base_addr_high_reg[31]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_base_addr_high_reg[31][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               13 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dst_surface_stride_reg[31]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/uv_line_stride_reg[31]_0[0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_addr_high_reg[31][0]                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_addr_high_reg[31]_0[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_addr_low_reg[31][0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/cvt_offset_reg[31]_0[0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/cvt_offset_reg[31][0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_addr_low_reg[31]_0[0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_bytes_reg[31][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               10 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_bytes_reg[31]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wgs_addr_high_reg[31][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               22 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cya_reg[31]_0[0]                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               12 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/pdp2csb_resp_valid                                                                                                                         |                                                                                                                                        |               10 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/pdp2csb_resp_pd[31]_i_1_n_0                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               26 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/src_surface_stride_reg[31]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/src_surface_stride_reg[31][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/src_line_stride_reg[31]_0[0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/cya_reg[31][0]                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/src_line_stride_reg[31][0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/src_base_addr_low_reg[31]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/src_base_addr_low_reg[31][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/src_base_addr_high_reg[31]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/src_base_addr_high_reg[31][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/stl_cnt_cur_reg[0][0]                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/dst_base_addr_high_reg[31][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               15 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/dst_surface_stride_reg[31]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/dst_surface_stride_reg[31][0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/dst_base_addr_high_reg[31]_0[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/dst_line_stride_reg[31]_0[0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/dst_line_stride_reg[31][0]                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/cdp2csb_resp_pd[31]_i_1_n_0                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               26 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/dst_base_addr_low_reg[31][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/dst_base_addr_low_reg[31]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/cdp2csb_resp_valid                                                                                                                         |                                                                                                                                        |               14 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/bpt2arb_cmd_accept                                                                                                    |                                                                                                                                        |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_1_0_wren                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_slope_scale_0_wren                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               12 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_end_0_wren                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               14 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_0_0_wren                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_sat_cvt_sat_cnt_cur_reg[31][0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               11 |             64 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/E[0]                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/csc2csb_resp_valid                                                                                                                     |                                                                                                                                        |               10 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/csc2csb_resp_pd[31]_i_1_n_0                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               26 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/bpt2arb_cmd_accept_8                                                                                                  |                                                                                                                                        |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/bpt2arb_cmd_accept_5                                                                                                  |                                                                                                                                        |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/datout_offset_reg[31][0]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_bytes_reg[31]_0[0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_bytes_reg[31][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/cya_reg[31]_0[0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               10 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/cya_reg[31][0]                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/skid_flop_in_pd_p0                                                                                                   |                                                                                                                                        |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/pipe_skid_in_pd_p0                                                                                                   |                                                                                                                                        |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___172_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___178_n_0                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_low_0_reg[31]_0[0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_valid                                                                                                                         |                                                                                                                                        |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cya_reg[31]_0[0]                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/batch_stride_reg[31]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/batch_stride_reg[31][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               12 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/E[0]                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/cya_reg[31]_1[0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/cya_reg[31]_2[0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/cya_reg[31][0]                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_csb/rsp_vld                                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif2csb_resp_pd[31]_i_1_n_0                                           |               15 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_high_0_reg[31]_0[0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_high_1_reg[31][0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_high_1_reg[31]_0[0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_low_0_reg[31][0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_high_0_reg[31][0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/E[0]                                                                                                                                |                                                                                                                                        |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/pdp_rdma2csb_resp_pd[31]_i_1_n_0                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               27 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_low_1_reg[31]_0[0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/src_surface_stride_reg[31]_0[0]                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_low_1_reg[31][0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/src_base_addr_high_reg[31][0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/src_base_addr_high_reg[31]_0[0]                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/src_base_addr_low_reg[31][0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/src_surface_stride_reg[31][0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/src_line_stride_reg[31]_0[0]                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/src_line_stride_reg[31][0]                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/src_base_addr_low_reg[31]_0[0]                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/surf_stride_reg[31][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_operand_reg[31]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_operand_reg[31][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_cvt_offset_reg[31]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_cvt_offset_reg[31][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_slope_scale_0_wren                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cya_reg[31][0]                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_operand_reg[31]_0[0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_operand_reg[31][0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/line_stride_reg[31][0]                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               20 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/surf_stride_reg[31]_0[0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/uv_line_stride_reg[31][0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_start_low_0_wren                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_cvt_offset_reg[31]_0[0]                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_end_low_0_wren                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_slope_scale_0_wren                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_cvt_offset_reg[31][0]                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                0 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_start_low_0_wren                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/mean_ry_reg[15][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                9 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/mean_ry_reg[15]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                2 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/mean_bv_reg[15]_0[0]                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                3 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/mean_bv_reg[15][0]                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               16 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/line_stride_reg[31]_0[0]                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_end_low_0_wren                                                                                             | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               19 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/reg_rd_en                                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               16 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd0                                                                                        |                                                                                                                                        |                8 |             66 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/skid_flop_dmaif_rd_req_pd_reg[2]                                                                                      |                                                                                                                                        |                0 |             66 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data0                                                                                                  |                                                                                                                                        |               10 |             66 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_ig/NV_NVDLA_CDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                                   |                                                                                                                                        |                7 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                        |                3 |             66 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_catch                                                                                                  |                                                                                                                                        |                0 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p3/pipe_skid_axi_cmd_pd0                                                                                                |                                                                                                                                        |               12 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___2_n_0                                               |                                                                                                                                        |                1 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                              |                                                                                                                                        |                5 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/E[0]                                                                                                          |                                                                                                                                        |                1 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_cmd_pd0                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_cmd_pd_reg[2]                       |                1 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                        |                6 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                        |                0 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/skid_flop_in_pd_p0                                                                                                   |                                                                                                                                        |                1 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/pipe_skid_in_pd_p0                                                                                                   |                                                                                                                                        |                5 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                 |                                                                                                                                        |                0 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_catch                                                                                                         |                                                                                                                                        |                4 |             66 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data0                                                                                                  |                                                                                                                                        |                9 |             66 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/pkg_adv                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                        |                8 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                        |                0 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                5 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                0 |             66 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_catch                                                                                                  |                                                                                                                                        |                2 |             66 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_partial_vld                                                                                                        |                                                                                                                                        |                2 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_2/pipe_bpt2arb_cmd_pd[43]_i_1__1_n_0                                                                                    |                                                                                                                                        |                7 |             68 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/abuf_wr_data_reg[33]                              |               10 |             68 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/i_partial_vld                                                                                                        |                                                                                                                                        |                6 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/pipe_bpt2arb_cmd_pd[43]_i_1_n_0                                                                                       |                                                                                                                                        |                4 |             68 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/i_partial_vld                                                                                                        |                                                                                                                                        |                6 |             68 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/i_partial_vld                                                                                                        |                                                                                                                                        |                9 |             68 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/i_partial_vld                                                                                                        |                                                                                                                                        |                4 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/pipe_bpt2arb_cmd_pd[43]_i_1__0_n_0                                                                                    |                                                                                                                                        |                6 |             68 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/i_partial_vld                                                                                                        |                                                                                                                                        |                6 |             68 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/abuf_wr_data_reg[203]                             |               12 |             68 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/i_partial_vld                                                                                                        |                                                                                                                                        |                1 |             68 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/abuf_wr_data_reg[237]                             |               20 |             68 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/load_din_d                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             68 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/abuf_wr_data_reg[271]                             |               10 |             68 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/abuf_wr_data_reg[67]                              |                8 |             68 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/abuf_wr_data_reg[101]                             |                7 |             68 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/abuf_wr_data_reg[135]                             |               10 |             68 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_partial_vld                                                                                                        |                                                                                                                                        |                1 |             68 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/dlv_sat_bit_d1_reg[7]                                         | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/abuf_wr_data_reg[169]                             |                8 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/pipe_skid_in_pd_p0                                                                                                   |                                                                                                                                        |                4 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[3]                                                                                                                  |                                                                                                                                        |                4 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[0]                                                                                                                  |                                                                                                                                        |                5 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[2]                                                                                                                  |                                                                                                                                        |                4 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[1]                                                                                                                  |                                                                                                                                        |                5 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               15 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                6 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[0]                                                                                                                  |                                                                                                                                        |                4 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                                   |                                                                                                                                        |                6 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/E[0]                                                                                                                          |                                                                                                                                        |               12 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                                                                   |                                                                                                                                        |                2 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                0 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               17 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[2]                                                                                                                  |                                                                                                                                        |                4 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[1]                                                                                                                  |                                                                                                                                        |                5 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[3]                                                                                                                  |                                                                                                                                        |                5 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_req_mc_in_pd0                                                                                                               |                                                                                                                                        |                0 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd0                                                                                                               |                                                                                                                                        |               10 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/skid_flop_in_pd_p0                                                                                                   |                                                                                                                                        |                0 |             70 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_05                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_04                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_03                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_02                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_01                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_00[8]_i_1_n_0                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_06                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                2 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_07                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_07                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                4 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_06                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_00[8]_i_1_n_0                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_01                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               12 |             72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/E[0]                                                                                                          |                                                                                                                                        |                4 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_02                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               16 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_03                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               15 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_04                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_05                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             72 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/lutY_sel_reg[0][0]                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/skid_flop_dmaif_wr_req_pd0                                                                                           |                                                                                                                                        |                0 |             76 |
|  design_1_i/nvdla_0/DLA/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               30 |             80 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/base_addr_split                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             80 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/load_int_stage1                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             82 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/dp2reg_done                                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                4 |             82 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p3/p3_pipe_data0                                                                             |                                                                                                                                        |                6 |             84 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/skid_flop_dmaif_rd_req_pd0                                                                                            |                                                                                                                                        |                0 |             84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/skid_flop_in_pd_p0                                                                                                   |                                                                                                                                        |                2 |             84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                2 |             84 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p3/p3_skid_catch                                                                             |                                                                                                                                        |                4 |             84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                6 |             84 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                      |                                                                                                                                        |                7 |             84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/pipe_skid_in_pd_p0                                                                                                   |                                                                                                                                        |                8 |             84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/pipe_skid_in_pd_p0                                                                                                   |                                                                                                                                        |                8 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/skid_flop_in_pd_p0                                                                                                   |                                                                                                                                        |                1 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/sdp_rdma_req_pvld                                                                                                                         |                                                                                                                                        |               10 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/cdp_rdma_req_pvld                                                                                                                         |                                                                                                                                        |               13 |             86 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ig/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                                   |                                                                                                                                        |               10 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/sdp_req_pvld                                                                                                                              |                                                                                                                                        |                8 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/pdp_req_pvld                                                                                                                              |                                                                                                                                        |                8 |             86 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_dmaif_rd_req_pd_reg[44]_0[0]                                                                                |                                                                                                                                        |                0 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/pdp_rdma_req_pvld                                                                                                                         |                                                                                                                                        |               15 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/mcif_req_pvld                                                                                                                             |                                                                                                                                        |               14 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/csc_req_pvld                                                                                                                              |                                                                                                                                        |               15 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/csb2mcif_req_pvld                                                                                                                         |                                                                                                                                        |                0 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                0 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/cdp_req_pvld                                                                                                                              |                                                                                                                                        |                9 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/cdma_req_pvld                                                                                                                             |                                                                                                                                        |               13 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/cacc_req_pvld                                                                                                                             |                                                                                                                                        |               11 |             86 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                               | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2[43]_i_1_n_0                                                                                                     |                                                                                                                                        |                4 |             86 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/E[0]                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               19 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                6 |             86 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                               | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0[43]_i_1_n_0                                                                                                     |                                                                                                                                        |               16 |             86 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                               | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1[43]_i_1_n_0                                                                                                     |                                                                                                                                        |                7 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/core_req_pop_valid                                                                                                       |                                                                                                                                        |               17 |             86 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                               | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3[43]_i_1_n_0                                                                                                     |                                                                                                                                        |                1 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/req_pd_reg[0]_0[0]                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                9 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/req_pd_reg[0]_3[0]                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               11 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/req_pd_reg[0]_4[0]                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/req_pd_reg[0]_5[0]                                                                                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               13 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/req_pvld_reg[0]                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               11 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |               23 |             86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                6 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/pipe_skid_in_pd_p0                                                                                                   |                                                                                                                                        |                6 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                0 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/pipe_skid_in_pd_p0                                                                                                   |                                                                                                                                        |                7 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/skid_flop_in_pd_p0                                                                                                   |                                                                                                                                        |                0 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/skid_flop_in_pd_p0                                                                                                   |                                                                                                                                        |                0 |             88 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                      |                                                                                                                                        |               12 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                0 |             88 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                                      |                                                                                                                                        |                4 |             88 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/layer_st                                                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                            |                                                                                                                                        |                6 |             88 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_group_cnt1                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                9 |             88 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                                      |                                                                                                                                        |                4 |             88 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                      |                                                                                                                                        |               11 |             88 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_40[8]_i_1_n_0                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |             90 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_height_en                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |             90 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___42_n_0                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                5 |             90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/csb2csc_req_pvld                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               15 |             90 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_41[8]_i_1_n_0                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               12 |             90 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_42[8]_i_1_n_0                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               11 |             90 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_43[8]_i_1_n_0                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |             90 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_44[8]_i_1_n_0                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                7 |             90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/csb2pdp_rdma_req_pvld                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               17 |             90 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_45[8]_i_1_n_0                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             90 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_46[8]_i_1_n_0                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             90 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_47[8]_i_1_n_0                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                           |                                                                                                                                        |                1 |             92 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_in_load_d0                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                9 |             92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p2/E[0]                                                                                                                |                                                                                                                                        |               12 |             92 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/E[0]                                                                                                                     |                                                                                                                                        |                8 |             92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p2/E[0]                                                                                                                |                                                                                                                                        |               11 |             92 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_we                                                                                                                   |                                                                                                                                        |               10 |             92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                             |                                                                                                                                        |               12 |             92 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/load_in_intX                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                               |                                                                                                                                        |                8 |             92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/E[0]                                                                                                                |                                                                                                                                        |               14 |             92 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/p_48_in                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                8 |             92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                           |                                                                                                                                        |                0 |             92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/NV_NVDLA_PDP_WDMA_wr/skid_flop_dmaif_wr_req_pd0                                                                                           |                                                                                                                                        |                0 |             94 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/load_int_stage2                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               14 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/p_0_out                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                0 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/csb2pdp_req_pvld                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                8 |             96 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/E[0]                                                                                                     |                                                                                                                                        |               15 |             98 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0[48]_i_1_n_0                                                                                                  |                                                                                                                                        |               10 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                     |                                                                                                                                        |                0 |             98 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff1[48]_i_1_n_0                                                                                                  |                                                                                                                                        |                3 |             98 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff2[48]_i_1_n_0                                                                                                  |                                                                                                                                        |                4 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                           |                                                                                                                                        |               10 |             98 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff3[48]_i_1_n_0                                                                                                  |                                                                                                                                        |                0 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data0                                                                                                         |                                                                                                                                        |               14 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/apb2csb/di_d_reg[0][0]                                                                                                                                                            |                                                                                                                                        |                6 |             98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_catch                                                                                                         |                                                                                                                                        |                5 |             98 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/p1_pipe_data[49]_i_1_n_0                                                                  |                                                                                                                                        |                9 |            100 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data[49]_i_1__3_n_0                                                                                    |                                                                                                                                        |               17 |            100 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data[49]_i_1__2_n_0                                                                                    |                                                                                                                                        |                2 |            100 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data[49]_i_1__2_n_0                                                                                    |                                                                                                                                        |               20 |            100 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/p1_skid_data[49]_i_1_n_0                                                                  |                                                                                                                                        |                9 |            100 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data[49]_i_1__3_n_0                                                                                    |                                                                                                                                        |                2 |            100 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___8_n_0                                                                                                                                 |                                                                                                                                        |                1 |            102 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                        |                7 |            104 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                        |                0 |            104 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                        |                7 |            104 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                        |                0 |            104 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/skid_flop_lut2intp_pd0                                                                                               |                                                                                                                                        |                1 |            108 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/pipe_skid_lut2intp_pd0                                                                                               |                                                                                                                                        |               19 |            108 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank5_uram_0/E[0]                                                                                                                 | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |            118 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                        |                7 |            118 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/pre_sub_h_st_d1_reg[0][0]                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                9 |            120 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                        |                1 |            126 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |            126 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd[63]_i_1__5_n_0                                                                                  |                                                                                                                                        |               12 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd[63]_i_1__4_n_0                                                                                  |                                                                                                                                        |               13 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/skid_flop_dfifo_wr_pd_reg[63][0]                                                                                    |                                                                                                                                        |                0 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/in_dat_accept2                                                                                                        |                                                                                                                                        |                0 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff2[63]_i_1_n_0                                                                                                   |                                                                                                                                        |                4 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/u_dfifo/pipe_skid_dfifo_wr_pd0                                                                                              |                                                                                                                                        |                8 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_pfifo_wr_pd_reg[0][0]                                                                               |                                                                                                                                        |               18 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/E[0]                                                                                                                  |                                                                                                                                        |                1 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd0                                                                                                |                                                                                                                                        |               15 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd[63]_i_1__3_n_0                                                                                  |                                                                                                                                        |               12 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/E[0]                                                                                                                  |                                                                                                                                        |                0 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain_last_reg_en                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/dat_reuse_release123_out                                                 |               37 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p2/skid_flop_dfifo_wr_pd_reg[63][0]                                                                                    |                                                                                                                                        |                0 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/u_dfifo/pipe_skid_dfifo_wr_pd0                                                                                              |                                                                                                                                        |                4 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_pfifo_wr_pd_reg[0]_0[0]                                                                             |                                                                                                                                        |               18 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_skid_data[63]_i_1_n_0                                                                                       |                                                                                                                                        |                9 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data[63]_i_1_n_0                                                                                       |                                                                                                                                        |               15 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                        |                7 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p2/skid_flop_dfifo_wr_pd_reg[63][0]                                                                                    |                                                                                                                                        |                0 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/bank21_wr0_en_d1                                                             |                9 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_dat_rd_shift_d5[6]                                                    |                8 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c0_en                                                                                                                                 |                                                                                                                                        |                7 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_gated_clk                                              | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/in_dat_accept24_out                                                                                                   |                                                                                                                                        |                3 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_pd_reg[63][0]                                                                         |                                                                                                                                        |                1 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c1_en                                                                                                                                 |                                                                                                                                        |                7 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c0_en                                                                                                                                 |                                                                                                                                        |               14 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c1_en                                                                                                                                 |                                                                                                                                        |                2 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_pd_reg[63]_0[0]                                                                       |                                                                                                                                        |                1 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c0_en                                                                                                                                 |                                                                                                                                        |               22 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c1_en                                                                                                                                 |                                                                                                                                        |               14 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_pd_reg[63]_1[0]                                                                       |                                                                                                                                        |                2 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l0c1_en                                                                                                                                 |                                                                                                                                        |               36 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l0c0_en                                                                                                                                 |                                                                                                                                        |               21 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/sbuf_p0_rd_en_d1                                                                                                                |                                                                                                                                        |               25 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[74][0]                                           |                                                                                                                                        |                9 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_pd_reg[63]_2[0]                                                                       |                                                                                                                                        |                0 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data[63]_i_1__0_n_0                                                                                    |                                                                                                                                        |               17 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/cvt_out_pad_mask_d1_reg[0]                                                                                                         |                                                                                                                                        |               11 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/pack_pvld_reg                                                | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_skid_data[63]_i_1__0_n_0                                                                                    |                                                                                                                                        |                6 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_data_remain_reg_en                                                                                                                       | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_data_remain_reg[63]                                                   |                4 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_pfifo_wr_pd_reg[0]_1[0]                                                                             |                                                                                                                                        |               19 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff3[63]_i_1_n_0                                                                                                   |                                                                                                                                        |                0 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[74].srl_nx1/push                                              |                                                                                                                                        |               11 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff1[63]_i_1_n_0                                                                                                   |                                                                                                                                        |               15 |            128 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0[63]_i_1_n_0                                                                                                   |                                                                                                                                        |               19 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/pipe_skid_dfifo_wr_pd0                                                                                              |                                                                                                                                        |                4 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/E[0]                                                                                                          |                                                                                                                                        |               18 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/E[0]                                                                                                                               |                                                                                                                                        |               16 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3                                                                                                |                                                                                                                                        |                2 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2                                                                                                |                                                                                                                                        |                1 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1                                                                                                |                                                                                                                                        |                1 |            128 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0                                                                                                |                                                                                                                                        |                1 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_wdma/NV_NVDLA_PDP_WDMA_wr/pipe_skid_dmaif_wr_req_pd0                                                                                           |                                                                                                                                        |               13 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p2/pipe_dma_pd[64]_i_1_n_0                                                                                                     |                                                                                                                                        |                0 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/pipe_skid_noc2mcif_axi_r_pd0                                                                                                |                                                                                                                                        |                9 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                           |                                                                                                                                        |               11 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_noc2mcif_axi_r_pd0                                                                                                |                                                                                                                                        |                0 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                        |               26 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/pipe_spt2cvt_dat_pd_reg[0][0]                                                                                 |                                                                                                                                        |                0 |            130 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff1[64]_i_1_n_0                                                                                             |                                                                                                                                        |                0 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                           |                                                                                                                                        |                3 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/pipe_skid_ipipe_pd_p0                                                                                               |                                                                                                                                        |                9 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/skid_flop_ipipe_pd_p0                                                                                               |                                                                                                                                        |                0 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                           |                                                                                                                                        |               11 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                           |                                                                                                                                        |                0 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p2/pipe_skid_ipipe_pd_p0                                                                                               |                                                                                                                                        |               10 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p2/skid_flop_ipipe_pd_p0                                                                                               |                                                                                                                                        |                0 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                           |                                                                                                                                        |                0 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                                   |                                                                                                                                        |                1 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                           |                                                                                                                                        |               11 |            130 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                       |                                                                                                                                        |                9 |            130 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                        |                                                                                                                                        |                0 |            130 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                                       |                                                                                                                                        |                0 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/E[0]                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               18 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dp2reg_d1_status_unequal_reg[0]                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/pipe_skid_dmaif_wr_req_pd0                                                                                           |                                                                                                                                        |               18 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd0                                                                                                     |                                                                                                                                        |               18 |            130 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0[64]_i_1_n_0                                                                                             |                                                                                                                                        |               19 |            130 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff3[64]_i_1_n_0                                                                                             |                                                                                                                                        |                0 |            130 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff2[64]_i_1_n_0                                                                                             |                                                                                                                                        |                1 |            130 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                |                                                                                                                                        |               10 |            130 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/rd_popping                                                                                               |                                                                                                                                        |                5 |            130 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff0[64]_i_1__0_n_0                                                                                          |                                                                                                                                        |               31 |            130 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff1[64]_i_1__0_n_0                                                                                          |                                                                                                                                        |               11 |            130 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff2[64]_i_1__0_n_0                                                                                          |                                                                                                                                        |                6 |            130 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff3[64]_i_1__0_n_0                                                                                          |                                                                                                                                        |                0 |            130 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff0[64]_i_1__1_n_0                                                                                          |                                                                                                                                        |               28 |            130 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff1[64]_i_1__1_n_0                                                                                          |                                                                                                                                        |                7 |            130 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff2[64]_i_1__1_n_0                                                                                          |                                                                                                                                        |                5 |            130 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff3[64]_i_1__1_n_0                                                                                          |                                                                                                                                        |                0 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p2/skid_flop_ipipe_pd_p0                                                                                               |                                                                                                                                        |                0 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p2/pipe_skid_ipipe_pd_p0                                                                                               |                                                                                                                                        |               11 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                           |                                                                                                                                        |                0 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/pipe_skid_axi_dat_pd0                                                                                                |                                                                                                                                        |               10 |            132 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd0                                                                                                |                                                                                                                                        |                0 |            132 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                        |                6 |            132 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_pipe_valid                                                                                                                        |                                                                                                                                        |               15 |            144 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d2                                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               12 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                          |                                                                                                                                        |               16 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][strb]_i_1_n_0                                                  |                                                                                                                                        |                2 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                |                                                                                                                                        |                9 |            144 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d6                                                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               26 |            146 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                        |               14 |            146 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                           |                                                                                                                                        |                0 |            146 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc_rd_stall_cen                                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               10 |            146 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |                8 |            146 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/img_rd_stall_cen                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                8 |            146 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                              |                                                                                                                                        |               10 |            146 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |                6 |            146 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_csb_master/csb2cdp_req_pvld                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               21 |            158 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/E[0]                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               23 |            158 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                        |                5 |            160 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/wr_pushing                                                                      |                                                                                                                                        |                5 |            160 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                        |                5 |            160 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                        |                5 |            160 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                        |                5 |            160 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_d1[63]_i_1_n_0                                                                                                   | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               28 |            160 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cfg_reg_en                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               26 |            162 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/skid_flop_buffer_pd0                                                                                             |                                                                                                                                        |               10 |            162 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/pipe_skid_buffer_pd0                                                                                             |                                                                                                                                        |               15 |            162 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/buffer_data[80]_i_1_n_0                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               69 |            162 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/pipe_normalz_buf_data0                                                                                                |                                                                                                                                        |               16 |            162 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                        | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/data_width_reg[13]                                                                                                      | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               19 |            164 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_in_load_d1                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               12 |            178 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/dp2reg_d1_wt_rd_stall_reg[0][0]                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                7 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/E[0]                                                                                                                     | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               35 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/dp2reg_d0_status_nan_input_num                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               28 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/dp2reg_d1_status_nan_input_num                                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               21 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pack_data_reg[254][0]                                                                                         |                                                                                                                                        |               12 |            192 |
|  design_1_i/nvdla_0/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd0                                                                                             |                                                                                                                                        |               20 |            194 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/E[0]                                                                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               10 |            206 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/dat_reuse_release123_out                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |                6 |            208 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage3_out_pd0                                                                                | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               17 |            210 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/E[0]                                                                                                                               | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               25 |            220 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               60 |            230 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               49 |            240 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/cvt_wr_mean_data_d1_reg[127][0]                                                                                                    |                                                                                                                                        |               32 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                            |                                                                                                                                        |                1 |            262 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                        |               20 |            262 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |               12 |            272 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_data0_lst0                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               10 |            272 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |               13 |            284 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/load_din                                                                                                              | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               26 |            288 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                            |                                                                                                                                        |                0 |            290 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                        |               21 |            290 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                 |               13 |            302 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/load_wr_stage2                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               37 |            304 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |               15 |            308 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               68 |            312 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_p/u_NV_NVDLA_sdp/u_reg/cfg_cvt_offset_reg[31][0]                                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               59 |            320 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/only_lo_hit_counter                                                                                                  | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               17 |            320 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                        |               10 |            320 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/dp2reg_d1_perf_lut_hybrid1                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |                6 |            320 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/i___144_n_0                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               36 |            320 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_pdp/nvdla_op_gated_clk_core                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/load_wr_stage1                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               35 |            346 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                        |               11 |            352 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                        |               11 |            352 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_st                                                                                                                                    | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               37 |            370 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_vld                                                                                                                      |                                                                                                                                        |               44 |            384 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                        |               12 |            384 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | design_1_i/nvdla_0/inst/DLA/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_1_7_d0                                                                                                                             |                                                                                                                                        |               32 |            384 |
|  design_1_i/nvdla_0/DLA/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               59 |            398 |
|  design_1_i/nvdla_0/inst/DLA/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               78 |            514 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_valid                                                                                                                          | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |               52 |            530 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |              153 |            656 |
|  design_1_i/nvdla_0/DLA/u_partition_o/u_NV_NVDLA_cdp/nvdla_op_gated_clk_core                                                                                         |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                     |               98 |            828 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           | design_1_i/nvdla_0/inst/DLA/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                            |              492 |           3340 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                           |                                                                                                                                                                                                           |                                                                                                                                        |             1397 |          17732 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


