{"index": 651, "svad": "This property verifies that when the active-high reset signal TxReset is asserted to 1, the lower 8 bits of ControlData must be set to hexadecimal value 8'h0 exactly one clock cycle later on the rising edge of the MTxClk clock. The verification is triggered immediately when TxReset becomes 1 at any MTxClk rising edge. The assertion is disabled and does not check this behavior when TxReset is 0.", "reference_sva": "property p_ControlData_assignment_on_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        TxReset == 1 |-> ##1 ControlData[7:0] == 8'h0;\nendproperty\nassert_p_ControlData_assignment_on_TxReset: assert property (p_ControlData_assignment_on_TxReset) else $error(\"Assertion failed: ControlData[7:0] is not assigned to 8'h0 one cycle after TxReset is asserted\");", "generated_sva": "property p_txreset_controldata;\n  @(posedge MTxClk) disable iff (!TxReset)\n  TxReset |=> (ControlData[7:0] == 8'h0);\nendproperty\n\nassert property (p_txreset_controldata);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_ControlData_assignment_on_TxReset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `ControlData`, `h0`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MTxClk` (posedge)\n    * Reset Signal: `TxReset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `TxReset == 1`\n    * Response condition: `##1 ControlData[7:0] == 8'h0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `TxReset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 ControlData[7:0] == 8'h0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (TxReset == 0)`\n    * Property is disabled when reset `TxReset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MTxClk) TxReset == 1 |-> ##1 ControlData[7:0] == 8'h0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_ControlData_assignment_on_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        TxReset == 1 |-> ##1 ControlData[7:0] == 8'h0;\nendproperty\nassert_p_ControlData_assignment_on_TxReset: assert property (p_ControlData_assignment_on_TxReset) else $error(\"Assertion failed: ControlData[7:0] is not assigned to 8'h0 one cycle after TxReset is asserted\");\n```\n\n**Summary:**\nProperty `p_ControlData_assignment_on_TxReset` uses overlapping implication synchronized to `MTxClk`.", "error_message": null, "generation_time": 36.51815700531006, "verification_time": 0.01674818992614746, "from_cache": false}