{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574671787160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574671787160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 09:49:46 2019 " "Processing started: Mon Nov 25 09:49:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574671787160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574671787160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gen_3pwm -c gen_3pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off gen_3pwm -c gen_3pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574671787160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574671787278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574671787278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maxv_top-struct " "Found design unit 1: maxv_top-struct" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574671795548 ""} { "Info" "ISGN_ENTITY_NAME" "1 maxv_top " "Found entity 1: maxv_top" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574671795548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574671795548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/level_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/level_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 level_converter-flot_don " "Found design unit 1: level_converter-flot_don" {  } { { "../src/level_converter.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/level_converter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574671795548 ""} { "Info" "ISGN_ENTITY_NAME" "1 level_converter " "Found entity 1: level_converter" {  } { { "../src/level_converter.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/level_converter.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574671795548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574671795548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/led_rgb_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/led_rgb_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_rgb_top-struct " "Found design unit 1: led_rgb_top-struct" {  } { { "../src/led_rgb_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/led_rgb_top.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574671795549 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_rgb_top " "Found entity 1: led_rgb_top" {  } { { "../src/led_rgb_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/led_rgb_top.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574671795549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574671795549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/gestion_mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/gestion_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_mode-flot_don " "Found design unit 1: gestion_mode-flot_don" {  } { { "../src/gestion_mode.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/gestion_mode.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574671795549 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_mode " "Found entity 1: gestion_mode" {  } { { "../src/gestion_mode.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/gestion_mode.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574671795549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574671795549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/gen_3pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/gen_3pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_3pwm-struct " "Found design unit 1: gen_3pwm-struct" {  } { { "../src/gen_3pwm.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/gen_3pwm.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574671795550 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_3pwm " "Found entity 1: gen_3pwm" {  } { { "../src/gen_3pwm.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/gen_3pwm.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574671795550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574671795550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/compteur_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/compteur_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_N-comport " "Found design unit 1: compteur_N-comport" {  } { { "../src/compteur_N.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/compteur_N.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574671795550 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur_N " "Found entity 1: compteur_N" {  } { { "../src/compteur_N.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/compteur_N.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574671795550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574671795550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maxv_top " "Elaborating entity \"maxv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574671795585 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Con_25p_DO_s maxv_top.vhd(68) " "VHDL Signal Declaration warning at maxv_top.vhd(68): used implicit default value for signal \"Con_25p_DO_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574671795586 "|maxv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Con_80p_DI_s maxv_top.vhd(70) " "Verilog HDL or VHDL warning at maxv_top.vhd(70): object \"Con_80p_DI_s\" assigned a value but never read" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574671795586 "|maxv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "osc_s maxv_top.vhd(83) " "Verilog HDL or VHDL warning at maxv_top.vhd(83): object \"osc_s\" assigned a value but never read" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574671795586 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_DO_s\[79..3\] maxv_top.vhd(71) " "Using initial value X (don't care) for net \"Con_80p_DO_s\[79..3\]\" at maxv_top.vhd(71)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 71 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574671795586 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Led_s\[7..1\] maxv_top.vhd(77) " "Using initial value X (don't care) for net \"Led_s\[7..1\]\" at maxv_top.vhd(77)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 77 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574671795586 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Seven_Seg_s\[6..0\] maxv_top.vhd(78) " "Using initial value X (don't care) for net \"Seven_Seg_s\[6..0\]\" at maxv_top.vhd(78)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 78 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574671795586 "|maxv_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_rgb_top led_rgb_top:U1 A:struct " "Elaborating entity \"led_rgb_top\" using architecture \"A:struct\" for hierarchy \"led_rgb_top:U1\"" {  } { { "../src_cpld/maxv_top.vhd" "U1" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574671795587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "gestion_mode led_rgb_top:U1\|gestion_mode:Bloc_gestion_mode A:flot_don " "Elaborating entity \"gestion_mode\" using architecture \"A:flot_don\" for hierarchy \"led_rgb_top:U1\|gestion_mode:Bloc_gestion_mode\"" {  } { { "../src/led_rgb_top.vhd" "Bloc_gestion_mode" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/led_rgb_top.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574671795588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "level_converter led_rgb_top:U1\|level_converter:Bloc_converter A:flot_don " "Elaborating entity \"level_converter\" using architecture \"A:flot_don\" for hierarchy \"led_rgb_top:U1\|level_converter:Bloc_converter\"" {  } { { "../src/led_rgb_top.vhd" "Bloc_converter" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/led_rgb_top.vhd" 121 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574671795589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "gen_3pwm led_rgb_top:U1\|gen_3pwm:Bloc_pwm A:struct " "Elaborating entity \"gen_3pwm\" using architecture \"A:struct\" for hierarchy \"led_rgb_top:U1\|gen_3pwm:Bloc_pwm\"" {  } { { "../src/led_rgb_top.vhd" "Bloc_pwm" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/led_rgb_top.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574671795590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "compteur_N led_rgb_top:U1\|gen_3pwm:Bloc_pwm\|compteur_N:CPT A:comport " "Elaborating entity \"compteur_N\" using architecture \"A:comport\" for hierarchy \"led_rgb_top:U1\|gen_3pwm:Bloc_pwm\|compteur_N:CPT\"" {  } { { "../src/gen_3pwm.vhd" "CPT" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src/gen_3pwm.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574671795590 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[5\] " "bidirectional pin \"Mezzanine_io\[5\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[6\] " "bidirectional pin \"Mezzanine_io\[6\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[7\] " "bidirectional pin \"Mezzanine_io\[7\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[8\] " "bidirectional pin \"Mezzanine_io\[8\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[9\] " "bidirectional pin \"Mezzanine_io\[9\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[10\] " "bidirectional pin \"Mezzanine_io\[10\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[11\] " "bidirectional pin \"Mezzanine_io\[11\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[12\] " "bidirectional pin \"Mezzanine_io\[12\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[13\] " "bidirectional pin \"Mezzanine_io\[13\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[14\] " "bidirectional pin \"Mezzanine_io\[14\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[15\] " "bidirectional pin \"Mezzanine_io\[15\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[16\] " "bidirectional pin \"Mezzanine_io\[16\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[17\] " "bidirectional pin \"Mezzanine_io\[17\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[18\] " "bidirectional pin \"Mezzanine_io\[18\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[19\] " "bidirectional pin \"Mezzanine_io\[19\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[20\] " "bidirectional pin \"Mezzanine_io\[20\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574671795734 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1574671795734 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[2\]~synth " "Node \"Con_80p_io\[2\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795775 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574671795775 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[1\] VCC " "Pin \"nLed_o\[1\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nLed_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[2\] VCC " "Pin \"nLed_o\[2\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nLed_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[3\] VCC " "Pin \"nLed_o\[3\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nLed_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[4\] VCC " "Pin \"nLed_o\[4\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nLed_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[5\] VCC " "Pin \"nLed_o\[5\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nLed_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[6\] VCC " "Pin \"nLed_o\[6\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nLed_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[7\] VCC " "Pin \"nLed_o\[7\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nLed_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[0\] VCC " "Pin \"nSeven_Seg_o\[0\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nSeven_Seg_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[1\] VCC " "Pin \"nSeven_Seg_o\[1\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nSeven_Seg_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[2\] VCC " "Pin \"nSeven_Seg_o\[2\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nSeven_Seg_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[3\] VCC " "Pin \"nSeven_Seg_o\[3\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nSeven_Seg_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[4\] VCC " "Pin \"nSeven_Seg_o\[4\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nSeven_Seg_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[5\] VCC " "Pin \"nSeven_Seg_o\[5\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nSeven_Seg_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[6\] VCC " "Pin \"nSeven_Seg_o\[6\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574671795775 "|maxv_top|nSeven_Seg_o[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574671795775 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk_Gen_i " "No output dependent on input pin \"Clk_Gen_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|Clk_Gen_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encoder_A_i " "No output dependent on input pin \"Encoder_A_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|Encoder_A_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encoder_B_i " "No output dependent on input pin \"Encoder_B_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|Encoder_B_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[2\] " "No output dependent on input pin \"nButton_i\[2\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|nButton_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[3\] " "No output dependent on input pin \"nButton_i\[3\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|nButton_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[4\] " "No output dependent on input pin \"nButton_i\[4\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|nButton_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[5\] " "No output dependent on input pin \"nButton_i\[5\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|nButton_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[6\] " "No output dependent on input pin \"nButton_i\[6\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|nButton_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[7\] " "No output dependent on input pin \"nButton_i\[7\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|nButton_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[8\] " "No output dependent on input pin \"nButton_i\[8\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|nButton_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[3\] " "No output dependent on input pin \"Switch_i\[3\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|Switch_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[4\] " "No output dependent on input pin \"Switch_i\[4\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|Switch_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[5\] " "No output dependent on input pin \"Switch_i\[5\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|Switch_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[6\] " "No output dependent on input pin \"Switch_i\[6\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|Switch_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_i\[7\] " "No output dependent on input pin \"Switch_i\[7\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/led_rgb_pwm/src_cpld/maxv_top.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574671795859 "|maxv_top|Switch_i[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574671795859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574671795859 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574671795859 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "119 " "Implemented 119 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574671795859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574671795859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574671795859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574671795890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 09:49:55 2019 " "Processing ended: Mon Nov 25 09:49:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574671795890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574671795890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574671795890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574671795890 ""}
