-- VHDL Entity RISCV_lib.riscv.interface
--
-- Created:
--          by - flxbrggr.meyer (pc084)
--          at - 12:36:27 07/05/22
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2020.2 Built on 12 Apr 2020 at 11:28:22
--
LIBRARY IEEE;
USE ieee.std_logic_1164.all;

ENTITY riscv IS
   PORT( 
      clk       : IN     std_logic;
      res_n     : IN     std_logic;
      hex_disp0 : OUT    std_logic_vector (6 DOWNTO 0);
      hex_disp1 : OUT    std_logic_vector (6 DOWNTO 0);
      hex_disp2 : OUT    std_logic_vector (6 DOWNTO 0);
      hex_disp3 : OUT    std_logic_vector (6 DOWNTO 0)
   );

-- Declarations

END riscv ;

