





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » FPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-293372.html">
    <link rel="next" href="x86-296120.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-293372.html">Previous</a></li>


          

<li><a href="x86-245307.html">Up</a></li>


          

<li><a href="x86-296120.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">FSUB            Subtract real                        Exceptions: I D O U P</span></span><br /><span class="line"><span class="ngb">FSUBP           Subtract real and pop</span>                C3 C2 C1 C0: ? ? * ?</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">FSUB</span> [[destination,] source]</span><br /><span class="line"><span class="ngb">FSUBP</span> [destination, ST]</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   ; FSUB source                   ; FSUB and FSUBP</span><br /><span class="line">                ST ← ST - source                ST(1) ← ST(1) - ST</span><br /><span class="line">                                                pop ST</span><br /><span class="line"></span><br /><span class="line">                ; FSUB dest, source             ; FSUBP dest, ST</span><br /><span class="line">                ST(dest) ← ST(dest) - ST(src)   ST(dest) ← ST(dest) - ST</span><br /><span class="line">                                                pop ST</span><br /><span class="line"></span><br /><span class="line">    FSUB/FSUBP subtract the source operand from the destination operand</span><br /><span class="line">    and leave the difference in the destination operand.</span><br /><span class="line"></span><br /><span class="line">    The one-operand form of FSUB subtracts a (single or double real)</span><br /><span class="line">    memory operand from ST.</span><br /><span class="line">    The two-operand form of FSUB calculates the difference between two</span><br /><span class="line">    register operands (ST must be one of these) and returns the result</span><br /><span class="line">    to destination.</span><br /><span class="line">    FSUBP works like the two-operand FSUB but requires ST to be the</span><br /><span class="line">    source operand; it also pops the stack.</span><br /><span class="line">    The no-operand forms FSUB and FSUBP equal &#39;FSUBP ST(1), ST&#39;.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    D8 /4       FSUB m32</span><br /><span class="line">    DC /4       FSUB m64</span><br /><span class="line">    D8 E0 + i   FSUB ST,ST(i)</span><br /><span class="line">    DC E8 + i   FSUB ST(i),ST</span><br /><span class="line">    DE E8 + i   FSUBP ST(i),ST</span><br /><span class="line">    DE E9       FSUB</span><br /><span class="line">    DE E9       FSUBP</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Timing</span></span><br /><span class="line">    Variations/</span><br /><span class="line">    operand       8087         287        387      486     Pentium</span><br /><span class="line">    fsub  reg     70-100      70-100     26-37     8-20    3/1     FX</span><br /><span class="line">    fsub  m32    (90-120)+EA  90-120     24-32     8-20    3/1     FX</span><br /><span class="line">    fsub  m64    (95-125)+EA  95-125     28-36     8-20    3/1     FX</span><br /><span class="line">    fsubp reg     75-105      75-105     26-34     8-20    3/1     FX</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-248918.html">FADD</a></li>
        
          <li><a href="x86-296120.html">FSUBR</a></li>
        
          <li><a href="x86-271460.html">FISUB</a></li>
        
          <li><a href="x86-315779.html">CC</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

