---
title: å¿œç”¨ç·¨ ç¬¬1ç« ï½œãƒ¡ãƒ¢ãƒªæŠ€è¡“ã®æ§‹é€ ã¨é¸å®šæŒ‡é‡
---

---

# ğŸ’¾ å¿œç”¨ç·¨ ç¬¬1ç« ï½œãƒ¡ãƒ¢ãƒªæŠ€è¡“ã®æ§‹é€ ã¨é¸å®šæŒ‡é‡  
**Applied Chapter 1 | Memory Technologies â€“ Structure and Selection Guidelines**

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter1_memory_technologies) |

---

## ğŸ¯ ç« ã®ã­ã‚‰ã„ï½œChapter Objectives

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª                                                                                                      | ğŸ‡ºğŸ‡¸ English                                                                                                   |
|---------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------|
| - å„ç¨®ãƒ¡ãƒ¢ãƒªï¼ˆSRAM / DRAM / FeRAM / MRAM / NANDï¼‰ã®**æ§‹é€ ã¨å‹•ä½œåŸç†**ã‚’ç†è§£ã™ã‚‹                                 | - Understand the **structure and operation principles** of SRAM, DRAM, FeRAM, MRAM, and NAND                 |
| - **é€Ÿåº¦ãƒ»ä¸æ®ç™ºæ€§ãƒ»æ›¸æ›è€æ€§ãƒ»é¢ç©åŠ¹ç‡ãƒ»æ¶ˆè²»é›»åŠ›**ãªã©ã®**è©•ä¾¡è»¸ã‚’æ¯”è¼ƒæ¤œè¨**ã§ãã‚‹                              | - Be able to evaluate memory types across axes such as **speed, non-volatility, endurance, area, power**     |
| - SoCã«ãŠã‘ã‚‹**ãƒ¡ãƒ¢ãƒªçµ±åˆãƒ»é¸å®šãƒ»æ¥ç¶šæ–¹æ³•**ã‚’ç¿’å¾—ã—ã€è¨­è¨ˆåˆ¤æ–­ã®åŸºç›¤ã‚’ç¯‰ã                                       | - Learn how to **integrate, select, and interface memory** in SoC design with a solid engineering foundation |

---

## ğŸ“š ç¯€æ§‹æˆï½œChapter Structure

| No. | ã‚»ã‚¯ã‚·ãƒ§ãƒ³åï¼ˆæ—¥æœ¬èªï¼‰                             | Section Title (English)                                    | ãƒªãƒ³ã‚¯ |
|-----|----------------------------------------------------|-------------------------------------------------------------|--------|
| 1.1 | SRAMï¼ˆStatic RAMï¼‰ï¼šé«˜é€Ÿãƒ»æ®ç™º                      | High-speed volatile memory for cache/registers              | [ğŸ“](sram.md) |
| 1.2 | DRAMï¼ˆDynamic RAMï¼‰ï¼šå¤§å®¹é‡ãƒ»ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥å¿…è¦       | High-density memory requiring refresh (e.g., DDR, LPDDR)    | [ğŸ“](dram.md) |
| 1.3 | FeRAMï¼šå¼·èª˜é›»ä½“RAMãƒ»ä¸æ®ç™º                          | Non-volatile memory for low-power / analog-mixed LSI        | [ğŸ“](feram.md) |
| 1.4 | MRAMï¼šç£æ°—RAMãƒ»ä¸æ®ç™ºãƒ»é«˜è€ä¹…                        | Durable non-volatile memory (STT/SOT); eFlash replacement    | [ğŸ“](mram.md) |
| 1.5 | 3D NANDï¼šå¤§å®¹é‡ãƒ»ä¸æ®ç™ºãƒ»ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ç”¨é€”              | Large-capacity flash for storage (eMMC, SSD, UFS, etc.)     | [ğŸ“](3dnand.md) |
| 1.6 | LPDDRï¼‹FeRAMï¼šãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãƒ¡ãƒ¢ãƒªã«ã‚ˆã‚‹ãƒ¢ãƒã‚¤ãƒ«AIå¿œç”¨ | Hybrid memory (LPDDR + FeRAM) for mobile/edge AI | [ğŸ“](1_6_lpddr_feram.md) |
| 1.7 | FeFETï¼ˆHfOâ‚‚/HZO, Gate-Lastï¼‰                        | CMOS-compatible FeFET for auxiliary NVM (SRAM backup, Instant-On) | [ğŸ“](018u_fefet.md) |

---

## ğŸ§  è¨­è¨ˆè¦³ç‚¹ã®ãƒˆãƒ”ãƒƒã‚¯ï½œDesign-Oriented Topics

- çµ„è¾¼ã¿ï¼ˆSRAM / FeRAM / MRAMï¼‰ã¨å¤–éƒ¨ï¼ˆDRAM / NANDï¼‰ãƒ¡ãƒ¢ãƒªã®**æ§‹é€ çš„é•ã„**  
  â¤ Structural differences between **embedded** and **external** memories  
- **é€Ÿåº¦ãƒ»æ®ç™ºæ€§ãƒ»è€ä¹…æ€§ãƒ»é¢ç©åŠ¹ç‡ãƒ»é›»åŠ›**ã«ã‚ˆã‚‹ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•åˆ†æ  
  â¤ Trade-off analysis among **speed, volatility, endurance, area, and power**  
- **OpenLane / Sky130ã§ã®SRAMãƒã‚¯ãƒ­å‘¼å‡ºãƒ»çµ±åˆä¾‹**  
  â¤ SRAM macro instantiation via **OpenLane** (e.g., Sky130 PDK)  
- **eMRAMã«ã‚ˆã‚‹eFlashä»£æ›¿æ¤œè¨ / FeRAMã®æ··è¼‰SoCé©ç”¨ä¾‹**  
  â¤ Use cases of **eMRAM as eFlash alternative** and **FeRAM in sensor SoCs**  
- NANDå‘ã‘**FTL, ECC, èª­ã¿å‡ºã—å¹²æ¸‰å¯¾ç­–**ãªã©ã®åˆ¶å¾¡å›è·¯è¨­è¨ˆ  
  â¤ NAND controller design including **FTL, ECC, and read disturbance mitigation**

---

## ğŸ”— ä»–ç« ãƒ»æŠ€è¡“è¨˜éŒ²ã¨ã®æ¥ç¶šï½œCross-Chapter and Archive Links

| ç« ãƒ»è³‡æ–™ | å†…å®¹ | æœ¬ç« ã¨ã®é–¢ä¿‚ |
|-----------|------|-------------|
| [ç¬¬4ç« ï¼šMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§](../chapter4_mos_characteristics/) | MOSã®å‹•ä½œåŸç†ã¨æ§‹é€  | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«ï¼ˆ6T, 1T1C, MTJç­‰ï¼‰ç†è§£ã®å‰æ |
| [ç¬¬5ç« ï¼šSoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«](../chapter5_soc_design_flow/) | åˆæˆãƒ»PDKçµ±åˆãƒ»é…ç½®é…ç·š | SRAMãƒã‚¯ãƒ­ã®è¨­è¨ˆãƒ»å‘¼å‡ºã«é–¢ä¸ |
| [ç¬¬6ç« ï¼šãƒ†ã‚¹ãƒˆãƒ»ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æŠ€è¡“](../chapter6_test_and_package/) | æ›¸æ›è€ä¹…ãƒ»ãƒªãƒ†ãƒ³ã‚·ãƒ§ãƒ³ãƒ»ä¿¡é ¼æ€§ | ãƒ¡ãƒ¢ãƒªè©•ä¾¡ãƒ»ä¸è‰¯è§£æã¨ã®æ¥ç¶š |
| [DRAM Startup Record (1998)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/archive/in1998/DRAM_Startup_64M_1998.md) | **1998å¹´ DRAMç«‹ã¡ä¸Šã’è¨˜éŒ²**<br>Startup record of 64M DRAM in 1998 | DRAMã‚»ãƒ«æ§‹é€ ã¨ä¿¡é ¼æ€§ã®å®Ÿå‹™èª²é¡Œã¨æ”¹å–„ç­– |
| [VSRAM Development Record (2001)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/archive/in2001/VSRAM_2001.md) | **2001å¹´ VSRAMé–‹ç™ºè¨˜éŒ²**<br>Development of pseudo SRAM in 2001 | DRAMå¿œç”¨ã«ã‚ˆã‚‹æ“¬ä¼¼SRAMã¨æ­©ç•™ã¾ã‚Šæ”¹å–„ã®æ•™æåŒ– |
| [0.18Âµm FeRAM Process Flow](./doc_FeRAM/0.18um_FeRAM_ProcessFlow.md) | **0.18Âµmå¼·èª˜é›»ä½“ãƒ¡ãƒ¢ãƒªå·¥ç¨‹ãƒ•ãƒ­ãƒ¼**<br>Process flow of 0.18Âµm FeRAM | FeRAMæ§‹é€ ãƒ»æ··è¼‰SoCå¿œç”¨ã®ç†è§£ã¨è¨­è¨ˆæ•™è‚²ã«æœ‰ç”¨ |

---

## ğŸ§© ç« ã®ã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰ï½œKeywords

`SRAM`, `DRAM`, `FeRAM`, `MRAM`, `3D NAND`, `PDK`, `Macro`, `Non-volatile`, `Endurance`, `FTL`, `ECC`, `Sky130`

---

## ğŸ“Œ è£œè¶³æƒ…å ±ï½œSupplement

- ğŸ”— Open PDK examples: [Sky130 PDK â€“ Google/SkyWater](https://skywater-pdk.readthedocs.io)  
- ğŸ“„ Memory taxonomy references: **ISSCCè«–æ–‡**, **JEDECæ¨™æº–**ãªã©  
- ğŸ“˜ NAND flash controller design: **Error correction**, **FTL layering**, **wear leveling techniques**

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
