{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763426515474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763426515484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 17 21:41:55 2025 " "Processing started: Mon Nov 17 21:41:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763426515484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763426515484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake-game-fpga -c snake-game-fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake-game-fpga -c snake-game-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763426515484 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1763426516280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763426516313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763426516318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sentido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sentido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sentido-SYN " "Found design unit 1: sentido-SYN" {  } { { "sentido.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/sentido.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528034 ""} { "Info" "ISGN_ENTITY_NAME" "1 sentido " "Found entity 1: sentido" {  } { { "sentido.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/sentido.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763426528034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sentido_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sentido_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sentido_mem-Behavioral " "Found design unit 1: sentido_mem-Behavioral" {  } { { "sentido_mem.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/sentido_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528044 ""} { "Info" "ISGN_ENTITY_NAME" "1 sentido_mem " "Found entity 1: sentido_mem" {  } { { "sentido_mem.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/sentido_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763426528044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake-game-fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file snake-game-fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 snake-game-fpga " "Found entity 1: snake-game-fpga" {  } { { "snake-game-fpga.bdf" "" { Schematic "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/snake-game-fpga.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763426528044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/counter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528054 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763426528054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-Behavioral " "Found design unit 1: debouncer-Behavioral" {  } { { "debouncer.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/debouncer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528059 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763426528059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/gerador_fruta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/gerador_fruta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeradorFruta-Behavioral " "Found design unit 1: GeradorFruta-Behavioral" {  } { { "output_files/gerador_fruta.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/output_files/gerador_fruta.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528064 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeradorFruta " "Found entity 1: GeradorFruta" {  } { { "output_files/gerador_fruta.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/output_files/gerador_fruta.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763426528064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/log2bits.vhd 2 0 " "Found 2 design units, including 0 entities, in source file output_files/log2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log2bits " "Found design unit 1: log2bits" {  } { { "output_files/log2bits.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/output_files/log2bits.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528069 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 log2bits-body " "Found design unit 2: log2bits-body" {  } { { "output_files/log2bits.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/output_files/log2bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763426528069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highscore_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highscore_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 highscore_mem-Behavioral " "Found design unit 1: highscore_mem-Behavioral" {  } { { "highscore_mem.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/highscore_mem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528074 ""} { "Info" "ISGN_ENTITY_NAME" "1 highscore_mem " "Found entity 1: highscore_mem" {  } { { "highscore_mem.vhd" "" { Text "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/highscore_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763426528074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763426528074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake-game-fpga " "Elaborating entity \"snake-game-fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763426528159 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "decoder7seg inst7 " "Logic function of type decoder7seg and instance \"inst7\" is already defined as a signal name or another logic function" {  } { { "snake-game-fpga.bdf" "" { Schematic "C:/Users/gusta/Documents/Faculdade/10o_semestre/LogicRec/snake-game-fpga/snake-game-fpga.bdf" { { 336 1088 1264 416 "inst7" "" } { 456 888 936 488 "inst7" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1763426528164 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763426528164 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763426528282 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 17 21:42:08 2025 " "Processing ended: Mon Nov 17 21:42:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763426528282 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763426528282 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763426528282 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763426528282 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763426528883 ""}
