module timer(sec, set, secLeft, clk, sevseg1, sevseg2, sevseg3)

parameter clockSpeed = 50000000;

input set, clk;
input [16:0] sec;

output reg [16:0] secLeft;
output [6:0] sevseg1, sevseg2, sevseg3;

reg counter;


initial begin
	counter = 0;
end

always @(posedge clk) begin
	if(secLeft == 0)
		secLeft <= 0;
	else
		secLeft <= (counter==clockSpeed)?secLeft-1:secLeft;

	counter <= (counter==clockSpeed)?0:counter+1;
end

always@(posedge set) begin
	secLeft <= sec;
end

endmodule
