
-- VHDL Instantiation Created from source file PWM.vhd -- 09:33:52 02/13/2014
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT PWM
	PORT(
		PWMclk : IN std_logic;
		PWMout : IN std_logic;       
		);
	END COMPONENT;

	Inst_PWM: PWM PORT MAP(
		PWMclk => ,
		PWMout => 
	);


