#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Mar 15 09:47:31 2019
# Process ID: 4608
# Current directory: C:/Users/David/Desktop/BIKE KeyGen/KeyGen
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17224 C:\Users\David\Desktop\BIKE KeyGen\KeyGen\KeyGen.xpr
# Log file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/vivado.log
# Journal file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 838.672 ; gain = 135.293
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:00 on Mar 15,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 09:55:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:00 on Mar 15,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# ** Error: ../../../../src/BIKE_1_top.v(405): (vlog-2730) Undefined variable: 'g1_ctrl_we'.
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# End time: 09:55:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_1_top_tb_compile.do line 30
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:00 on Mar 15,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# ** Error: ../../../../src/BIKE_1_top.v(405): (vlog-2730) Undefined variable: 'g1_ctrl_we'.
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# End time: 09:55:00 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/s..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/mem_g/sim/mem_g.v" \
# "../../../../KeyGen.ip/fifo_rng/sim/fif..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 852.293 ; gain = 0.496
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 852.293 ; gain = 0.496
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:54 on Mar 15,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 09:55:54 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:55 on Mar 15,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# ** Error: ../../../../src/BIKE_1_top.v(405): (vlog-2730) Undefined variable: 'g1_ctrl_we'.
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# End time: 09:55:55 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_1_top_tb_compile.do line 30
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:55 on Mar 15,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# ** Error: ../../../../src/BIKE_1_top.v(405): (vlog-2730) Undefined variable: 'g1_ctrl_we'.
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# End time: 09:55:55 on Mar 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/s..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/mem_g/sim/mem_g.v" \
# "../../../../KeyGen.ip/fifo_rng/sim/fif..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 882.605 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 882.605 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Fri Mar 15 10:01:40 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 894.328 ; gain = 7.734
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 10:06:22 2019...
