#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Apr 20 22:27:08 2022
# Process ID: 4780
# Current directory: C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.runs/synth_1
# Command line: vivado.exe -log TopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl
# Log file: C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.runs/synth_1/TopLevel.vds
# Journal file: C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.runs/synth_1\vivado.jou
# Running On: DESKTOP-L6DCBM7, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 4, Host memory: 16972 MB
#-----------------------------------------------------------
source TopLevel.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Andre/Desktop/Processor/FinalProject/FinalProject.srcs/utils_1/imports/synth_1/TopLevel.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Andre/Desktop/Processor/FinalProject/FinalProject.srcs/utils_1/imports/synth_1/TopLevel.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2732
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:12]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux32Bit2To1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (1#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux32Bit2To1.v:9]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/PCAdder.v:9]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (2#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/PCAdder.v:9]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/ProgramCounter.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/ProgramCounter.v:9]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemoryCached' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMemoryCached.v:11]
INFO: [Synth 8-6157] synthesizing module 'InstructionCacheMemory' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:11]
	Parameter ADDR_SIZE bound to: 12 - type: integer 
	Parameter CACHE_SETS bound to: 16 - type: integer 
	Parameter LINE_WORDS bound to: 4 - type: integer 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tag_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM valid_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'InstructionCacheMemory' (4#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:11]
INFO: [Synth 8-6157] synthesizing module 'InstructionMainMemory' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:11]
	Parameter ADDR_SIZE bound to: 12 - type: integer 
	Parameter MEM_BLOCKS bound to: 256 - type: integer 
	Parameter LINE_WORDS bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'Instruction_memory.txt' is read successfully [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:25]
WARNING: [Synth 8-3848] Net memory[8][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[9][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[10][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[11][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[12][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[13][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[14][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[15][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[16][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[17][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[18][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[19][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[20][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[21][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[22][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[23][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[24][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[25][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[26][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[27][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[28][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[29][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[30][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[31][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[32][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[33][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[34][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[35][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[36][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[37][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[38][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[39][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[40][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[41][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[42][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[43][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[44][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[45][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[46][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[47][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[48][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[49][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[50][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[51][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[52][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[53][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[54][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[55][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[56][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[57][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[58][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[59][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[60][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[61][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[62][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[63][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[64][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[65][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[66][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[67][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[68][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[69][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[70][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[71][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[72][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[73][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[74][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[75][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[76][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[77][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[78][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[79][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[80][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[81][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[82][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[83][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[84][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[85][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[86][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[87][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[88][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[89][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[90][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[91][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[92][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[93][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[94][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[95][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[96][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[97][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[98][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[99][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[100][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[101][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[102][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[103][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[104][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[105][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[106][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
WARNING: [Synth 8-3848] Net memory[107][0] in module/entity InstructionMainMemory does not have driver. [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:22]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'InstructionMainMemory' (5#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v:11]
WARNING: [Synth 8-567] referenced signal 'c_raddr' should be on the sensitivity list [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMemoryCached.v:87]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemoryCached' (6#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMemoryCached.v:11]
WARNING: [Synth 8-689] width (32) of port connection 'r_addr' does not match port width (12) of module 'InstructionMemoryCached' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:74]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/SignExtension.v:9]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (7#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/SignExtension.v:9]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/RegisterFile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (8#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/RegisterFile.v:9]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit4To1' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux32Bit4To1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit4To1' (9#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux32Bit4To1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Control.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Control' (10#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Control.v:9]
INFO: [Synth 8-6157] synthesizing module 'ShiftAdder' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/ShiftAdder.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ShiftAdder' (11#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/ShiftAdder.v:11]
INFO: [Synth 8-6157] synthesizing module 'HiLoRegisters' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/HiLoRegisters.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HiLoRegisters' (12#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/HiLoRegisters.v:10]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/ALU32Bit.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (13#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/ALU32Bit.v:8]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit2To1' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux5Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit2To1' (14#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux5Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'DataMemoryCached' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMemoryCached.v:11]
INFO: [Synth 8-6157] synthesizing module 'DataCacheMemory' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:11]
	Parameter ADDR_SIZE bound to: 12 - type: integer 
	Parameter CACHE_SETS bound to: 16 - type: integer 
	Parameter LINE_WORDS bound to: 4 - type: integer 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tag_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM valid_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'DataCacheMemory' (15#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:11]
INFO: [Synth 8-6157] synthesizing module 'DataMainMemory' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:11]
	Parameter ADDR_SIZE bound to: 12 - type: integer 
	Parameter MEM_BLOCKS bound to: 256 - type: integer 
	Parameter LINE_WORDS bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'Data_memory.txt' is read successfully [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-5856] 3D RAM memory_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'DataMainMemory' (16#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:11]
WARNING: [Synth 8-567] referenced signal 'cm_wdata' should be on the sensitivity list [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMemoryCached.v:102]
WARNING: [Synth 8-567] referenced signal 'c_addr' should be on the sensitivity list [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMemoryCached.v:102]
INFO: [Synth 8-6155] done synthesizing module 'DataMemoryCached' (17#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMemoryCached.v:11]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (12) of module 'DataMemoryCached' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:215]
INFO: [Synth 8-6157] synthesizing module 'Forwarding' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Forwarding.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding' (18#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Forwarding.v:11]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3To1' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux32Bit3To1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3To1' (19#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux32Bit3To1.v:9]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/HazardDetection.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (20#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/HazardDetection.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mux17Bit2To1' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux17Bit2To1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux17Bit2To1' (21#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux17Bit2To1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Mux8Bit2To1' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux8Bit2To1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux8Bit2To1' (22#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux8Bit2To1.v:9]
INFO: [Synth 8-6157] synthesizing module 'PipelinedRegisters' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/PipelinedRegisters.v:11]
INFO: [Synth 8-6155] done synthesizing module 'PipelinedRegisters' (23#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/PipelinedRegisters.v:11]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debugWriteData0Mux'. This will prevent further optimization [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:47]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'muxForwardALUB'. This will prevent further optimization [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:241]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'muxForwardALUA'. This will prevent further optimization [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:239]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'decodeReadData2Mux'. This will prevent further optimization [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'decodeReadData1Mux'. This will prevent further optimization [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:114]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'registerFile'. This will prevent further optimization [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:104]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'instrMemory'. This will prevent further optimization [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:74]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'alu'. This will prevent further optimization [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:174]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (24#1) [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:12]
WARNING: [Synth 8-7129] Port addr[1] in module DataMainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module DataMainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module DataCacheMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module DataCacheMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module InstructionMainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module InstructionMainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module InstructionMainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module InstructionMainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module InstructionCacheMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module InstructionCacheMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'InstructionMemoryCached'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DataMemoryCached'
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[1]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[2]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[3]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[4]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[5]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[6]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[7]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[8]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[9]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[10]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[11]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[12]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[13]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[14]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[15]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v:56]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_READY |                              001 |                               00
             STATE_STALL |                              010 |                               01
             STATE_EVICT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'InstructionMemoryCached'
WARNING: [Synth 8-327] inferring latch for variable 'next_stall_count_reg' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMemoryCached.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'c_raddr_reg' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMemoryCached.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'c_ren_reg' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMemoryCached.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[1]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[2]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[3]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[4]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[5]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[6]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[7]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[8]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[9]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[10]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[11]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[12]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[13]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[14]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'lru_reg[15]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[0][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[1][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[2][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[3][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[4][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[5][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[6][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[7][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[8][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[9][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[10][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[11][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[12][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[13][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[14][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[15][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[16][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[17][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[18][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[19][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[20][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[21][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[22][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[23][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[24][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[25][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[26][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[27][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[28][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[29][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[30][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[31][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[32][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[33][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[34][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[35][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[36][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[37][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[38][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[39][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[40][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[41][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[42][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[43][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[44][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[45][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[46][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[47][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[48][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[49][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[50][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[51][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[52][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[53][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[54][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[55][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[56][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[57][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[58][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[59][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[60][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[61][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[62][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[63][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[64][0]' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v:30]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_READY |                            00001 |                              000
          STATE_RD_STALL |                            00010 |                              001
             STATE_EVICT |                            00100 |                              011
          STATE_WR_STALL |                            01000 |                              010
             STATE_WRITE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'DataMemoryCached'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	              109 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 261   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 64    
	                1 Bit    Registers := 64    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 19    
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	  24 Input    5 Bit        Muxes := 1     
	  25 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	  32 Input    3 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 2     
	  14 Input    2 Bit        Muxes := 1     
	  15 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 347   
	   3 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 3     
	  20 Input    1 Bit        Muxes := 2     
	  23 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	  24 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	  32 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: C+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP out_Hi0, operation Mode is: A*B.
DSP Report: operator out_Hi0 is absorbed into DSP out_Hi0.
DSP Report: operator out_Hi0 is absorbed into DSP out_Hi0.
DSP Report: Generating DSP out_Hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_Hi0 is absorbed into DSP out_Hi0.
DSP Report: operator out_Hi0 is absorbed into DSP out_Hi0.
DSP Report: Generating DSP out_Hi0, operation Mode is: C+A*B.
DSP Report: operator out_Hi0 is absorbed into DSP out_Hi0.
DSP Report: operator out_Hi0 is absorbed into DSP out_Hi0.
INFO: [Synth 8-3971] The signal "registerFile/registerFile_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-7129] Port addr[3] in module InstructionMainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module InstructionMainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module InstructionMainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module InstructionMainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module DataCacheMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module DataCacheMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 16     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7052] The timing for the instance registerFile/registerFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance registerFile/registerFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:34 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   117|
|3     |DSP48E1  |     7|
|4     |LUT1     |    37|
|5     |LUT2     |   385|
|6     |LUT3     |   144|
|7     |LUT4     |   345|
|8     |LUT5     |   367|
|9     |LUT6     |  1005|
|10    |MUXF7    |   191|
|11    |MUXF8    |    54|
|12    |RAMB18E1 |     2|
|13    |FDRE     |  1614|
|14    |LD       |    28|
|15    |IBUF     |     2|
|16    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+------------------------+------+
|      |Instance             |Module                  |Cells |
+------+---------------------+------------------------+------+
|1     |top                  |                        |  4427|
|2     |  instrMemory        |InstructionMemoryCached |  2028|
|3     |    cache            |InstructionCacheMemory  |  1985|
|4     |  debugWriteData0Mux |Mux32Bit2To1__2         |    32|
|5     |  pcAdder            |PCAdder                 |     9|
|6     |  progCnt            |ProgramCounter          |    32|
|7     |  registerFile       |RegisterFile            |     4|
|8     |  decodeReadData1Mux |Mux32Bit4To1            |    32|
|9     |  decodeReadData2Mux |Mux32Bit2To1__6         |    32|
|10    |  hiloReg            |HiLoRegisters           |    64|
|11    |  alu                |ALU32Bit                |  1432|
|12    |  muxForwardALUA     |Mux32Bit3To1__1         |    32|
|13    |  muxForwardALUB     |Mux32Bit3To1            |    32|
|14    |  pipelinedReg       |PipelinedRegisters      |   559|
|15    |  shiftAdder         |ShiftAdder              |     8|
+------+---------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 1252.277 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2085 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:41 . Memory (MB): peak = 1252.277 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:41 . Memory (MB): peak = 1252.277 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1252.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 399 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1252.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LD => LDCE: 28 instances

Synth Design complete, checksum: fca9f865
INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 230 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:44 . Memory (MB): peak = 1252.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.runs/synth_1/TopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_utilization_synth.rpt -pb TopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 22:28:59 2022...
