#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar  9 12:57:31 2023
# Process ID: 12120
# Current directory: D:/rooth/fpga/xilinx/ZYNQXC7Z020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10644 D:\rooth\fpga\xilinx\ZYNQXC7Z020\ZYNQXC7Z020.xpr
# Log file: D:/rooth/fpga/xilinx/ZYNQXC7Z020/vivado.log
# Journal file: D:/rooth/fpga/xilinx/ZYNQXC7Z020\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vivado_prj/ZYNQXC7Z020' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 910.816 ; gain = 237.262
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/rooth/fpga/xilinx/ZYNQXC7Z020/program/delay.coe] -no_script -reset -force -quiet
remove_files  D:/rooth/fpga/xilinx/ZYNQXC7Z020/program/delay.coe
export_ip_user_files -of_objects  [get_files D:/rooth/fpga/xilinx/ZYNQXC7Z020/program/spi_oled.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/rooth/fpga/xilinx/ZYNQXC7Z020/program/lcd.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/rooth/fpga/xilinx/ZYNQXC7Z020/program/spi_lcd.coe] -no_script -reset -force -quiet
remove_files  {D:/rooth/fpga/xilinx/ZYNQXC7Z020/program/spi_oled.coe D:/rooth/fpga/xilinx/ZYNQXC7Z020/program/lcd.coe D:/rooth/fpga/xilinx/ZYNQXC7Z020/program/spi_lcd.coe}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/inst_mem/inst_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci' is already up-to-date
[Thu Mar  9 13:08:49 2023] Launched impl_1...
Run output will be captured here: D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/inst_mem/inst_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.srcs/sources_1/ip/clk_pll/clk_pll.xci' is already up-to-date
[Thu Mar  9 13:11:43 2023] Launched impl_1...
Run output will be captured here: D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1112.719 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2316.410 ; gain = 1203.691
set_property PROGRAM.FILE {D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2367.172 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/rooth/fpga/xilinx/ZYNQXC7Z020/ZYNQXC7Z020.runs/impl_1/rooth_soc.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 14:37:32 2023...
