// Seed: 1616042432
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input tri0 id_2,
    output tri0 id_3
);
  id_5(
      .id_0(id_3), .id_1(1), .id_2(id_0)
  );
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    inout supply0 id_0,
    input wor id_1,
    input wand id_2,
    output wor id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wand id_6,
    inout tri0 id_7,
    output wor id_8,
    input wire id_9,
    input tri1 id_10,
    output logic id_11,
    input tri1 id_12,
    input tri id_13,
    input tri0 id_14,
    input wor id_15,
    input tri id_16,
    input tri id_17,
    input tri0 id_18
);
  always @(posedge 1 or negedge 1) begin
    id_11 <= 1;
  end
  module_0(
      id_4, id_10, id_12, id_5
  );
endmodule
