// Seed: 921040220
module module_0 (
    output tri  id_0,
    output wire id_1,
    input  tri1 id_2
);
  logic id_4;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd35
) (
    input tri id_0,
    output wand id_1,
    output supply1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input wor _id_6
);
  assign id_2 = 1'h0;
  always @(posedge -1 or id_5) begin : LABEL_0
    if (1) disable id_8;
  end
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0
  );
  wire [id_6 : -1] id_9;
endmodule
