# DigitalSystemsDesign---Fall2017-2018
Digital Systems Design <br />
Undergraduate Course (Fall 2017-2018) <br />
Sharif University of Technology <br />
Computer Engineering Department <br />
Instructor: Prof. Alireza Ejlali <br />
Practical Assignments (Verilog) <br />


Assignments: <br /> 
    HW3: Adder Implemented in Verilog <br />
    HW4: RAM with Common Read and Write Ports <br />
    HW5: Fast Divider <br />
    HW6: D-flip flop using only two MUXs <br />
