TimeQuest Timing Analyzer report for top_fpga
Wed Feb 07 22:06:39 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk_50m'
 14. Slow 1200mV 85C Model Setup: 'clk_net'
 15. Slow 1200mV 85C Model Setup: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'cmos_pclk'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'cmos_pclk'
 19. Slow 1200mV 85C Model Hold: 'clk_50m'
 20. Slow 1200mV 85C Model Hold: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Hold: 'clk_net'
 23. Slow 1200mV 85C Model Recovery: 'cmos_pclk'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'cmos_pclk'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_pclk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_net'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. MTBF Summary
 41. Synchronizer Summary
 42. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 53. Slow 1200mV 0C Model Fmax Summary
 54. Slow 1200mV 0C Model Setup Summary
 55. Slow 1200mV 0C Model Hold Summary
 56. Slow 1200mV 0C Model Recovery Summary
 57. Slow 1200mV 0C Model Removal Summary
 58. Slow 1200mV 0C Model Minimum Pulse Width Summary
 59. Slow 1200mV 0C Model Setup: 'clk_50m'
 60. Slow 1200mV 0C Model Setup: 'clk_net'
 61. Slow 1200mV 0C Model Setup: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Setup: 'cmos_pclk'
 63. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 64. Slow 1200mV 0C Model Hold: 'cmos_pclk'
 65. Slow 1200mV 0C Model Hold: 'clk_50m'
 66. Slow 1200mV 0C Model Hold: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 68. Slow 1200mV 0C Model Hold: 'clk_net'
 69. Slow 1200mV 0C Model Recovery: 'cmos_pclk'
 70. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 71. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Slow 1200mV 0C Model Removal: 'cmos_pclk'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_net'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. MTBF Summary
 87. Synchronizer Summary
 88. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 99. Fast 1200mV 0C Model Setup Summary
100. Fast 1200mV 0C Model Hold Summary
101. Fast 1200mV 0C Model Recovery Summary
102. Fast 1200mV 0C Model Removal Summary
103. Fast 1200mV 0C Model Minimum Pulse Width Summary
104. Fast 1200mV 0C Model Setup: 'clk_50m'
105. Fast 1200mV 0C Model Setup: 'clk_net'
106. Fast 1200mV 0C Model Setup: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Setup: 'cmos_pclk'
108. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
109. Fast 1200mV 0C Model Hold: 'cmos_pclk'
110. Fast 1200mV 0C Model Hold: 'clk_50m'
111. Fast 1200mV 0C Model Hold: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
112. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
113. Fast 1200mV 0C Model Hold: 'clk_net'
114. Fast 1200mV 0C Model Recovery: 'cmos_pclk'
115. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
116. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
117. Fast 1200mV 0C Model Removal: 'cmos_pclk'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_net'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'
121. Fast 1200mV 0C Model Minimum Pulse Width: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
123. Setup Times
124. Hold Times
125. Clock to Output Times
126. Minimum Clock to Output Times
127. Output Enable Times
128. Minimum Output Enable Times
129. Output Disable Times
130. Minimum Output Disable Times
131. MTBF Summary
132. Synchronizer Summary
133. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
144. Multicorner Timing Analysis Summary
145. Setup Times
146. Hold Times
147. Clock to Output Times
148. Minimum Clock to Output Times
149. Board Trace Model Assignments
150. Input Transition Times
151. Signal Integrity Metrics (Slow 1200mv 0c Model)
152. Signal Integrity Metrics (Slow 1200mv 85c Model)
153. Signal Integrity Metrics (Fast 1200mv 0c Model)
154. Setup Transfers
155. Hold Transfers
156. Recovery Transfers
157. Removal Transfers
158. Report TCCS
159. Report RSKM
160. Unconstrained Paths
161. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; top_fpga                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10E22C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Wed Feb 07 22:06:33 2024 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk_50m ; alt_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { altera_reserved_tck }                                      ;
; clk_50m                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { clk }                                                      ;
; clk_net                                                  ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { e_rxclk }                                                  ;
; cmos_pclk                                                ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { cam_pclk }                                                 ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                      ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 57.78 MHz  ; 57.78 MHz       ; altera_reserved_tck                                      ;                                                               ;
; 91.38 MHz  ; 91.38 MHz       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 138.31 MHz ; 138.31 MHz      ; cmos_pclk                                                ;                                                               ;
; 149.52 MHz ; 149.52 MHz      ; clk_50m                                                  ;                                                               ;
; 289.02 MHz ; 250.0 MHz       ; clk_net                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_50m                                                  ; 13.312 ; 0.000         ;
; clk_net                                                  ; 18.270 ; 0.000         ;
; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.057 ; 0.000         ;
; cmos_pclk                                                ; 32.770 ; 0.000         ;
; altera_reserved_tck                                      ; 41.347 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; cmos_pclk                                                ; 0.385 ; 0.000         ;
; clk_50m                                                  ; 0.409 ; 0.000         ;
; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; altera_reserved_tck                                      ; 0.453 ; 0.000         ;
; clk_net                                                  ; 0.497 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cmos_pclk           ; 35.239 ; 0.000         ;
; altera_reserved_tck ; 48.116 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.128 ; 0.000         ;
; cmos_pclk           ; 3.055 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_50m                                                  ; 9.667  ; 0.000         ;
; cmos_pclk                                                ; 19.581 ; 0.000         ;
; clk_net                                                  ; 19.683 ; 0.000         ;
; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.720 ; 0.000         ;
; altera_reserved_tck                                      ; 49.440 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 6.625      ;
; 13.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 6.530      ;
; 13.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 6.443      ;
; 13.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 6.312      ;
; 13.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 6.281      ;
; 13.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 6.251      ;
; 13.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.080     ; 6.176      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 6.167      ;
; 13.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 6.140      ;
; 13.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 6.109      ;
; 13.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 6.086      ;
; 13.852 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 6.086      ;
; 13.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 6.063      ;
; 13.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 6.064      ;
; 13.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 6.053      ;
; 13.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.080     ; 6.029      ;
; 13.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.087     ; 6.012      ;
; 13.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.988      ;
; 13.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.080     ; 5.970      ;
; 14.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.918      ;
; 14.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.922      ;
; 14.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.914      ;
; 14.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.887      ;
; 14.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.873      ;
; 14.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.859      ;
; 14.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.858      ;
; 14.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.846      ;
; 14.094 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.852      ;
; 14.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.812      ;
; 14.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.777      ;
; 14.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.774      ;
; 14.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.752      ;
; 14.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.751      ;
; 14.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.747      ;
; 14.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.743      ;
; 14.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.737      ;
; 14.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.711      ;
; 14.248 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.698      ;
; 14.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.673      ;
; 14.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.080     ; 5.671      ;
; 14.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.664      ;
; 14.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.646      ;
; 14.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.642      ;
; 14.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.640      ;
; 14.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.618      ;
; 14.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.590      ;
; 14.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.552      ;
; 14.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.552      ;
; 14.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.551      ;
; 14.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.527      ;
; 14.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.526      ;
; 14.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.525      ;
; 14.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.082     ; 5.524      ;
; 14.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.521      ;
; 14.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.517      ;
; 14.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.516      ;
; 14.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.503      ;
; 14.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.081     ; 5.497      ;
; 14.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.082     ; 5.489      ;
; 14.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.487      ;
; 14.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.486      ;
; 14.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.476      ;
; 14.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.459      ;
; 14.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.082     ; 5.460      ;
; 14.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.458      ;
; 14.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.457      ;
; 14.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.082     ; 5.459      ;
; 14.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.082     ; 5.455      ;
; 14.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.453      ;
; 14.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.451      ;
; 14.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.081     ; 5.448      ;
; 14.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.081     ; 5.448      ;
; 14.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.445      ;
; 14.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.081     ; 5.447      ;
; 14.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.081     ; 5.437      ;
; 14.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.432      ;
; 14.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.082     ; 5.424      ;
; 14.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.422      ;
; 14.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.082     ; 5.420      ;
; 14.538 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.400      ;
; 14.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.396      ;
; 14.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.082     ; 5.395      ;
; 14.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.082     ; 5.391      ;
; 14.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.389      ;
; 14.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.370      ;
; 14.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.080     ; 5.352      ;
; 14.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.345      ;
; 14.608 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.330      ;
; 14.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.325      ;
; 14.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.324      ;
; 14.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.313      ;
; 14.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.307      ;
; 14.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.082     ; 5.298      ;
; 14.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.295      ;
; 14.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.084     ; 5.284      ;
; 14.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.289      ;
; 14.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.288      ;
; 14.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.285      ;
; 14.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.277      ;
; 14.672 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.083     ; 5.266      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_net'                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.270 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; 20.000       ; -0.074     ; 1.677      ;
; 18.270 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; 20.000       ; -0.074     ; 1.677      ;
; 18.662 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; 20.000       ; -0.074     ; 1.285      ;
; 18.684 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; 20.000       ; -0.074     ; 1.263      ;
; 18.685 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; 20.000       ; -0.074     ; 1.262      ;
; 18.753 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; 20.000       ; -0.074     ; 1.194      ;
; 19.037 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; 20.000       ; -0.074     ; 0.910      ;
; 19.067 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; 20.000       ; -0.074     ; 0.880      ;
; 19.069 ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ; clk_net      ; clk_net     ; 20.000       ; -0.068     ; 0.884      ;
; 19.072 ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ; clk_net      ; clk_net     ; 20.000       ; -0.068     ; 0.881      ;
; 39.040 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ; clk_net      ; clk_net     ; 40.000       ; -0.059     ; 0.922      ;
; 39.043 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; clk_net      ; clk_net     ; 40.000       ; -0.059     ; 0.919      ;
; 39.114 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; clk_net      ; clk_net     ; 40.000       ; -0.049     ; 0.858      ;
; 39.114 ; clk_25m                                         ; clk_25m                                         ; clk_net      ; clk_net     ; 40.000       ; -0.049     ; 0.858      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 29.057 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 10.882     ;
; 29.498 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 10.441     ;
; 29.525 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 10.414     ;
; 29.543 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 10.396     ;
; 29.554 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 10.385     ;
; 29.845 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 10.094     ;
; 29.890 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 10.050     ;
; 31.305 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 8.670      ;
; 32.583 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 7.392      ;
; 32.834 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.105      ;
; 33.457 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.495      ;
; 33.826 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.126      ;
; 33.857 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 6.118      ;
; 34.000 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.975      ;
; 34.040 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.912      ;
; 34.088 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.887      ;
; 34.103 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.849      ;
; 34.188 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.764      ;
; 34.199 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.753      ;
; 34.235 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.740      ;
; 34.315 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.660      ;
; 34.353 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.599      ;
; 34.442 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.510      ;
; 34.493 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.447      ;
; 34.525 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.427      ;
; 34.544 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.431      ;
; 34.627 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.348      ;
; 34.657 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.295      ;
; 34.671 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.281      ;
; 34.702 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.250      ;
; 34.890 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.062      ;
; 34.921 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.031      ;
; 34.930 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.022      ;
; 34.934 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.018      ;
; 34.952 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.978      ;
; 34.952 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.978      ;
; 34.952 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.978      ;
; 34.952 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.978      ;
; 34.952 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.978      ;
; 34.952 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.978      ;
; 34.966 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.974      ;
; 35.025 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.927      ;
; 35.054 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.921      ;
; 35.060 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.892      ;
; 35.064 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.866      ;
; 35.064 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.866      ;
; 35.064 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.866      ;
; 35.064 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.866      ;
; 35.064 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.866      ;
; 35.064 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.866      ;
; 35.075 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.877      ;
; 35.187 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.788      ;
; 35.225 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.727      ;
; 35.325 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.639      ;
; 35.376 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.589      ;
; 35.376 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.589      ;
; 35.376 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.589      ;
; 35.376 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.589      ;
; 35.376 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.589      ;
; 35.376 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.589      ;
; 35.376 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.589      ;
; 35.384 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.591      ;
; 35.384 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.546      ;
; 35.384 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.546      ;
; 35.384 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.546      ;
; 35.384 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.546      ;
; 35.384 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.546      ;
; 35.384 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.546      ;
; 35.413 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.539      ;
; 35.426 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.526      ;
; 35.431 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.521      ;
; 35.440 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.512      ;
; 35.490 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.462      ;
; 35.517 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.104     ; 4.400      ;
; 35.540 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.412      ;
; 35.568 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.384      ;
; 35.633 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.319      ;
; 35.683 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.269      ;
; 35.732 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.209      ;
; 35.732 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.209      ;
; 35.757 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.207      ;
; 35.760 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.192      ;
; 35.803 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.149      ;
; 35.808 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.157      ;
; 35.808 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.157      ;
; 35.808 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.157      ;
; 35.808 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.157      ;
; 35.808 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.157      ;
; 35.808 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.157      ;
; 35.808 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 4.157      ;
; 35.895 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.046      ;
; 35.895 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.046      ;
; 35.895 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.046      ;
; 35.895 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.046      ;
; 35.895 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.046      ;
; 35.895 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.046      ;
; 35.895 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.046      ;
; 35.895 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.046      ;
; 35.895 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.046      ;
; 35.895 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.046      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 32.770 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.259     ; 6.992      ;
; 32.835 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.067     ; 7.119      ;
; 33.008 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 6.558      ;
; 33.011 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 6.591      ;
; 33.125 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.259     ; 6.637      ;
; 33.126 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.259     ; 6.636      ;
; 33.190 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.067     ; 6.764      ;
; 33.191 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.067     ; 6.763      ;
; 33.291 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.067     ; 6.663      ;
; 33.312 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 6.290      ;
; 33.363 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 6.203      ;
; 33.364 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 6.202      ;
; 33.364 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 6.238      ;
; 33.366 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 6.236      ;
; 33.367 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 6.235      ;
; 33.423 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 6.143      ;
; 33.551 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.259     ; 6.211      ;
; 33.553 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.259     ; 6.209      ;
; 33.616 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.067     ; 6.338      ;
; 33.618 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.067     ; 6.336      ;
; 33.646 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.067     ; 6.308      ;
; 33.647 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.067     ; 6.307      ;
; 33.667 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 5.935      ;
; 33.668 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 5.934      ;
; 33.688 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.338     ; 5.995      ;
; 33.691 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.875      ;
; 33.719 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 5.883      ;
; 33.720 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 5.882      ;
; 33.745 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.308     ; 5.968      ;
; 33.745 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.308     ; 5.968      ;
; 33.745 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.308     ; 5.968      ;
; 33.745 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.308     ; 5.968      ;
; 33.778 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.788      ;
; 33.779 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.787      ;
; 33.789 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.777      ;
; 33.789 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.110     ; 6.122      ;
; 33.791 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.775      ;
; 33.792 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 5.810      ;
; 33.794 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 5.808      ;
; 33.810 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.116     ; 6.095      ;
; 33.810 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.116     ; 6.095      ;
; 33.810 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.116     ; 6.095      ;
; 33.810 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.116     ; 6.095      ;
; 33.820 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.016     ; 6.185      ;
; 33.872 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.694      ;
; 33.888 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.016     ; 6.117      ;
; 33.900 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.256     ; 5.912      ;
; 33.900 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.256     ; 5.912      ;
; 33.901 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.249     ; 5.918      ;
; 33.921 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.539     ; 5.561      ;
; 33.924 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.503     ; 5.594      ;
; 33.942 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.624      ;
; 33.965 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.064     ; 6.039      ;
; 33.965 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.064     ; 6.039      ;
; 33.966 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 6.045      ;
; 33.983 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.504     ; 5.534      ;
; 33.983 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.504     ; 5.534      ;
; 33.983 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.504     ; 5.534      ;
; 33.983 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.504     ; 5.534      ;
; 33.986 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.468     ; 5.567      ;
; 33.986 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.468     ; 5.567      ;
; 33.986 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.468     ; 5.567      ;
; 33.986 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.468     ; 5.567      ;
; 33.995 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.171     ; 5.902      ;
; 33.995 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.171     ; 5.902      ;
; 33.996 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.164     ; 5.908      ;
; 34.046 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.520      ;
; 34.047 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.519      ;
; 34.056 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.120     ; 5.892      ;
; 34.056 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.120     ; 5.892      ;
; 34.057 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.113     ; 5.898      ;
; 34.060 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.021      ; 6.029      ;
; 34.060 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.021      ; 6.029      ;
; 34.061 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.028      ; 6.035      ;
; 34.072 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.067     ; 5.882      ;
; 34.074 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.067     ; 5.880      ;
; 34.093 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 5.509      ;
; 34.095 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 5.507      ;
; 34.121 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 6.019      ;
; 34.121 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 6.019      ;
; 34.122 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.079      ; 6.025      ;
; 34.133 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.457     ; 5.478      ;
; 34.133 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.457     ; 5.478      ;
; 34.134 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.450     ; 5.484      ;
; 34.136 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.421     ; 5.511      ;
; 34.136 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.421     ; 5.511      ;
; 34.137 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.414     ; 5.517      ;
; 34.145 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 5.457      ;
; 34.147 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.419     ; 5.455      ;
; 34.175 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.016     ; 5.830      ;
; 34.176 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.016     ; 5.829      ;
; 34.204 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.362      ;
; 34.206 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.360      ;
; 34.225 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.503     ; 5.293      ;
; 34.227 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.339      ;
; 34.228 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.455     ; 5.338      ;
; 34.228 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.372     ; 5.468      ;
; 34.228 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.372     ; 5.468      ;
; 34.229 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.365     ; 5.474      ;
; 34.231 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.336     ; 5.501      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 8.855      ;
; 41.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 8.843      ;
; 41.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 8.647      ;
; 41.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 8.439      ;
; 42.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 7.468      ;
; 42.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 7.480      ;
; 42.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 7.276      ;
; 43.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 7.157      ;
; 43.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.977      ;
; 43.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 6.787      ;
; 43.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 6.710      ;
; 43.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 6.689      ;
; 43.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 6.673      ;
; 43.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 6.527      ;
; 43.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 6.262      ;
; 43.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 6.192      ;
; 44.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.866      ;
; 44.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.553      ;
; 44.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.357      ;
; 44.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.328      ;
; 46.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.912      ;
; 46.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.884      ;
; 46.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.784      ;
; 46.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.477      ;
; 47.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.055      ;
; 47.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.990      ;
; 47.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.755      ;
; 49.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 0.894      ;
; 93.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.698      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.686      ;
; 93.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.587      ;
; 93.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.585      ;
; 93.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.575      ;
; 93.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.573      ;
; 93.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.490      ;
; 93.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.379      ;
; 93.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.377      ;
; 93.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.333      ;
; 93.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.330      ;
; 93.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.328      ;
; 93.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.311      ;
; 93.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.308      ;
; 93.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.282      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.286      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.263      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.271      ;
; 93.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.232      ;
; 93.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.232      ;
; 93.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.232      ;
; 93.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.232      ;
; 93.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.232      ;
; 93.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.232      ;
; 93.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.232      ;
; 93.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.232      ;
; 93.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.232      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.419      ; 1.016      ;
; 0.400 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.419      ; 1.031      ;
; 0.409 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.419      ; 1.040      ;
; 0.447 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.324      ; 0.983      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.107      ; 0.821      ;
; 0.512 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.778      ;
; 0.528 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.795      ;
; 0.529 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.795      ;
; 0.530 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.795      ;
; 0.531 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.058      ; 0.801      ;
; 0.538 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.539      ; 1.289      ;
; 0.588 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.017      ; 0.817      ;
; 0.590 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.017      ; 0.819      ;
; 0.635 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a1~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.294      ; 1.183      ;
; 0.651 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.917      ;
; 0.655 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.058      ; 0.925      ;
; 0.665 ; camera_if:camera_if_inst|cam_data_r0[5]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[5]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.058      ; 0.935      ;
; 0.668 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.378      ; 1.258      ;
; 0.675 ; camera_if:camera_if_inst|cam_data_r0[2]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[2]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.058      ; 0.945      ;
; 0.675 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a1~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.294      ; 1.223      ;
; 0.691 ; camera_if:camera_if_inst|cam_data_r0[0]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[0]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.058      ; 0.961      ;
; 0.691 ; camera_if:camera_if_inst|cam_data_r0[1]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[1]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.058      ; 0.961      ;
; 0.696 ; camera_if:camera_if_inst|cam_hsync_r[0]                                                                                                                              ; camera_if:camera_if_inst|cam_hsync_r[1]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.963      ;
; 0.699 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.107      ; 1.018      ;
; 0.699 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.455      ; 1.366      ;
; 0.708 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.378      ; 1.298      ;
; 0.714 ; camera_if:camera_if_inst|cam_data_r0[3]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[3]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.058      ; 0.984      ;
; 0.715 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.017      ; 0.944      ;
; 0.720 ; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.987      ;
; 0.722 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.017      ; 0.951      ;
; 0.725 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.991      ;
; 0.726 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.991      ;
; 0.726 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.992      ;
; 0.726 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.993      ;
; 0.728 ; camera_if:camera_if_inst|cam_vsync_r[1]                                                                                                                              ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.995      ;
; 0.736 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.067      ; 1.015      ;
; 0.739 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.067      ; 1.018      ;
; 0.739 ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 1.006      ;
; 0.746 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.071      ; 1.029      ;
; 0.750 ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|cam_hsync_r[1]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 1.017      ;
; 0.755 ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|cam_hsync_r[0]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 1.022      ;
; 0.766 ; camera_if:camera_if_inst|cam_vsync_r[0]                                                                                                                              ; camera_if:camera_if_inst|cam_vsync_r[1]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 1.033      ;
; 0.766 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 1.032      ;
; 0.770 ; camera_if:camera_if_inst|cam_data_r0[4]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[4]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.058      ; 1.040      ;
; 0.773 ; camera_if:camera_if_inst|cam_data_r0[6]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[6]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.058      ; 1.043      ;
; 0.776 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.037      ;
; 0.793 ; camera_if:camera_if_inst|h_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[3]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.054      ;
; 0.793 ; camera_if:camera_if_inst|v_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[3]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.054      ;
; 0.794 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; camera_if:camera_if_inst|h_cnt[1]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[1]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; camera_if:camera_if_inst|h_cnt[5]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[5]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; camera_if:camera_if_inst|h_cnt[11]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[11]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; camera_if:camera_if_inst|h_cnt[13]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[13]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; camera_if:camera_if_inst|v_cnt[1]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[1]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; camera_if:camera_if_inst|v_cnt[5]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[5]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; camera_if:camera_if_inst|v_cnt[11]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[11]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; camera_if:camera_if_inst|v_cnt[13]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[13]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; camera_if:camera_if_inst|h_cnt[15]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[15]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; camera_if:camera_if_inst|v_cnt[15]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[15]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; camera_if:camera_if_inst|h_cnt[2]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[2]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; camera_if:camera_if_inst|h_cnt[6]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[6]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; camera_if:camera_if_inst|h_cnt[7]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[7]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; camera_if:camera_if_inst|h_cnt[9]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[9]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; camera_if:camera_if_inst|v_cnt[2]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[2]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; camera_if:camera_if_inst|v_cnt[6]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[6]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; camera_if:camera_if_inst|v_cnt[7]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[7]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; camera_if:camera_if_inst|v_cnt[9]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[9]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; camera_if:camera_if_inst|h_cnt[4]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[4]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; camera_if:camera_if_inst|h_cnt[14]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[14]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; camera_if:camera_if_inst|v_cnt[4]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[4]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; camera_if:camera_if_inst|v_cnt[14]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[14]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; camera_if:camera_if_inst|h_cnt[8]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[8]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; camera_if:camera_if_inst|h_cnt[10]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[10]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; camera_if:camera_if_inst|h_cnt[12]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[12]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; camera_if:camera_if_inst|v_cnt[8]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[8]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; camera_if:camera_if_inst|v_cnt[10]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[10]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; camera_if:camera_if_inst|v_cnt[12]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[12]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.059      ;
; 0.806 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 1.074      ;
; 0.808 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 1.076      ;
; 0.808 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 1.076      ;
; 0.810 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 1.078      ;
; 0.818 ; camera_if:camera_if_inst|h_cnt[0]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[0]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.079      ;
; 0.818 ; camera_if:camera_if_inst|v_cnt[0]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[0]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.079      ;
; 0.833 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.017      ; 1.062      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.480      ; 1.143      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.480      ; 1.145      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.479      ; 1.144      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.480      ; 1.147      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.480      ; 1.156      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.479      ; 1.156      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.480      ; 1.178      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg                                                                                                                                                                                                         ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; led_r                                                                                                                                                                                                                                                                                                                                      ; led_r                                                                                                                                                                                                                                                                                                                                        ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_init[5]                                                                                                                                                                                                                                                                                                                              ; reset_init[5]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.474      ; 1.193      ;
; 0.465 ; reset_init[0]                                                                                                                                                                                                                                                                                                                              ; reset_init[0]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.758      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.800      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.820      ;
; 0.557 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.850      ;
; 0.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.851      ;
; 0.634 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.928      ;
; 0.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.963      ;
; 0.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.972      ;
; 0.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.981      ;
; 0.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.983      ;
; 0.692 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.986      ;
; 0.695 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.988      ;
; 0.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.994      ;
; 0.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.993      ;
; 0.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 0.995      ;
; 0.705 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 0.999      ;
; 0.706 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.000      ;
; 0.737 ; reset_init[2]                                                                                                                                                                                                                                                                                                                              ; reset_init[2]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.030      ;
; 0.741 ; timer[11]                                                                                                                                                                                                                                                                                                                                  ; timer[11]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; timer[9]                                                                                                                                                                                                                                                                                                                                   ; timer[9]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; reset_init[3]                                                                                                                                                                                                                                                                                                                              ; reset_init[3]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.035      ;
; 0.742 ; timer[7]                                                                                                                                                                                                                                                                                                                                   ; timer[7]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.036      ;
; 0.743 ; timer[15]                                                                                                                                                                                                                                                                                                                                  ; timer[15]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; timer[13]                                                                                                                                                                                                                                                                                                                                  ; timer[13]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; timer[10]                                                                                                                                                                                                                                                                                                                                  ; timer[10]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; timer[5]                                                                                                                                                                                                                                                                                                                                   ; timer[5]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; timer[1]                                                                                                                                                                                                                                                                                                                                   ; timer[1]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; timer[17]                                                                                                                                                                                                                                                                                                                                  ; timer[17]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; timer[8]                                                                                                                                                                                                                                                                                                                                   ; timer[8]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; timer[3]                                                                                                                                                                                                                                                                                                                                   ; timer[3]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; timer[2]                                                                                                                                                                                                                                                                                                                                   ; timer[2]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; timer[23]                                                                                                                                                                                                                                                                                                                                  ; timer[23]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; timer[14]                                                                                                                                                                                                                                                                                                                                  ; timer[14]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; timer[12]                                                                                                                                                                                                                                                                                                                                  ; timer[12]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; timer[21]                                                                                                                                                                                                                                                                                                                                  ; timer[21]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timer[19]                                                                                                                                                                                                                                                                                                                                  ; timer[19]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timer[18]                                                                                                                                                                                                                                                                                                                                  ; timer[18]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timer[16]                                                                                                                                                                                                                                                                                                                                  ; timer[16]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timer[4]                                                                                                                                                                                                                                                                                                                                   ; timer[4]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.041      ;
; 0.750 ; timer[22]                                                                                                                                                                                                                                                                                                                                  ; timer[22]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.043      ;
; 0.758 ; reset_init[1]                                                                                                                                                                                                                                                                                                                              ; reset_init[1]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.051      ;
; 0.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.055      ;
; 0.764 ; timer[6]                                                                                                                                                                                                                                                                                                                                   ; timer[6]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.058      ;
; 0.766 ; timer[20]                                                                                                                                                                                                                                                                                                                                  ; timer[20]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; timer[24]                                                                                                                                                                                                                                                                                                                                  ; timer[24]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.081      ; 1.061      ;
; 0.770 ; timer[0]                                                                                                                                                                                                                                                                                                                                   ; timer[0]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.064      ;
; 0.771 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.065      ;
; 0.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.082      ; 1.082      ;
; 0.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.475      ; 1.523      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.520 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.813      ;
; 0.531 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.823      ;
; 0.542 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.546 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.839      ;
; 0.677 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.970      ;
; 0.708 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.762 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.772 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.775 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.067      ;
; 0.782 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.789 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.081      ;
; 0.796 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.797 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.089      ;
; 0.797 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.090      ;
; 0.798 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.090      ;
; 0.807 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.099      ;
; 0.822 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.114      ;
; 0.866 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.158      ;
; 0.903 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.196      ;
; 0.954 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.223      ;
; 0.962 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.963 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.256      ;
; 0.972 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.241      ;
; 0.972 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.241      ;
; 0.978 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.271      ;
; 0.978 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.271      ;
; 0.980 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.273      ;
; 1.008 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.300      ;
; 1.008 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.301      ;
; 1.010 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.302      ;
; 1.010 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.302      ;
; 1.028 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.297      ;
; 1.029 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.298      ;
; 1.030 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.299      ;
; 1.032 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.301      ;
; 1.033 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.325      ;
; 1.095 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.388      ;
; 1.100 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.109 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.117 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.126 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.130 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.422      ;
; 1.135 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.143 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.145 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.437      ;
; 1.152 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.158 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.450      ;
; 1.160 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.452      ;
; 1.161 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.453      ;
; 1.169 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.461      ;
; 1.179 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.472      ;
; 1.182 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.475      ;
; 1.186 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.478      ;
; 1.240 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.248 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.542      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.776      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.798      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.805      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.806      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.805      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.809      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.809      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.809      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.808      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.809      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.812      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.812      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.811      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.811      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.811      ;
; 0.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.816      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.821      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.823      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_net'                                                                                                                                            ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.497  ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; clk_net      ; clk_net     ; 0.000        ; 0.049      ; 0.758      ;
; 0.497  ; clk_25m                                         ; clk_25m                                         ; clk_net      ; clk_net     ; 0.000        ; 0.049      ; 0.758      ;
; 0.555  ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; clk_net      ; clk_net     ; 0.000        ; 0.059      ; 0.826      ;
; 0.558  ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ; clk_net      ; clk_net     ; 0.000        ; 0.059      ; 0.829      ;
; 20.506 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; -20.000      ; 0.068      ; 0.786      ;
; 20.508 ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ; clk_net      ; clk_net     ; -20.000      ; 0.074      ; 0.794      ;
; 20.510 ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ; clk_net      ; clk_net     ; -20.000      ; 0.074      ; 0.796      ;
; 20.514 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; -20.000      ; 0.068      ; 0.794      ;
; 20.753 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; -20.000      ; 0.068      ; 1.033      ;
; 20.755 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; -20.000      ; 0.068      ; 1.035      ;
; 20.782 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; -20.000      ; 0.068      ; 1.062      ;
; 20.803 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; -20.000      ; 0.068      ; 1.083      ;
; 21.472 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; -20.000      ; 0.068      ; 1.752      ;
; 21.472 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; -20.000      ; 0.068      ; 1.752      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 35.239 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 4.369      ;
; 35.239 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 4.369      ;
; 35.239 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 4.369      ;
; 35.239 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 4.369      ;
; 35.239 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[4]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 4.369      ;
; 35.239 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[7]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 4.369      ;
; 35.239 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[3]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 4.369      ;
; 35.308 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.344     ; 4.369      ;
; 35.308 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.344     ; 4.369      ;
; 35.308 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.344     ; 4.369      ;
; 35.308 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.344     ; 4.369      ;
; 35.308 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[2]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.344     ; 4.369      ;
; 35.308 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[5]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.344     ; 4.369      ;
; 35.348 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.314     ; 4.359      ;
; 35.348 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[6]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.314     ; 4.359      ;
; 35.348 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[9]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.314     ; 4.359      ;
; 35.348 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[8]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.314     ; 4.359      ;
; 35.378 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.275     ; 4.368      ;
; 35.385 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 4.360      ;
; 35.385 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 4.360      ;
; 35.385 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 4.360      ;
; 35.385 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 4.360      ;
; 35.385 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 4.360      ;
; 35.385 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 4.360      ;
; 35.385 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 4.360      ;
; 35.385 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[10]                                          ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 4.360      ;
; 35.409 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.245     ; 4.367      ;
; 35.409 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.245     ; 4.367      ;
; 35.409 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.245     ; 4.367      ;
; 35.409 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.245     ; 4.367      ;
; 35.421 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.232     ; 4.368      ;
; 35.421 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.232     ; 4.368      ;
; 35.458 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 4.367      ;
; 35.458 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 4.367      ;
; 35.458 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 4.367      ;
; 35.458 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 4.367      ;
; 35.458 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 4.367      ;
; 35.458 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 4.367      ;
; 35.458 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 4.367      ;
; 35.458 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 4.367      ;
; 35.523 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.132     ; 4.366      ;
; 35.523 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.132     ; 4.366      ;
; 35.523 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[0]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.132     ; 4.366      ;
; 35.523 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[1]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.132     ; 4.366      ;
; 35.608 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.048     ; 4.365      ;
; 35.713 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 3.895      ;
; 35.713 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 3.895      ;
; 35.713 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 3.895      ;
; 35.713 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 3.895      ;
; 35.713 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[4]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 3.895      ;
; 35.713 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[7]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 3.895      ;
; 35.713 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[3]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.413     ; 3.895      ;
; 35.726 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 4.367      ;
; 35.726 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 4.367      ;
; 35.726 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 4.367      ;
; 35.726 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 4.367      ;
; 35.726 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 4.367      ;
; 35.726 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 4.367      ;
; 35.765 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.111      ; 4.367      ;
; 35.765 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.111      ; 4.367      ;
; 35.765 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.111      ; 4.367      ;
; 35.765 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.111      ; 4.367      ;
; 35.765 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.111      ; 4.367      ;
; 35.782 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.344     ; 3.895      ;
; 35.782 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.344     ; 3.895      ;
; 35.782 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.344     ; 3.895      ;
; 35.782 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.344     ; 3.895      ;
; 35.782 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[2]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.344     ; 3.895      ;
; 35.782 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[5]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.344     ; 3.895      ;
; 35.806 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.145      ; 4.360      ;
; 35.806 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.145      ; 4.360      ;
; 35.806 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.145      ; 4.360      ;
; 35.806 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.145      ; 4.360      ;
; 35.806 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.145      ; 4.360      ;
; 35.806 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.145      ; 4.360      ;
; 35.806 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.145      ; 4.360      ;
; 35.822 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.314     ; 3.885      ;
; 35.822 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[6]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.314     ; 3.885      ;
; 35.822 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[9]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.314     ; 3.885      ;
; 35.822 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[8]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.314     ; 3.885      ;
; 35.852 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.275     ; 3.894      ;
; 35.859 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 3.886      ;
; 35.859 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 3.886      ;
; 35.859 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 3.886      ;
; 35.859 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 3.886      ;
; 35.859 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 3.886      ;
; 35.859 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 3.886      ;
; 35.859 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 3.886      ;
; 35.859 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[10]                                          ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.276     ; 3.886      ;
; 35.883 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.245     ; 3.893      ;
; 35.883 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.245     ; 3.893      ;
; 35.883 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.245     ; 3.893      ;
; 35.883 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.245     ; 3.893      ;
; 35.895 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.232     ; 3.894      ;
; 35.895 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.232     ; 3.894      ;
; 35.932 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 3.893      ;
; 35.932 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 3.893      ;
; 35.932 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 3.893      ;
; 35.932 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 3.893      ;
; 35.932 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.196     ; 3.893      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.114      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.296      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.296      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.296      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.296      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.296      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.296      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.296      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.296      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.296      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.295      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.295      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.295      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.295      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.295      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.295      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.280      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.280      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.280      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.280      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.280      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.280      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.280      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.280      ;
; 95.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.280      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.267      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.267      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.267      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.270      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.270      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.270      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.270      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.270      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.270      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.270      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.270      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.270      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.277      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.277      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.277      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.277      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.277      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.277      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.277      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.277      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.286      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.286      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.286      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.286      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.286      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.286      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.286      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.257      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.279      ;
; 95.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.279      ;
; 95.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.261      ;
; 95.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.261      ;
; 95.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.261      ;
; 95.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.261      ;
; 95.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.261      ;
; 95.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 96.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.966      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.944      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.421      ;
; 1.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.094      ;
; 1.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.269      ;
; 1.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.269      ;
; 1.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.269      ;
; 1.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.269      ;
; 1.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.269      ;
; 1.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.269      ;
; 1.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.269      ;
; 1.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.269      ;
; 1.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.269      ;
; 1.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.269      ;
; 1.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.269      ;
; 1.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.269      ;
; 2.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.446      ;
; 2.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.446      ;
; 2.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.446      ;
; 2.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.446      ;
; 2.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.446      ;
; 2.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.446      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.783      ;
; 2.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.824      ;
; 3.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.067      ;
; 3.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.067      ;
; 3.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.067      ;
; 3.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.067      ;
; 3.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.067      ;
; 3.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.067      ;
; 3.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.067      ;
; 3.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.067      ;
; 3.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.067      ;
; 3.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.067      ;
; 3.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.067      ;
; 3.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.067      ;
; 3.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.076      ;
; 3.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.076      ;
; 3.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.076      ;
; 3.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.076      ;
; 3.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.076      ;
; 3.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.076      ;
; 3.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.076      ;
; 3.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.076      ;
; 3.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 4.076      ;
; 3.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.074      ;
; 3.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.074      ;
; 3.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.074      ;
; 3.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.074      ;
; 3.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.074      ;
; 3.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.074      ;
; 3.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.074      ;
; 3.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.074      ;
; 3.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 4.076      ;
; 3.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 4.076      ;
; 3.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.068      ;
; 3.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.068      ;
; 3.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.068      ;
; 3.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.068      ;
; 3.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.068      ;
; 3.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.068      ;
; 3.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.068      ;
; 3.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.068      ;
; 3.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.068      ;
; 3.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.061      ;
; 3.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.061      ;
; 3.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.061      ;
; 3.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.061      ;
; 3.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.061      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.058      ;
; 3.773 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.089      ;
; 3.773 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.089      ;
; 3.773 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.089      ;
; 3.773 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.089      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.055 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.639      ;
; 3.055 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.639      ;
; 3.055 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.639      ;
; 3.055 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.639      ;
; 3.055 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.639      ;
; 3.055 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.639      ;
; 3.055 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.639      ;
; 3.098 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.336      ; 3.646      ;
; 3.098 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.336      ; 3.646      ;
; 3.098 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.336      ; 3.646      ;
; 3.098 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.336      ; 3.646      ;
; 3.098 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.336      ; 3.646      ;
; 3.139 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.295      ; 3.646      ;
; 3.139 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.295      ; 3.646      ;
; 3.139 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.295      ; 3.646      ;
; 3.139 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.295      ; 3.646      ;
; 3.139 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.295      ; 3.646      ;
; 3.139 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.295      ; 3.646      ;
; 3.262 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.171      ; 3.645      ;
; 3.359 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 3.645      ;
; 3.359 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 3.645      ;
; 3.359 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[0]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 3.645      ;
; 3.359 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[1]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 3.645      ;
; 3.407 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.991      ;
; 3.407 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.991      ;
; 3.407 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.991      ;
; 3.407 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.991      ;
; 3.407 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.991      ;
; 3.407 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.991      ;
; 3.407 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.372      ; 3.991      ;
; 3.419 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.647      ;
; 3.419 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.647      ;
; 3.419 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.647      ;
; 3.419 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.647      ;
; 3.419 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.647      ;
; 3.419 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.647      ;
; 3.419 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.647      ;
; 3.419 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.647      ;
; 3.450 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.336      ; 3.998      ;
; 3.450 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.336      ; 3.998      ;
; 3.450 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.336      ; 3.998      ;
; 3.450 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.336      ; 3.998      ;
; 3.450 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.336      ; 3.998      ;
; 3.457 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.021     ; 3.648      ;
; 3.457 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.021     ; 3.648      ;
; 3.470 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.035     ; 3.647      ;
; 3.470 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.035     ; 3.647      ;
; 3.470 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.035     ; 3.647      ;
; 3.470 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.035     ; 3.647      ;
; 3.491 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.295      ; 3.998      ;
; 3.491 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.295      ; 3.998      ;
; 3.491 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.295      ; 3.998      ;
; 3.491 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.295      ; 3.998      ;
; 3.491 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.295      ; 3.998      ;
; 3.491 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.295      ; 3.998      ;
; 3.494 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.067     ; 3.639      ;
; 3.494 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.067     ; 3.639      ;
; 3.494 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.067     ; 3.639      ;
; 3.494 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.067     ; 3.639      ;
; 3.494 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.067     ; 3.639      ;
; 3.494 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.067     ; 3.639      ;
; 3.494 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.067     ; 3.639      ;
; 3.494 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[10]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.067     ; 3.639      ;
; 3.502 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.066     ; 3.648      ;
; 3.532 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.106     ; 3.638      ;
; 3.532 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[6]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.106     ; 3.638      ;
; 3.532 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[9]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.106     ; 3.638      ;
; 3.532 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[8]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.106     ; 3.638      ;
; 3.585 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.147     ; 3.650      ;
; 3.585 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.147     ; 3.650      ;
; 3.585 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.147     ; 3.650      ;
; 3.585 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.147     ; 3.650      ;
; 3.585 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[2]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.147     ; 3.650      ;
; 3.585 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[5]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.147     ; 3.650      ;
; 3.614 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.171      ; 3.997      ;
; 3.656 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.220     ; 3.648      ;
; 3.656 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.220     ; 3.648      ;
; 3.656 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.220     ; 3.648      ;
; 3.656 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.220     ; 3.648      ;
; 3.656 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[4]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.220     ; 3.648      ;
; 3.656 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[7]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.220     ; 3.648      ;
; 3.656 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[3]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.220     ; 3.648      ;
; 3.711 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 3.997      ;
; 3.711 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 3.997      ;
; 3.711 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[0]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 3.997      ;
; 3.711 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[1]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 3.997      ;
; 3.771 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.999      ;
; 3.771 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.999      ;
; 3.771 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.999      ;
; 3.771 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.999      ;
; 3.771 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.999      ;
; 3.771 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.999      ;
; 3.771 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.999      ;
; 3.771 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.016      ; 3.999      ;
; 3.809 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.021     ; 4.000      ;
; 3.809 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.021     ; 4.000      ;
; 3.822 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.035     ; 3.999      ;
; 3.822 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.035     ; 3.999      ;
; 3.822 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.035     ; 3.999      ;
; 3.822 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.035     ; 3.999      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                         ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                         ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff   ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff   ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                            ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                         ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                           ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                           ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                           ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                      ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                                                                                      ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                                                                                      ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                                                                                                      ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                      ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                      ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                      ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; reset_init[0]                                                                                                                                                                                                                                                                                                                                ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; reset_init[1]                                                                                                                                                                                                                                                                                                                                ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; reset_init[2]                                                                                                                                                                                                                                                                                                                                ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; reset_init[3]                                                                                                                                                                                                                                                                                                                                ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; reset_init[4]                                                                                                                                                                                                                                                                                                                                ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; reset_init[5]                                                                                                                                                                                                                                                                                                                                ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                            ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                            ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                            ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                            ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                            ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                      ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_pclk'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[7]                                                                                                                             ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_hsync_r[0]                                                                                                                             ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_hsync_r[1]                                                                                                                             ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_vsync_r[0]                                                                                                                             ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_vsync_r[1]                                                                                                                             ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                   ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                   ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                   ;
; 19.581 ; 19.801       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                   ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[0]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[1]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[2]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[3]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[4]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[5]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[6]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[0]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[1]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[2]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[3]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[4]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[5]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[6]                                                                                                                             ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[7]                                                                                                                             ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0] ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3] ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.610 ; 19.830       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                  ;
; 19.613 ; 19.833       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                   ;
; 19.613 ; 19.833       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                   ;
; 19.613 ; 19.833       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1] ;
; 19.613 ; 19.833       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0] ;
; 19.613 ; 19.833       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1] ;
; 19.613 ; 19.833       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3] ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                  ;
; 19.621 ; 19.841       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[0]                                                                                                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[10]                                                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[11]                                                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[12]                                                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[13]                                                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[14]                                                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[15]                                                                                                                                  ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[1]                                                                                                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[2]                                                                                                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[3]                                                                                                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[4]                                                                                                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[5]                                                                                                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[6]                                                                                                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[7]                                                                                                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[8]                                                                                                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[9]                                                                                                                                   ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                 ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                 ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                  ;
; 19.626 ; 19.846       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                  ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4] ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7] ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4] ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7] ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[7]                                          ;
; 19.653 ; 19.873       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2] ;
; 19.653 ; 19.873       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5] ;
; 19.653 ; 19.873       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2] ;
; 19.653 ; 19.873       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5] ;
; 19.653 ; 19.888       ; 0.235          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0    ;
; 19.653 ; 19.873       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.653 ; 19.873       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[5]                                          ;
; 19.656 ; 19.891       ; 0.235          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0   ;
; 19.656 ; 19.891       ; 0.235          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg         ;
; 19.658 ; 19.878       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                         ;
; 19.658 ; 19.878       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                   ;
; 19.658 ; 19.878       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                   ;
; 19.658 ; 19.878       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                   ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[0]                                                                                                                                   ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[10]                                                                                                                                  ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[11]                                                                                                                                  ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[12]                                                                                                                                  ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[13]                                                                                                                                  ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[14]                                                                                                                                  ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[15]                                                                                                                                  ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[1]                                                                                                                                   ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[2]                                                                                                                                   ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[3]                                                                                                                                   ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[4]                                                                                                                                   ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[5]                                                                                                                                   ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[6]                                                                                                                                   ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[7]                                                                                                                                   ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[8]                                                                                                                                   ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|h_cnt[9]                                                                                                                                   ;
; 19.666 ; 19.886       ; 0.220          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                  ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_net'                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------+
; 19.683 ; 19.903       ; 0.220          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ;
; 19.683 ; 19.903       ; 0.220          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; clk_net ; Fall       ; clk_25m                                         ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ;
; 19.839 ; 20.059       ; 0.220          ; High Pulse Width ; clk_net ; Fall       ; clk_25m                                         ;
; 19.839 ; 20.059       ; 0.220          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ;
; 19.839 ; 20.059       ; 0.220          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ;
; 19.839 ; 20.059       ; 0.220          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ;
; 19.839 ; 20.059       ; 0.220          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ;
; 19.839 ; 20.059       ; 0.220          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ;
; 19.839 ; 20.059       ; 0.220          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ;
; 19.839 ; 20.059       ; 0.220          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ;
; 19.839 ; 20.059       ; 0.220          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ;
; 19.839 ; 20.059       ; 0.220          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ;
; 19.905 ; 20.093       ; 0.188          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ;
; 19.905 ; 20.093       ; 0.188          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data_reg[0]|clk         ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data_reg[1]|clk         ;
; 19.954 ; 19.954       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; e_rxclk~input|o                                 ;
; 19.960 ; 19.960       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; clk_25m|clk                                     ;
; 19.960 ; 19.960       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data[0]|clk             ;
; 19.960 ; 19.960       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data[1]|clk             ;
; 19.960 ; 19.960       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_dv|clk                  ;
; 19.960 ; 19.960       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|rd_flag|clk                    ;
; 19.960 ; 19.960       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[0]|clk             ;
; 19.960 ; 19.960       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[1]|clk             ;
; 19.960 ; 19.960       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[2]|clk             ;
; 19.960 ; 19.960       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[3]|clk             ;
; 19.960 ; 19.960       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_dv_reg|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; e_rxclk~input|i                                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; e_rxclk~input|i                                 ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; clk_25m|clk                                     ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data[0]|clk             ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data[1]|clk             ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_dv|clk                  ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|rd_flag|clk                    ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[0]|clk             ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[1]|clk             ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[2]|clk             ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[3]|clk             ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_dv_reg|clk                  ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data_reg[0]|clk         ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data_reg[1]|clk         ;
; 20.046 ; 20.046       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; e_rxclk~input|o                                 ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_net ; Rise       ; e_rxclk                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; clk_25m                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ;
; 19.864 ; 20.052       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ;
; 19.864 ; 20.052       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ;
; 19.864 ; 20.052       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ;
; 19.864 ; 20.052       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ;
; 19.864 ; 20.052       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ;
; 19.864 ; 20.052       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ;
; 19.968 ; 19.968       ; 0.000          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]         ;
; 19.968 ; 19.968       ; 0.000          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk           ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[0]|clk                                    ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[1]|clk                                    ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[2]|clk                                    ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[3]|clk                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.440 ; 49.675       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.503 ; 49.723       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                       ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                       ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                       ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                      ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                      ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                      ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                      ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                             ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                      ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                       ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                       ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                       ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                       ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                       ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                       ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[0] ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[1] ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[2] ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                             ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                             ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                              ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                              ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                              ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                              ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                              ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                              ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                              ;
; 49.562 ; 49.750       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                              ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                  ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                  ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                       ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                       ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                       ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                       ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                       ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                         ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                        ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                         ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                         ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                         ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                         ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                         ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                         ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                         ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                  ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                  ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                             ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                             ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                             ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                             ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                             ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                 ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                              ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                       ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                       ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                       ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                      ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                 ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                 ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                 ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                 ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                             ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                             ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                             ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                             ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                             ;
; 49.563 ; 49.751       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; cam_sda             ; clk_50m             ; 7.407 ; 7.610 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.211 ; 3.448 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.922 ; 6.907 ; Rise       ; altera_reserved_tck                                      ;
; cam_data[*]         ; clk_50m             ; 3.486 ; 3.694 ; Rise       ; clk_50m                                                  ;
;  cam_data[0]        ; clk_50m             ; 3.486 ; 3.694 ; Rise       ; clk_50m                                                  ;
;  cam_data[1]        ; clk_50m             ; 3.126 ; 3.279 ; Rise       ; clk_50m                                                  ;
;  cam_data[2]        ; clk_50m             ; 3.329 ; 3.438 ; Rise       ; clk_50m                                                  ;
;  cam_data[3]        ; clk_50m             ; 3.091 ; 3.359 ; Rise       ; clk_50m                                                  ;
;  cam_data[4]        ; clk_50m             ; 3.305 ; 3.549 ; Rise       ; clk_50m                                                  ;
;  cam_data[5]        ; clk_50m             ; 2.841 ; 3.173 ; Rise       ; clk_50m                                                  ;
;  cam_data[6]        ; clk_50m             ; 3.294 ; 3.450 ; Rise       ; clk_50m                                                  ;
;  cam_data[7]        ; clk_50m             ; 3.085 ; 3.242 ; Rise       ; clk_50m                                                  ;
; cam_data[*]         ; cmos_pclk           ; 2.569 ; 2.846 ; Rise       ; cmos_pclk                                                ;
;  cam_data[0]        ; cmos_pclk           ; 1.783 ; 2.079 ; Rise       ; cmos_pclk                                                ;
;  cam_data[1]        ; cmos_pclk           ; 2.136 ; 2.318 ; Rise       ; cmos_pclk                                                ;
;  cam_data[2]        ; cmos_pclk           ; 2.061 ; 2.262 ; Rise       ; cmos_pclk                                                ;
;  cam_data[3]        ; cmos_pclk           ; 2.047 ; 2.278 ; Rise       ; cmos_pclk                                                ;
;  cam_data[4]        ; cmos_pclk           ; 2.074 ; 2.354 ; Rise       ; cmos_pclk                                                ;
;  cam_data[5]        ; cmos_pclk           ; 2.569 ; 2.846 ; Rise       ; cmos_pclk                                                ;
;  cam_data[6]        ; cmos_pclk           ; 1.861 ; 2.076 ; Rise       ; cmos_pclk                                                ;
;  cam_data[7]        ; cmos_pclk           ; 1.866 ; 2.043 ; Rise       ; cmos_pclk                                                ;
; cam_hsync           ; cmos_pclk           ; 1.728 ; 1.943 ; Rise       ; cmos_pclk                                                ;
; cam_vsync           ; cmos_pclk           ; 1.806 ; 1.980 ; Rise       ; cmos_pclk                                                ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; cam_sda             ; clk_50m             ; -5.572 ; -5.751 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.747  ; 1.682  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.149 ; -1.267 ; Rise       ; altera_reserved_tck                                      ;
; cam_data[*]         ; clk_50m             ; -1.999 ; -2.189 ; Rise       ; clk_50m                                                  ;
;  cam_data[0]        ; clk_50m             ; -2.387 ; -2.601 ; Rise       ; clk_50m                                                  ;
;  cam_data[1]        ; clk_50m             ; -2.393 ; -2.591 ; Rise       ; clk_50m                                                  ;
;  cam_data[2]        ; clk_50m             ; -2.409 ; -2.582 ; Rise       ; clk_50m                                                  ;
;  cam_data[3]        ; clk_50m             ; -2.511 ; -2.753 ; Rise       ; clk_50m                                                  ;
;  cam_data[4]        ; clk_50m             ; -2.605 ; -2.886 ; Rise       ; clk_50m                                                  ;
;  cam_data[5]        ; clk_50m             ; -2.357 ; -2.675 ; Rise       ; clk_50m                                                  ;
;  cam_data[6]        ; clk_50m             ; -1.999 ; -2.189 ; Rise       ; clk_50m                                                  ;
;  cam_data[7]        ; clk_50m             ; -2.376 ; -2.503 ; Rise       ; clk_50m                                                  ;
; cam_data[*]         ; cmos_pclk           ; -1.297 ; -1.545 ; Rise       ; cmos_pclk                                                ;
;  cam_data[0]        ; cmos_pclk           ; -1.297 ; -1.582 ; Rise       ; cmos_pclk                                                ;
;  cam_data[1]        ; cmos_pclk           ; -1.635 ; -1.811 ; Rise       ; cmos_pclk                                                ;
;  cam_data[2]        ; cmos_pclk           ; -1.564 ; -1.757 ; Rise       ; cmos_pclk                                                ;
;  cam_data[3]        ; cmos_pclk           ; -1.550 ; -1.772 ; Rise       ; cmos_pclk                                                ;
;  cam_data[4]        ; cmos_pclk           ; -1.560 ; -1.817 ; Rise       ; cmos_pclk                                                ;
;  cam_data[5]        ; cmos_pclk           ; -2.051 ; -2.317 ; Rise       ; cmos_pclk                                                ;
;  cam_data[6]        ; cmos_pclk           ; -1.377 ; -1.580 ; Rise       ; cmos_pclk                                                ;
;  cam_data[7]        ; cmos_pclk           ; -1.379 ; -1.545 ; Rise       ; cmos_pclk                                                ;
; cam_hsync           ; cmos_pclk           ; -1.229 ; -1.421 ; Rise       ; cmos_pclk                                                ;
; cam_vsync           ; cmos_pclk           ; -1.321 ; -1.485 ; Rise       ; cmos_pclk                                                ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; cam_scl             ; clk_50m             ; 11.539 ; 11.470 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_sda             ; clk_50m             ; 5.913  ; 6.060  ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ; 3.124  ;        ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ;        ; 3.065  ; Fall       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.841 ; 14.609 ; Fall       ; altera_reserved_tck                                      ;
; led                 ; clk_50m             ; 8.996  ; 9.029  ; Rise       ; clk_50m                                                  ;
; e_tx[*]             ; clk_net             ; 7.488  ; 7.328  ; Fall       ; clk_net                                                  ;
;  e_tx[0]            ; clk_net             ; 6.891  ; 6.847  ; Fall       ; clk_net                                                  ;
;  e_tx[1]            ; clk_net             ; 7.488  ; 7.328  ; Fall       ; clk_net                                                  ;
; e_txen              ; clk_net             ; 7.496  ; 7.333  ; Fall       ; clk_net                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; cam_scl             ; clk_50m             ; 5.770  ; 5.585  ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_sda             ; clk_50m             ; 5.297  ; 5.439  ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ; 2.629  ;        ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ;        ; 2.570  ; Fall       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.458 ; 12.225 ; Fall       ; altera_reserved_tck                                      ;
; led                 ; clk_50m             ; 8.730  ; 8.764  ; Rise       ; clk_50m                                                  ;
; e_tx[*]             ; clk_net             ; 6.650  ; 6.607  ; Fall       ; clk_net                                                  ;
;  e_tx[0]            ; clk_net             ; 6.650  ; 6.607  ; Fall       ; clk_net                                                  ;
;  e_tx[1]            ; clk_net             ; 7.225  ; 7.070  ; Fall       ; clk_net                                                  ;
; e_txen              ; clk_net             ; 7.233  ; 7.074  ; Fall       ; clk_net                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; cam_sda   ; clk_50m    ; 11.575 ; 11.498 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; cam_sda   ; clk_50m    ; 7.175 ; 7.098 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+
; cam_sda   ; clk_50m    ; 11.214    ; 11.291    ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+
; cam_sda   ; clk_50m    ; 6.880     ; 6.957     ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 72.765 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                         ; Synchronization Node                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 72.765                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8] ;                        ;              ;                  ; 38.877       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8] ;                        ;              ;                  ; 33.888       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                          ; 72.906                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                            ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                             ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ;                        ;              ;                  ; 39.086       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ;                        ;              ;                  ; 33.820       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 72.997                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6] ;                        ;              ;                  ; 38.689       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6] ;                        ;              ;                  ; 34.308       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.324                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9] ;                        ;              ;                  ; 39.085       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9] ;                        ;              ;                  ; 34.239       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.355                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4] ;                        ;              ;                  ; 38.878       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4] ;                        ;              ;                  ; 34.477       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.493                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7] ;                        ;              ;                  ; 39.086       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7] ;                        ;              ;                  ; 34.407       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.592                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0] ;                        ;              ;                  ; 38.516       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0] ;                        ;              ;                  ; 35.076       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.602                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2] ;                        ;              ;                  ; 38.874       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2] ;                        ;              ;                  ; 34.728       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.741                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5] ;                        ;              ;                  ; 39.083       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5] ;                        ;              ;                  ; 34.658       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 74.087                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3] ;                        ;              ;                  ; 39.080       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3] ;                        ;              ;                  ; 35.007       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 74.269                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1] ;                        ;              ;                  ; 38.877       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1] ;                        ;              ;                  ; 35.392       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                       ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 61.78 MHz  ; 61.78 MHz       ; altera_reserved_tck                                      ;                                                               ;
; 96.81 MHz  ; 96.81 MHz       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 145.16 MHz ; 145.16 MHz      ; cmos_pclk                                                ;                                                               ;
; 159.64 MHz ; 159.64 MHz      ; clk_50m                                                  ;                                                               ;
; 328.73 MHz ; 250.0 MHz       ; clk_net                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_50m                                                  ; 13.736 ; 0.000         ;
; clk_net                                                  ; 18.479 ; 0.000         ;
; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.670 ; 0.000         ;
; cmos_pclk                                                ; 33.111 ; 0.000         ;
; altera_reserved_tck                                      ; 41.907 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; cmos_pclk                                                ; 0.313 ; 0.000         ;
; clk_50m                                                  ; 0.395 ; 0.000         ;
; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; altera_reserved_tck                                      ; 0.401 ; 0.000         ;
; clk_net                                                  ; 0.447 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cmos_pclk           ; 35.591 ; 0.000         ;
; altera_reserved_tck ; 48.412 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.028 ; 0.000         ;
; cmos_pclk           ; 2.767 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_50m                                                  ; 9.672  ; 0.000         ;
; cmos_pclk                                                ; 19.431 ; 0.000         ;
; clk_net                                                  ; 19.594 ; 0.000         ;
; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.717 ; 0.000         ;
; altera_reserved_tck                                      ; 49.291 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 6.209      ;
; 13.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 6.113      ;
; 13.950 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.995      ;
; 13.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.966      ;
; 14.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.926      ;
; 14.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.905      ;
; 14.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.069     ; 5.842      ;
; 14.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.071     ; 5.834      ;
; 14.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.069     ; 5.816      ;
; 14.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.069     ; 5.787      ;
; 14.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.767      ;
; 14.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.068     ; 5.773      ;
; 14.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.068     ; 5.763      ;
; 14.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.689      ;
; 14.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.071     ; 5.693      ;
; 14.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.674      ;
; 14.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.069     ; 5.670      ;
; 14.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.068     ; 5.652      ;
; 14.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.605      ;
; 14.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.595      ;
; 14.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.068     ; 5.601      ;
; 14.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.582      ;
; 14.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.069     ; 5.578      ;
; 14.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.068     ; 5.579      ;
; 14.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.071     ; 5.574      ;
; 14.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.068     ; 5.573      ;
; 14.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.069     ; 5.569      ;
; 14.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.509      ;
; 14.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.495      ;
; 14.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.485      ;
; 14.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.453      ;
; 14.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.068     ; 5.442      ;
; 14.532 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.413      ;
; 14.535 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.410      ;
; 14.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.402      ;
; 14.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.399      ;
; 14.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.377      ;
; 14.573 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.373      ;
; 14.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.357      ;
; 14.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.069     ; 5.364      ;
; 14.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.295      ;
; 14.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.071     ; 5.297      ;
; 14.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.287      ;
; 14.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.281      ;
; 14.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.281      ;
; 14.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.277      ;
; 14.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.266      ;
; 14.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.252      ;
; 14.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.249      ;
; 14.706 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.239      ;
; 14.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.226      ;
; 14.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.212      ;
; 14.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.210      ;
; 14.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.205      ;
; 14.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.191      ;
; 14.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.191      ;
; 14.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.187      ;
; 14.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.184      ;
; 14.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.184      ;
; 14.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.179      ;
; 14.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.176      ;
; 14.776 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.170      ;
; 14.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.163      ;
; 14.786 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.159      ;
; 14.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.159      ;
; 14.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.149      ;
; 14.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.073     ; 5.150      ;
; 14.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.133      ;
; 14.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.134      ;
; 14.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.130      ;
; 14.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.071     ; 5.113      ;
; 14.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.104      ;
; 14.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.073     ; 5.100      ;
; 14.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.073     ; 5.099      ;
; 14.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.073     ; 5.098      ;
; 14.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.094      ;
; 14.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.091      ;
; 14.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.090      ;
; 14.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.090      ;
; 14.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.073     ; 5.085      ;
; 14.865 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.080      ;
; 14.866 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.080      ;
; 14.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 5.073      ;
; 14.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.073      ;
; 14.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.075     ; 5.069      ;
; 14.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.067      ;
; 14.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk_50m      ; clk_50m     ; 20.000       ; -0.068     ; 5.064      ;
; 14.891 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; clk_50m      ; clk_50m     ; 20.000       ; -0.068     ; 5.063      ;
; 14.893 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.053      ;
; 14.894 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; clk_50m      ; clk_50m     ; 20.000       ; -0.068     ; 5.060      ;
; 14.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.044      ;
; 14.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.011      ;
; 14.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 5.004      ;
; 14.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 4.989      ;
; 14.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 4.987      ;
; 14.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.076     ; 4.983      ;
; 14.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 4.980      ;
; 14.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 4.975      ;
; 14.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 4.974      ;
; 14.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.077     ; 4.973      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_net'                                                                                                                                            ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.479 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; 20.000       ; 0.041      ; 1.584      ;
; 18.479 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; 20.000       ; 0.041      ; 1.584      ;
; 18.902 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; 20.000       ; 0.041      ; 1.161      ;
; 18.921 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; 20.000       ; 0.041      ; 1.142      ;
; 18.922 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; 20.000       ; 0.041      ; 1.141      ;
; 18.988 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; 20.000       ; 0.041      ; 1.075      ;
; 19.058 ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ; clk_net      ; clk_net     ; 20.000       ; -0.167     ; 0.797      ;
; 19.060 ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ; clk_net      ; clk_net     ; 20.000       ; -0.167     ; 0.795      ;
; 19.234 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; 20.000       ; 0.041      ; 0.829      ;
; 19.269 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; 20.000       ; 0.041      ; 0.794      ;
; 39.142 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ; clk_net      ; clk_net     ; 40.000       ; -0.049     ; 0.831      ;
; 39.145 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; clk_net      ; clk_net     ; 40.000       ; -0.049     ; 0.828      ;
; 39.210 ; clk_25m                                         ; clk_25m                                         ; clk_net      ; clk_net     ; 40.000       ; -0.042     ; 0.770      ;
; 39.210 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; clk_net      ; clk_net     ; 40.000       ; -0.042     ; 0.770      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 29.670 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 10.278     ;
; 30.060 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 9.888      ;
; 30.071 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 9.877      ;
; 30.093 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 9.855      ;
; 30.099 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 9.849      ;
; 30.408 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 9.540      ;
; 30.475 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 9.474      ;
; 31.690 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 8.292      ;
; 32.973 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 7.009      ;
; 33.290 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 6.658      ;
; 33.890 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.070      ;
; 34.221 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 5.739      ;
; 34.253 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 5.729      ;
; 34.394 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 5.566      ;
; 34.417 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 5.565      ;
; 34.445 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 5.515      ;
; 34.470 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 5.512      ;
; 34.564 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 5.396      ;
; 34.604 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 5.356      ;
; 34.634 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 5.348      ;
; 34.724 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 5.258      ;
; 34.733 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 5.227      ;
; 34.787 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 5.173      ;
; 34.813 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.136      ;
; 34.852 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 5.130      ;
; 34.886 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 5.074      ;
; 34.917 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 5.065      ;
; 34.949 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 5.011      ;
; 35.026 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.934      ;
; 35.060 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.900      ;
; 35.162 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.798      ;
; 35.220 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.718      ;
; 35.220 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.718      ;
; 35.220 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.718      ;
; 35.220 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.718      ;
; 35.220 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.718      ;
; 35.220 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.718      ;
; 35.221 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.739      ;
; 35.228 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.721      ;
; 35.247 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.713      ;
; 35.281 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.679      ;
; 35.291 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.669      ;
; 35.391 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.569      ;
; 35.411 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.549      ;
; 35.420 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.562      ;
; 35.447 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.493      ;
; 35.447 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.493      ;
; 35.447 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.493      ;
; 35.447 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.493      ;
; 35.447 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.493      ;
; 35.447 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.493      ;
; 35.511 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.471      ;
; 35.520 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.440      ;
; 35.597 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.373      ;
; 35.609 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.329      ;
; 35.609 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.329      ;
; 35.609 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.329      ;
; 35.609 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.329      ;
; 35.609 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.329      ;
; 35.609 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.329      ;
; 35.631 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.340      ;
; 35.631 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.340      ;
; 35.631 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.340      ;
; 35.631 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.340      ;
; 35.631 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.340      ;
; 35.631 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.340      ;
; 35.631 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.340      ;
; 35.664 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.296      ;
; 35.666 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.294      ;
; 35.726 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.234      ;
; 35.734 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.226      ;
; 35.745 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.237      ;
; 35.778 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.182      ;
; 35.832 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 4.095      ;
; 35.849 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.111      ;
; 35.864 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.096      ;
; 35.953 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.995      ;
; 35.953 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.995      ;
; 35.982 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.978      ;
; 35.986 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 3.984      ;
; 35.996 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.964      ;
; 35.997 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.963      ;
; 36.020 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 3.951      ;
; 36.020 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 3.951      ;
; 36.020 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 3.951      ;
; 36.020 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 3.951      ;
; 36.020 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 3.951      ;
; 36.020 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 3.951      ;
; 36.020 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 3.951      ;
; 36.025 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.935      ;
; 36.119 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.841      ;
; 36.132 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.828      ;
; 36.201 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.201 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.201 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.201 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.201 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.201 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.201 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
; 36.201 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.749      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 33.111 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.256     ; 6.655      ;
; 33.182 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 6.783      ;
; 33.359 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 6.266      ;
; 33.387 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 6.206      ;
; 33.436 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.256     ; 6.330      ;
; 33.437 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.256     ; 6.329      ;
; 33.507 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 6.458      ;
; 33.508 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 6.457      ;
; 33.635 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.990      ;
; 33.645 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 6.320      ;
; 33.684 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.941      ;
; 33.685 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.940      ;
; 33.690 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.935      ;
; 33.712 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 5.881      ;
; 33.713 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 5.880      ;
; 33.815 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 5.778      ;
; 33.840 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.256     ; 5.926      ;
; 33.842 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.256     ; 5.924      ;
; 33.911 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 6.054      ;
; 33.913 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 6.052      ;
; 33.947 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.342     ; 5.733      ;
; 33.960 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.665      ;
; 33.961 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.664      ;
; 33.970 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 5.995      ;
; 33.971 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 5.994      ;
; 34.011 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.307     ; 5.704      ;
; 34.011 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.307     ; 5.704      ;
; 34.011 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.307     ; 5.704      ;
; 34.011 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.307     ; 5.704      ;
; 34.015 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.610      ;
; 34.016 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.609      ;
; 34.042 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 5.551      ;
; 34.051 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.110     ; 5.861      ;
; 34.082 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.108     ; 5.832      ;
; 34.082 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.108     ; 5.832      ;
; 34.082 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.108     ; 5.832      ;
; 34.082 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.108     ; 5.832      ;
; 34.088 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.537      ;
; 34.090 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.535      ;
; 34.116 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 5.477      ;
; 34.118 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 5.475      ;
; 34.136 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.012     ; 5.874      ;
; 34.140 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 5.453      ;
; 34.141 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 5.452      ;
; 34.189 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.280     ; 5.590      ;
; 34.190 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.285     ; 5.584      ;
; 34.190 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.285     ; 5.584      ;
; 34.191 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.487     ; 5.344      ;
; 34.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.012     ; 5.809      ;
; 34.219 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.519     ; 5.284      ;
; 34.259 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.448     ; 5.315      ;
; 34.259 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.448     ; 5.315      ;
; 34.259 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.448     ; 5.315      ;
; 34.259 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.448     ; 5.315      ;
; 34.260 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.081     ; 5.718      ;
; 34.261 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.086     ; 5.712      ;
; 34.261 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.086     ; 5.712      ;
; 34.267 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 5.326      ;
; 34.275 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.204     ; 5.580      ;
; 34.276 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.209     ; 5.574      ;
; 34.276 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.209     ; 5.574      ;
; 34.287 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.480     ; 5.255      ;
; 34.287 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.480     ; 5.255      ;
; 34.287 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.480     ; 5.255      ;
; 34.287 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.480     ; 5.255      ;
; 34.333 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.153     ; 5.573      ;
; 34.334 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.158     ; 5.567      ;
; 34.334 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.158     ; 5.567      ;
; 34.346 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.005     ; 5.708      ;
; 34.347 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.010     ; 5.702      ;
; 34.347 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.010     ; 5.702      ;
; 34.364 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.261      ;
; 34.366 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.259      ;
; 34.367 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 5.226      ;
; 34.368 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 5.225      ;
; 34.374 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 5.591      ;
; 34.376 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 5.589      ;
; 34.404 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.046      ; 5.701      ;
; 34.405 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.041      ; 5.695      ;
; 34.405 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.041      ; 5.695      ;
; 34.419 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.206      ;
; 34.421 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.397     ; 5.204      ;
; 34.433 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.425     ; 5.201      ;
; 34.434 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 5.195      ;
; 34.434 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 5.195      ;
; 34.461 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.457     ; 5.141      ;
; 34.461 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.012     ; 5.549      ;
; 34.462 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.462     ; 5.135      ;
; 34.462 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.462     ; 5.135      ;
; 34.462 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.012     ; 5.548      ;
; 34.467 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.487     ; 5.068      ;
; 34.493 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.295     ; 5.234      ;
; 34.493 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                               ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.295     ; 5.234      ;
; 34.501 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.429     ; 5.092      ;
; 34.502 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.007     ; 5.513      ;
; 34.514 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.110     ; 5.398      ;
; 34.516 ; camera_if:camera_if_inst|cam_hsync_r[1]                                                                                                                              ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 5.287      ;
; 34.519 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.349     ; 5.191      ;
; 34.520 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.354     ; 5.185      ;
; 34.520 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.354     ; 5.185      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 8.431      ;
; 41.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.344      ; 8.450      ;
; 42.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 8.239      ;
; 42.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 7.962      ;
; 43.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 7.164      ;
; 43.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 7.136      ;
; 43.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 6.967      ;
; 43.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 6.851      ;
; 43.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 6.671      ;
; 43.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 6.439      ;
; 43.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 6.397      ;
; 43.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 6.373      ;
; 44.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 6.223      ;
; 44.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 6.202      ;
; 44.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 5.887      ;
; 44.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 5.863      ;
; 44.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 5.579      ;
; 45.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 5.262      ;
; 45.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 5.095      ;
; 45.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 5.082      ;
; 46.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 3.588      ;
; 46.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.344      ; 3.568      ;
; 46.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 3.557      ;
; 47.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 3.294      ;
; 47.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 2.810      ;
; 47.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.344      ; 2.811      ;
; 47.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 2.534      ;
; 49.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 0.814      ;
; 93.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.383      ;
; 93.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.402      ;
; 93.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.268      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.265      ;
; 93.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.287      ;
; 93.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.284      ;
; 93.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.191      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.076      ;
; 93.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.073      ;
; 94.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.914      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.915      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.897      ;
; 94.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.921      ;
; 94.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.917      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.897      ;
; 94.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.905      ;
; 94.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.915      ;
; 94.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.902      ;
; 94.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.857      ;
; 94.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.857      ;
; 94.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.857      ;
; 94.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.857      ;
; 94.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.857      ;
; 94.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.857      ;
; 94.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.857      ;
; 94.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.857      ;
; 94.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.857      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.313 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.397      ; 0.905      ;
; 0.331 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.397      ; 0.923      ;
; 0.337 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.397      ; 0.929      ;
; 0.384 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.301      ; 0.880      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.441 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.519      ; 1.155      ;
; 0.460 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.106      ; 0.761      ;
; 0.472 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.717      ;
; 0.494 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.738      ;
; 0.495 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.739      ;
; 0.497 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.745      ;
; 0.497 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.047      ; 0.739      ;
; 0.547 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.011      ; 0.753      ;
; 0.549 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.011      ; 0.755      ;
; 0.601 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.429      ; 1.225      ;
; 0.601 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.846      ;
; 0.603 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a1~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.245      ; 1.078      ;
; 0.606 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.854      ;
; 0.610 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.353      ; 1.158      ;
; 0.618 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.353      ; 1.166      ;
; 0.620 ; camera_if:camera_if_inst|cam_data_r0[5]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[5]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.866      ;
; 0.631 ; camera_if:camera_if_inst|cam_data_r0[2]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[2]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.877      ;
; 0.635 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.106      ; 0.936      ;
; 0.637 ; camera_if:camera_if_inst|cam_data_r0[3]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[3]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.883      ;
; 0.639 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a1~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.245      ; 1.114      ;
; 0.642 ; camera_if:camera_if_inst|cam_data_r0[1]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[1]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.888      ;
; 0.643 ; camera_if:camera_if_inst|cam_data_r0[0]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[0]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.889      ;
; 0.648 ; camera_if:camera_if_inst|cam_hsync_r[0]                                                                                                                              ; camera_if:camera_if_inst|cam_hsync_r[1]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.891      ;
; 0.650 ; camera_if:camera_if_inst|cam_vsync_r[1]                                                                                                                              ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.893      ;
; 0.651 ; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.894      ;
; 0.660 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.057      ; 0.912      ;
; 0.663 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.057      ; 0.915      ;
; 0.663 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.011      ; 0.869      ;
; 0.668 ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|cam_hsync_r[1]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.911      ;
; 0.668 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.913      ;
; 0.669 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.913      ;
; 0.670 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.011      ; 0.876      ;
; 0.670 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.914      ;
; 0.671 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.047      ; 0.913      ;
; 0.672 ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.915      ;
; 0.674 ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|cam_hsync_r[0]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.917      ;
; 0.677 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.059      ; 0.931      ;
; 0.708 ; camera_if:camera_if_inst|cam_vsync_r[0]                                                                                                                              ; camera_if:camera_if_inst|cam_vsync_r[1]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.951      ;
; 0.710 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.955      ;
; 0.715 ; camera_if:camera_if_inst|cam_data_r0[4]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[4]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.961      ;
; 0.720 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.959      ;
; 0.721 ; camera_if:camera_if_inst|cam_data_r0[6]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[6]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.967      ;
; 0.734 ; camera_if:camera_if_inst|h_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[3]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; camera_if:camera_if_inst|h_cnt[5]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[5]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; camera_if:camera_if_inst|h_cnt[13]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[13]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; camera_if:camera_if_inst|v_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[3]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; camera_if:camera_if_inst|v_cnt[5]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[5]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; camera_if:camera_if_inst|v_cnt[13]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[13]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.973      ;
; 0.735 ; camera_if:camera_if_inst|h_cnt[1]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[1]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; camera_if:camera_if_inst|h_cnt[11]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[11]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; camera_if:camera_if_inst|v_cnt[1]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[1]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; camera_if:camera_if_inst|v_cnt[11]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[11]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.974      ;
; 0.736 ; camera_if:camera_if_inst|h_cnt[6]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[6]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; camera_if:camera_if_inst|h_cnt[15]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[15]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; camera_if:camera_if_inst|v_cnt[6]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[6]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; camera_if:camera_if_inst|v_cnt[15]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[15]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.975      ;
; 0.737 ; camera_if:camera_if_inst|h_cnt[7]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[7]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; camera_if:camera_if_inst|h_cnt[9]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[9]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; camera_if:camera_if_inst|v_cnt[7]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[7]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; camera_if:camera_if_inst|v_cnt[9]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[9]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.976      ;
; 0.739 ; camera_if:camera_if_inst|h_cnt[2]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[2]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.978      ;
; 0.739 ; camera_if:camera_if_inst|v_cnt[2]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[2]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.978      ;
; 0.740 ; camera_if:camera_if_inst|h_cnt[4]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[4]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; camera_if:camera_if_inst|h_cnt[10]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[10]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; camera_if:camera_if_inst|h_cnt[12]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[12]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; camera_if:camera_if_inst|h_cnt[14]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[14]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; camera_if:camera_if_inst|v_cnt[4]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[4]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; camera_if:camera_if_inst|v_cnt[10]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[10]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; camera_if:camera_if_inst|v_cnt[12]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[12]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; camera_if:camera_if_inst|v_cnt[14]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[14]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.979      ;
; 0.741 ; camera_if:camera_if_inst|h_cnt[8]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[8]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.980      ;
; 0.741 ; camera_if:camera_if_inst|v_cnt[8]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[8]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.980      ;
; 0.743 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.982      ;
; 0.745 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.052      ; 0.992      ;
; 0.747 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.052      ; 0.994      ;
; 0.749 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.052      ; 0.996      ;
; 0.751 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.052      ; 0.998      ;
; 0.762 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.256      ; 1.213      ;
; 0.762 ; camera_if:camera_if_inst|h_cnt[0]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[0]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 1.001      ;
; 0.762 ; camera_if:camera_if_inst|v_cnt[0]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[0]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 1.001      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.422      ; 1.047      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.420      ; 1.047      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.421      ; 1.049      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.422      ; 1.052      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg                                                                                                                                                                                                         ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; led_r                                                                                                                                                                                                                                                                                                                                      ; led_r                                                                                                                                                                                                                                                                                                                                        ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; reset_init[5]                                                                                                                                                                                                                                                                                                                              ; reset_init[5]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.420      ; 1.058      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.421      ; 1.060      ;
; 0.417 ; reset_init[0]                                                                                                                                                                                                                                                                                                                              ; reset_init[0]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.684      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.421      ; 1.076      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.416      ; 1.089      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.741      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.744      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.760      ;
; 0.514 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.784      ;
; 0.588 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.856      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.880      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.882      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.884      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.886      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.889      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.890      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.892      ;
; 0.627 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.074      ; 0.896      ;
; 0.645 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.916      ;
; 0.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.916      ;
; 0.654 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.922      ;
; 0.685 ; reset_init[2]                                                                                                                                                                                                                                                                                                                              ; reset_init[2]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.952      ;
; 0.690 ; timer[11]                                                                                                                                                                                                                                                                                                                                  ; timer[11]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; timer[9]                                                                                                                                                                                                                                                                                                                                   ; timer[9]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; timer[7]                                                                                                                                                                                                                                                                                                                                   ; timer[7]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; timer[17]                                                                                                                                                                                                                                                                                                                                  ; timer[17]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; timer[15]                                                                                                                                                                                                                                                                                                                                  ; timer[15]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; timer[1]                                                                                                                                                                                                                                                                                                                                   ; timer[1]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; reset_init[3]                                                                                                                                                                                                                                                                                                                              ; reset_init[3]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; timer[13]                                                                                                                                                                                                                                                                                                                                  ; timer[13]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; timer[23]                                                                                                                                                                                                                                                                                                                                  ; timer[23]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; timer[12]                                                                                                                                                                                                                                                                                                                                  ; timer[12]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; timer[5]                                                                                                                                                                                                                                                                                                                                   ; timer[5]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; timer[18]                                                                                                                                                                                                                                                                                                                                  ; timer[18]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; timer[10]                                                                                                                                                                                                                                                                                                                                  ; timer[10]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; timer[8]                                                                                                                                                                                                                                                                                                                                   ; timer[8]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; timer[3]                                                                                                                                                                                                                                                                                                                                   ; timer[3]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; timer[2]                                                                                                                                                                                                                                                                                                                                   ; timer[2]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; timer[21]                                                                                                                                                                                                                                                                                                                                  ; timer[21]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; timer[19]                                                                                                                                                                                                                                                                                                                                  ; timer[19]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; timer[14]                                                                                                                                                                                                                                                                                                                                  ; timer[14]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; timer[4]                                                                                                                                                                                                                                                                                                                                   ; timer[4]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; timer[16]                                                                                                                                                                                                                                                                                                                                  ; timer[16]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; timer[22]                                                                                                                                                                                                                                                                                                                                  ; timer[22]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.966      ;
; 0.710 ; reset_init[1]                                                                                                                                                                                                                                                                                                                              ; reset_init[1]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; timer[6]                                                                                                                                                                                                                                                                                                                                   ; timer[6]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; timer[20]                                                                                                                                                                                                                                                                                                                                  ; timer[20]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.074      ; 0.982      ;
; 0.713 ; timer[24]                                                                                                                                                                                                                                                                                                                                  ; timer[24]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.982      ;
; 0.721 ; timer[0]                                                                                                                                                                                                                                                                                                                                   ; timer[0]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.989      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 0.990      ;
; 0.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.073      ; 1.000      ;
; 0.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.419      ; 1.383      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.478 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.496 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.763      ;
; 0.505 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.773      ;
; 0.508 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.776      ;
; 0.629 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.897      ;
; 0.656 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.923      ;
; 0.706 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.716 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.721 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.728 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.733 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.000      ;
; 0.737 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.005      ;
; 0.739 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.006      ;
; 0.740 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.008      ;
; 0.741 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.008      ;
; 0.746 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.013      ;
; 0.769 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.036      ;
; 0.800 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.067      ;
; 0.844 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.112      ;
; 0.873 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.141      ;
; 0.880 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.148      ;
; 0.896 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.164      ;
; 0.902 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.170      ;
; 0.905 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.173      ;
; 0.909 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.176      ;
; 0.917 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.162      ;
; 0.917 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.185      ;
; 0.919 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.164      ;
; 0.919 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.164      ;
; 0.927 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.194      ;
; 0.929 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.196      ;
; 0.950 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.217      ;
; 0.969 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.214      ;
; 0.969 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.214      ;
; 0.970 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.215      ;
; 0.970 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.215      ;
; 1.001 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.268      ;
; 1.006 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.011 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.012 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.023 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.290      ;
; 1.027 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.040 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.040 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.042 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.045 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.047 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.055 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.060 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.327      ;
; 1.062 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.330      ;
; 1.063 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.064 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.331      ;
; 1.070 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.337      ;
; 1.072 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.340      ;
; 1.079 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.346      ;
; 1.083 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.350      ;
; 1.086 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.354      ;
; 1.121 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.126 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.393      ;
; 1.128 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.715      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.722      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.724      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.732      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.735      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.741      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.748      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.749      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.753      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.753      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.755      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.754      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.754      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.759      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.759      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_net'                                                                                                                                             ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.447  ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; clk_net      ; clk_net     ; 0.000        ; 0.042      ; 0.684      ;
; 0.447  ; clk_25m                                         ; clk_25m                                         ; clk_net      ; clk_net     ; 0.000        ; 0.042      ; 0.684      ;
; 0.521  ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; clk_net      ; clk_net     ; 0.000        ; 0.049      ; 0.765      ;
; 0.524  ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ; clk_net      ; clk_net     ; 0.000        ; 0.049      ; 0.768      ;
; 20.363 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; -20.000      ; 0.167      ; 0.725      ;
; 20.375 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; -20.000      ; 0.167      ; 0.737      ;
; 20.584 ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ; clk_net      ; clk_net     ; -20.000      ; -0.041     ; 0.738      ;
; 20.586 ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ; clk_net      ; clk_net     ; -20.000      ; -0.041     ; 0.740      ;
; 20.593 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; -20.000      ; 0.167      ; 0.955      ;
; 20.596 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; -20.000      ; 0.167      ; 0.958      ;
; 20.625 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; -20.000      ; 0.167      ; 0.987      ;
; 20.641 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; -20.000      ; 0.167      ; 1.003      ;
; 21.234 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; -20.000      ; 0.167      ; 1.596      ;
; 21.234 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; -20.000      ; 0.167      ; 1.596      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 35.591 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 4.001      ;
; 35.591 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 4.001      ;
; 35.591 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 4.001      ;
; 35.591 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 4.001      ;
; 35.591 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[4]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 4.001      ;
; 35.591 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[7]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 4.001      ;
; 35.591 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[3]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 4.001      ;
; 35.662 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.356     ; 4.004      ;
; 35.662 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.356     ; 4.004      ;
; 35.662 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.356     ; 4.004      ;
; 35.662 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.356     ; 4.004      ;
; 35.662 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[2]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.356     ; 4.004      ;
; 35.662 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[5]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.356     ; 4.004      ;
; 35.690 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.340     ; 3.992      ;
; 35.690 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[6]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.340     ; 3.992      ;
; 35.690 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[9]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.340     ; 3.992      ;
; 35.690 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[8]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.340     ; 3.992      ;
; 35.717 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.305     ; 4.000      ;
; 35.732 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.993      ;
; 35.732 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.993      ;
; 35.732 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.993      ;
; 35.732 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.993      ;
; 35.732 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.993      ;
; 35.732 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.993      ;
; 35.732 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.993      ;
; 35.732 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[10]                                          ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.993      ;
; 35.752 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.270     ; 4.000      ;
; 35.752 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.270     ; 4.000      ;
; 35.752 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.270     ; 4.000      ;
; 35.752 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.270     ; 4.000      ;
; 35.764 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.258     ; 4.000      ;
; 35.764 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.258     ; 4.000      ;
; 35.803 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 4.000      ;
; 35.803 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 4.000      ;
; 35.803 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 4.000      ;
; 35.803 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 4.000      ;
; 35.803 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 4.000      ;
; 35.803 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 4.000      ;
; 35.803 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 4.000      ;
; 35.803 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 4.000      ;
; 35.865 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.159     ; 3.998      ;
; 35.865 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.159     ; 3.998      ;
; 35.865 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[0]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.159     ; 3.998      ;
; 35.865 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[1]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.159     ; 3.998      ;
; 35.958 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 3.998      ;
; 36.016 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 3.576      ;
; 36.016 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 3.576      ;
; 36.016 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 3.576      ;
; 36.016 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 3.576      ;
; 36.016 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[4]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 3.576      ;
; 36.016 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[7]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 3.576      ;
; 36.016 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[3]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.430     ; 3.576      ;
; 36.053 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.030      ; 3.999      ;
; 36.053 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.030      ; 3.999      ;
; 36.053 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.030      ; 3.999      ;
; 36.053 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.030      ; 3.999      ;
; 36.053 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.030      ; 3.999      ;
; 36.053 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.030      ; 3.999      ;
; 36.087 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.356     ; 3.579      ;
; 36.087 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.356     ; 3.579      ;
; 36.087 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.356     ; 3.579      ;
; 36.087 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.356     ; 3.579      ;
; 36.087 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[2]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.356     ; 3.579      ;
; 36.087 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[5]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.356     ; 3.579      ;
; 36.095 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 3.999      ;
; 36.095 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 3.999      ;
; 36.095 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 3.999      ;
; 36.095 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 3.999      ;
; 36.095 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 3.999      ;
; 36.115 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.340     ; 3.567      ;
; 36.115 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[6]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.340     ; 3.567      ;
; 36.115 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[9]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.340     ; 3.567      ;
; 36.115 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[8]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.340     ; 3.567      ;
; 36.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.103      ; 3.993      ;
; 36.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.103      ; 3.993      ;
; 36.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.103      ; 3.993      ;
; 36.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.103      ; 3.993      ;
; 36.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.103      ; 3.993      ;
; 36.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.103      ; 3.993      ;
; 36.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.103      ; 3.993      ;
; 36.142 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.305     ; 3.575      ;
; 36.157 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.568      ;
; 36.157 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.568      ;
; 36.157 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.568      ;
; 36.157 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.568      ;
; 36.157 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.568      ;
; 36.157 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.568      ;
; 36.157 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.568      ;
; 36.157 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[10]                                          ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.297     ; 3.568      ;
; 36.177 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.270     ; 3.575      ;
; 36.177 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.270     ; 3.575      ;
; 36.177 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.270     ; 3.575      ;
; 36.177 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.270     ; 3.575      ;
; 36.189 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.258     ; 3.575      ;
; 36.189 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.258     ; 3.575      ;
; 36.228 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 3.575      ;
; 36.228 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 3.575      ;
; 36.228 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 3.575      ;
; 36.228 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 3.575      ;
; 36.228 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.219     ; 3.575      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.344      ; 1.954      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.973      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.973      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.973      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.973      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.973      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.973      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.973      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.973      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.973      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.972      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.972      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.972      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.972      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.972      ;
; 96.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.972      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.947      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.947      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.947      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.947      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.947      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.947      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.947      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.947      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.947      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.947      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.947      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.947      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.954      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.954      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.954      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.954      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.954      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.954      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.954      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.954      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.964      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.964      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.964      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.964      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.964      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.964      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.964      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.957      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.957      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.939      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.939      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.939      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.939      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.939      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.937      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.957      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.957      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.957      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.957      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.957      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.957      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.957      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.957      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.957      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.946      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.946      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.946      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.946      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.946      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.946      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.946      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.946      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.946      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.946      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.946      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.946      ;
; 97.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.744      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
; 97.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.698      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.296      ;
; 1.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.883      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.034      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.034      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.034      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.034      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.034      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.034      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.034      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.034      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.034      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.034      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.034      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.034      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.267      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.267      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.267      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.267      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.267      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.267      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.559      ;
; 2.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.579      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.658      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.658      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.658      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.658      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.658      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.658      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.658      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.658      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.658      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.658      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.658      ;
; 3.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.658      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.665      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.665      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.665      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.665      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.665      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.665      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.665      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.665      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.668      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.668      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.668      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.668      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.668      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.668      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.668      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.668      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.668      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.668      ;
; 3.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.668      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.659      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.659      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.659      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.659      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.659      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.659      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.659      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.659      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.659      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.676      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.676      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.676      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.676      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.676      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.676      ;
; 3.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.676      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.686      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.686      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.686      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.686      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.686      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.686      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.686      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.686      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.686      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.685      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.685      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.685      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.685      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.685      ;
; 3.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.685      ;
; 3.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.651      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.767 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.278      ;
; 2.767 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.278      ;
; 2.767 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.278      ;
; 2.767 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.278      ;
; 2.767 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.278      ;
; 2.767 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.278      ;
; 2.767 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.278      ;
; 2.806 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.284      ; 3.285      ;
; 2.806 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.284      ; 3.285      ;
; 2.806 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.284      ; 3.285      ;
; 2.806 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.284      ; 3.285      ;
; 2.806 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.284      ; 3.285      ;
; 2.850 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 3.285      ;
; 2.850 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 3.285      ;
; 2.850 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 3.285      ;
; 2.850 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 3.285      ;
; 2.850 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 3.285      ;
; 2.850 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 3.285      ;
; 2.951 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.139      ; 3.285      ;
; 3.055 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 3.285      ;
; 3.055 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 3.285      ;
; 3.055 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[0]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 3.285      ;
; 3.055 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[1]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 3.285      ;
; 3.111 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.286      ;
; 3.111 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.286      ;
; 3.111 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.286      ;
; 3.111 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.286      ;
; 3.111 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.286      ;
; 3.111 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.286      ;
; 3.111 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.286      ;
; 3.111 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.286      ;
; 3.117 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.628      ;
; 3.117 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.628      ;
; 3.117 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.628      ;
; 3.117 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.628      ;
; 3.117 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.628      ;
; 3.117 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.628      ;
; 3.117 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 3.628      ;
; 3.152 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.060     ; 3.287      ;
; 3.152 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.060     ; 3.287      ;
; 3.156 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.284      ; 3.635      ;
; 3.156 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.284      ; 3.635      ;
; 3.156 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.284      ; 3.635      ;
; 3.156 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.284      ; 3.635      ;
; 3.156 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.284      ; 3.635      ;
; 3.164 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.073     ; 3.286      ;
; 3.164 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.073     ; 3.286      ;
; 3.164 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.073     ; 3.286      ;
; 3.164 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.073     ; 3.286      ;
; 3.184 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.101     ; 3.278      ;
; 3.184 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.101     ; 3.278      ;
; 3.184 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.101     ; 3.278      ;
; 3.184 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.101     ; 3.278      ;
; 3.184 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.101     ; 3.278      ;
; 3.184 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.101     ; 3.278      ;
; 3.184 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.101     ; 3.278      ;
; 3.184 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[10]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.101     ; 3.278      ;
; 3.200 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 3.635      ;
; 3.200 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 3.635      ;
; 3.200 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 3.635      ;
; 3.200 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 3.635      ;
; 3.200 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 3.635      ;
; 3.200 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 3.635      ;
; 3.201 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.109     ; 3.287      ;
; 3.228 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.146     ; 3.277      ;
; 3.228 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[6]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.146     ; 3.277      ;
; 3.228 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[9]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.146     ; 3.277      ;
; 3.228 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[8]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.146     ; 3.277      ;
; 3.264 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.171     ; 3.288      ;
; 3.264 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.171     ; 3.288      ;
; 3.264 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.171     ; 3.288      ;
; 3.264 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.171     ; 3.288      ;
; 3.264 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[2]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.171     ; 3.288      ;
; 3.264 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[5]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.171     ; 3.288      ;
; 3.301 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.139      ; 3.635      ;
; 3.340 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.248     ; 3.287      ;
; 3.340 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.248     ; 3.287      ;
; 3.340 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.248     ; 3.287      ;
; 3.340 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.248     ; 3.287      ;
; 3.340 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[4]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.248     ; 3.287      ;
; 3.340 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[7]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.248     ; 3.287      ;
; 3.340 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[3]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.248     ; 3.287      ;
; 3.405 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 3.635      ;
; 3.405 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 3.635      ;
; 3.405 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[0]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 3.635      ;
; 3.405 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[1]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.035      ; 3.635      ;
; 3.461 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.636      ;
; 3.461 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.636      ;
; 3.461 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.636      ;
; 3.461 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.636      ;
; 3.461 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.636      ;
; 3.461 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.636      ;
; 3.461 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.636      ;
; 3.461 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.020     ; 3.636      ;
; 3.502 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.060     ; 3.637      ;
; 3.502 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.060     ; 3.637      ;
; 3.514 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.073     ; 3.636      ;
; 3.514 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.073     ; 3.636      ;
; 3.514 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.073     ; 3.636      ;
; 3.514 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.073     ; 3.636      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.672 ; 9.902        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 9.672 ; 9.902        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 9.674 ; 9.904        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                            ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                            ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                            ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff   ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff   ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                            ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                            ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                            ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                         ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                      ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                                                                                      ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                                                                                      ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                                                                                                      ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                      ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                      ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                      ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.431 ; 19.647       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[7]                                                                                                                              ;
; 19.431 ; 19.647       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_hsync_r[0]                                                                                                                              ;
; 19.431 ; 19.647       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_hsync_r[1]                                                                                                                              ;
; 19.431 ; 19.647       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_vsync_r[0]                                                                                                                              ;
; 19.431 ; 19.647       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_vsync_r[1]                                                                                                                              ;
; 19.431 ; 19.647       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                    ;
; 19.431 ; 19.647       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                    ;
; 19.431 ; 19.647       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                    ;
; 19.431 ; 19.647       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[0]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[1]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[2]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[3]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[4]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[5]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[6]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[0]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[1]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[2]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[3]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[4]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[5]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[6]                                                                                                                              ;
; 19.454 ; 19.670       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[7]                                                                                                                              ;
; 19.474 ; 19.690       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[0]                                           ;
; 19.484 ; 19.700       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[1]                                           ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ;
; 19.496 ; 19.712       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[0]                                                                                                                                    ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[10]                                                                                                                                   ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[11]                                                                                                                                   ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[12]                                                                                                                                   ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[13]                                                                                                                                   ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[14]                                                                                                                                   ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[15]                                                                                                                                   ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[1]                                                                                                                                    ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[2]                                                                                                                                    ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[3]                                                                                                                                    ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[4]                                                                                                                                    ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[5]                                                                                                                                    ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[6]                                                                                                                                    ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[7]                                                                                                                                    ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[8]                                                                                                                                    ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[9]                                                                                                                                    ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0]  ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ;
; 19.499 ; 19.715       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[3]                                           ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[4]                                           ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[7]                                           ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[2]                                           ;
; 19.548 ; 19.764       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[5]                                           ;
; 19.554 ; 19.770       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ;
; 19.554 ; 19.770       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ;
; 19.554 ; 19.770       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ;
; 19.554 ; 19.770       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ;
; 19.554 ; 19.770       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ;
; 19.554 ; 19.770       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ;
; 19.554 ; 19.770       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ;
; 19.554 ; 19.770       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ;
; 19.555 ; 19.771       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ;
; 19.555 ; 19.771       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ;
; 19.555 ; 19.771       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ;
; 19.555 ; 19.771       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ;
; 19.566 ; 19.782       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ;
; 19.566 ; 19.782       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ;
; 19.566 ; 19.782       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ;
; 19.566 ; 19.782       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ;
; 19.566 ; 19.782       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6]  ;
; 19.566 ; 19.782       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ;
; 19.566 ; 19.782       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ;
; 19.566 ; 19.782       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[10]                                          ;
; 19.574 ; 19.790       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ;
; 19.574 ; 19.790       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[6]                                           ;
; 19.574 ; 19.790       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[8]                                           ;
; 19.574 ; 19.790       ; 0.216          ; High Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[9]                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_net'                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------+
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ;
; 19.638 ; 19.822       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; clk_25m                                         ;
; 19.638 ; 19.822       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ;
; 19.638 ; 19.822       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ;
; 19.638 ; 19.822       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ;
; 19.638 ; 19.822       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ;
; 19.638 ; 19.822       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ;
; 19.638 ; 19.822       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ;
; 19.638 ; 19.822       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ;
; 19.638 ; 19.822       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ;
; 19.638 ; 19.822       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ;
; 19.862 ; 19.862       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; clk_25m|clk                                     ;
; 19.862 ; 19.862       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data[0]|clk             ;
; 19.862 ; 19.862       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data[1]|clk             ;
; 19.862 ; 19.862       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_dv|clk                  ;
; 19.862 ; 19.862       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|rd_flag|clk                    ;
; 19.862 ; 19.862       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[0]|clk             ;
; 19.862 ; 19.862       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[1]|clk             ;
; 19.862 ; 19.862       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[2]|clk             ;
; 19.862 ; 19.862       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[3]|clk             ;
; 19.862 ; 19.862       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_dv_reg|clk                  ;
; 19.864 ; 19.864       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data_reg[0]|clk         ;
; 19.864 ; 19.864       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data_reg[1]|clk         ;
; 19.952 ; 20.168       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; clk_25m                                         ;
; 19.952 ; 20.168       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ;
; 19.952 ; 20.168       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ;
; 19.952 ; 20.168       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ;
; 19.952 ; 20.168       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ;
; 19.952 ; 20.168       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ;
; 19.952 ; 20.168       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ;
; 19.952 ; 20.168       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ;
; 19.952 ; 20.168       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ;
; 19.952 ; 20.168       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ;
; 19.975 ; 19.975       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; e_rxclk~input|o                                 ;
; 19.998 ; 20.182       ; 0.184          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ;
; 19.998 ; 20.182       ; 0.184          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; e_rxclk~input|i                                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; e_rxclk~input|i                                 ;
; 20.025 ; 20.025       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; e_rxclk~input|o                                 ;
; 20.131 ; 20.131       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; clk_25m|clk                                     ;
; 20.131 ; 20.131       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data[0]|clk             ;
; 20.131 ; 20.131       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data[1]|clk             ;
; 20.131 ; 20.131       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data_reg[0]|clk         ;
; 20.131 ; 20.131       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data_reg[1]|clk         ;
; 20.131 ; 20.131       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_dv|clk                  ;
; 20.131 ; 20.131       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|rd_flag|clk                    ;
; 20.131 ; 20.131       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[0]|clk             ;
; 20.131 ; 20.131       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[1]|clk             ;
; 20.131 ; 20.131       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[2]|clk             ;
; 20.131 ; 20.131       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[3]|clk             ;
; 20.131 ; 20.131       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_dv_reg|clk                  ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_net ; Rise       ; e_rxclk                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; clk_25m                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ;
; 19.965 ; 19.965       ; 0.000          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]         ;
; 19.965 ; 19.965       ; 0.000          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; alt_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk           ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[0]|clk                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[1]|clk                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[2]|clk                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|u0|SD_COUNTER[3]|clk                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.291 ; 49.521       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.381 ; 49.597       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                      ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                      ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                 ;
; 49.426 ; 49.610       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                  ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                  ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                       ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                       ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                       ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                       ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                       ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                         ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                         ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                         ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                         ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                         ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                         ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                         ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                         ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                  ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                  ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                             ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                             ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                             ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                             ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                             ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                 ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                 ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                              ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                             ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[0] ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[1] ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[2] ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                      ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                      ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                      ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                      ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                 ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                 ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                 ;
; 49.427 ; 49.611       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                 ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                       ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                       ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                       ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                      ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                      ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                      ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                      ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                        ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                   ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                   ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                   ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                   ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                   ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                   ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                    ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; cam_sda             ; clk_50m             ; 6.586 ; 6.687 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.171 ; 3.413 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.864 ; 6.791 ; Rise       ; altera_reserved_tck                                      ;
; cam_data[*]         ; clk_50m             ; 3.177 ; 3.171 ; Rise       ; clk_50m                                                  ;
;  cam_data[0]        ; clk_50m             ; 3.177 ; 3.171 ; Rise       ; clk_50m                                                  ;
;  cam_data[1]        ; clk_50m             ; 2.850 ; 2.768 ; Rise       ; clk_50m                                                  ;
;  cam_data[2]        ; clk_50m             ; 3.053 ; 2.906 ; Rise       ; clk_50m                                                  ;
;  cam_data[3]        ; clk_50m             ; 2.767 ; 2.872 ; Rise       ; clk_50m                                                  ;
;  cam_data[4]        ; clk_50m             ; 3.012 ; 3.014 ; Rise       ; clk_50m                                                  ;
;  cam_data[5]        ; clk_50m             ; 2.543 ; 2.706 ; Rise       ; clk_50m                                                  ;
;  cam_data[6]        ; clk_50m             ; 3.001 ; 2.944 ; Rise       ; clk_50m                                                  ;
;  cam_data[7]        ; clk_50m             ; 2.796 ; 2.765 ; Rise       ; clk_50m                                                  ;
; cam_data[*]         ; cmos_pclk           ; 2.198 ; 2.281 ; Rise       ; cmos_pclk                                                ;
;  cam_data[0]        ; cmos_pclk           ; 1.440 ; 1.599 ; Rise       ; cmos_pclk                                                ;
;  cam_data[1]        ; cmos_pclk           ; 1.793 ; 1.813 ; Rise       ; cmos_pclk                                                ;
;  cam_data[2]        ; cmos_pclk           ; 1.718 ; 1.758 ; Rise       ; cmos_pclk                                                ;
;  cam_data[3]        ; cmos_pclk           ; 1.698 ; 1.773 ; Rise       ; cmos_pclk                                                ;
;  cam_data[4]        ; cmos_pclk           ; 1.735 ; 1.822 ; Rise       ; cmos_pclk                                                ;
;  cam_data[5]        ; cmos_pclk           ; 2.198 ; 2.281 ; Rise       ; cmos_pclk                                                ;
;  cam_data[6]        ; cmos_pclk           ; 1.524 ; 1.596 ; Rise       ; cmos_pclk                                                ;
;  cam_data[7]        ; cmos_pclk           ; 1.514 ; 1.543 ; Rise       ; cmos_pclk                                                ;
; cam_hsync           ; cmos_pclk           ; 1.385 ; 1.443 ; Rise       ; cmos_pclk                                                ;
; cam_vsync           ; cmos_pclk           ; 1.458 ; 1.496 ; Rise       ; cmos_pclk                                                ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; cam_sda             ; clk_50m             ; -4.984 ; -4.950 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.480  ; 1.381  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.294 ; -1.493 ; Rise       ; altera_reserved_tck                                      ;
; cam_data[*]         ; clk_50m             ; -1.789 ; -1.802 ; Rise       ; clk_50m                                                  ;
;  cam_data[0]        ; clk_50m             ; -2.159 ; -2.175 ; Rise       ; clk_50m                                                  ;
;  cam_data[1]        ; clk_50m             ; -2.159 ; -2.178 ; Rise       ; clk_50m                                                  ;
;  cam_data[2]        ; clk_50m             ; -2.181 ; -2.171 ; Rise       ; clk_50m                                                  ;
;  cam_data[3]        ; clk_50m             ; -2.252 ; -2.331 ; Rise       ; clk_50m                                                  ;
;  cam_data[4]        ; clk_50m             ; -2.364 ; -2.447 ; Rise       ; clk_50m                                                  ;
;  cam_data[5]        ; clk_50m             ; -2.108 ; -2.265 ; Rise       ; clk_50m                                                  ;
;  cam_data[6]        ; clk_50m             ; -1.789 ; -1.802 ; Rise       ; clk_50m                                                  ;
;  cam_data[7]        ; clk_50m             ; -2.153 ; -2.081 ; Rise       ; clk_50m                                                  ;
; cam_data[*]         ; cmos_pclk           ; -1.000 ; -1.095 ; Rise       ; cmos_pclk                                                ;
;  cam_data[0]        ; cmos_pclk           ; -1.000 ; -1.154 ; Rise       ; cmos_pclk                                                ;
;  cam_data[1]        ; cmos_pclk           ; -1.339 ; -1.359 ; Rise       ; cmos_pclk                                                ;
;  cam_data[2]        ; cmos_pclk           ; -1.267 ; -1.306 ; Rise       ; cmos_pclk                                                ;
;  cam_data[3]        ; cmos_pclk           ; -1.248 ; -1.321 ; Rise       ; cmos_pclk                                                ;
;  cam_data[4]        ; cmos_pclk           ; -1.267 ; -1.343 ; Rise       ; cmos_pclk                                                ;
;  cam_data[5]        ; cmos_pclk           ; -1.728 ; -1.809 ; Rise       ; cmos_pclk                                                ;
;  cam_data[6]        ; cmos_pclk           ; -1.084 ; -1.151 ; Rise       ; cmos_pclk                                                ;
;  cam_data[7]        ; cmos_pclk           ; -1.069 ; -1.095 ; Rise       ; cmos_pclk                                                ;
; cam_hsync           ; cmos_pclk           ; -0.931 ; -0.975 ; Rise       ; cmos_pclk                                                ;
; cam_vsync           ; cmos_pclk           ; -1.016 ; -1.050 ; Rise       ; cmos_pclk                                                ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; cam_scl             ; clk_50m             ; 10.745 ; 10.558 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_sda             ; clk_50m             ; 5.394  ; 5.740  ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ; 2.888  ;        ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ;        ; 2.827  ; Fall       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.910 ; 13.582 ; Fall       ; altera_reserved_tck                                      ;
; led                 ; clk_50m             ; 8.177  ; 8.077  ; Rise       ; clk_50m                                                  ;
; e_tx[*]             ; clk_net             ; 6.835  ; 6.594  ; Fall       ; clk_net                                                  ;
;  e_tx[0]            ; clk_net             ; 6.267  ; 6.149  ; Fall       ; clk_net                                                  ;
;  e_tx[1]            ; clk_net             ; 6.835  ; 6.594  ; Fall       ; clk_net                                                  ;
; e_txen              ; clk_net             ; 6.842  ; 6.599  ; Fall       ; clk_net                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; cam_scl             ; clk_50m             ; 5.401  ; 5.143  ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_sda             ; clk_50m             ; 4.830  ; 5.164  ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ; 2.431  ;        ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ;        ; 2.372  ; Fall       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.579 ; 11.247 ; Fall       ; altera_reserved_tck                                      ;
; led                 ; clk_50m             ; 7.916  ; 7.821  ; Rise       ; clk_50m                                                  ;
; e_tx[*]             ; clk_net             ; 6.032  ; 5.918  ; Fall       ; clk_net                                                  ;
;  e_tx[0]            ; clk_net             ; 6.032  ; 5.918  ; Fall       ; clk_net                                                  ;
;  e_tx[1]            ; clk_net             ; 6.577  ; 6.344  ; Fall       ; clk_net                                                  ;
; e_txen              ; clk_net             ; 6.584  ; 6.349  ; Fall       ; clk_net                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; cam_sda   ; clk_50m    ; 10.753 ; 10.654 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; cam_sda   ; clk_50m    ; 6.720 ; 6.621 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+
; cam_sda   ; clk_50m    ; 10.304    ; 10.403    ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+
; cam_sda   ; clk_50m    ; 6.317     ; 6.416     ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 73.172 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                         ; Synchronization Node                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.172                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8] ;                        ;              ;                  ; 38.971       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8] ;                        ;              ;                  ; 34.201       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                          ; 73.314                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                            ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                             ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ;                        ;              ;                  ; 39.178       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ;                        ;              ;                  ; 34.136       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.418                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6] ;                        ;              ;                  ; 38.785       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6] ;                        ;              ;                  ; 34.633       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.744                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9] ;                        ;              ;                  ; 39.177       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9] ;                        ;              ;                  ; 34.567       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.769                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4] ;                        ;              ;                  ; 38.973       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4] ;                        ;              ;                  ; 34.796       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.907                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7] ;                        ;              ;                  ; 39.179       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7] ;                        ;              ;                  ; 34.728       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.991                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2] ;                        ;              ;                  ; 38.969       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2] ;                        ;              ;                  ; 35.022       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 73.997                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0] ;                        ;              ;                  ; 38.605       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0] ;                        ;              ;                  ; 35.392       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 74.131                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5] ;                        ;              ;                  ; 39.177       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5] ;                        ;              ;                  ; 34.954       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 74.453                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3] ;                        ;              ;                  ; 39.127       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3] ;                        ;              ;                  ; 35.326       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 74.651                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1] ;                        ;              ;                  ; 38.970       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1] ;                        ;              ;                  ; 35.681       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_50m                                                  ; 17.011 ; 0.000         ;
; clk_net                                                  ; 18.793 ; 0.000         ;
; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.085 ; 0.000         ;
; cmos_pclk                                                ; 36.852 ; 0.000         ;
; altera_reserved_tck                                      ; 46.309 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; cmos_pclk                                                ; 0.137 ; 0.000         ;
; clk_50m                                                  ; 0.144 ; 0.000         ;
; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; altera_reserved_tck                                      ; 0.187 ; 0.000         ;
; clk_net                                                  ; 0.206 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cmos_pclk           ; 37.932 ; 0.000         ;
; altera_reserved_tck ; 49.313 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.493 ; 0.000         ;
; cmos_pclk           ; 1.332 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_50m                                                  ; 9.373  ; 0.000         ;
; clk_net                                                  ; 19.343 ; 0.000         ;
; cmos_pclk                                                ; 19.347 ; 0.000         ;
; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.797 ; 0.000         ;
; altera_reserved_tck                                      ; 49.455 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.955      ;
; 17.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.917      ;
; 17.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.875      ;
; 17.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.827      ;
; 17.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.815      ;
; 17.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.806      ;
; 17.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.035     ; 2.756      ;
; 17.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.731      ;
; 17.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.732      ;
; 17.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.035     ; 2.718      ;
; 17.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.712      ;
; 17.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.035     ; 2.705      ;
; 17.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.033     ; 2.693      ;
; 17.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.033     ; 2.690      ;
; 17.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.035     ; 2.662      ;
; 17.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.649      ;
; 17.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.646      ;
; 17.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.034     ; 2.647      ;
; 17.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.033     ; 2.633      ;
; 17.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.035     ; 2.629      ;
; 17.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.035     ; 2.627      ;
; 17.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.604      ;
; 17.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.034     ; 2.602      ;
; 17.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.033     ; 2.602      ;
; 17.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.034     ; 2.595      ;
; 17.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.590      ;
; 17.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.033     ; 2.594      ;
; 17.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.587      ;
; 17.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.585      ;
; 17.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.584      ;
; 17.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.033     ; 2.590      ;
; 17.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.566      ;
; 17.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.042     ; 2.535      ;
; 17.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.034     ; 2.541      ;
; 17.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.040     ; 2.528      ;
; 17.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.527      ;
; 17.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.524      ;
; 17.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.517      ;
; 17.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.035     ; 2.519      ;
; 17.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.033     ; 2.520      ;
; 17.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.040     ; 2.511      ;
; 17.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.042     ; 2.497      ;
; 17.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.495      ;
; 17.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.494      ;
; 17.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.040     ; 2.490      ;
; 17.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.489      ;
; 17.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.489      ;
; 17.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.480      ;
; 17.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.479      ;
; 17.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.475      ;
; 17.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.476      ;
; 17.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.040     ; 2.473      ;
; 17.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.464      ;
; 17.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.042     ; 2.455      ;
; 17.513 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.455      ;
; 17.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.040     ; 2.448      ;
; 17.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.447      ;
; 17.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.442      ;
; 17.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.441      ;
; 17.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.437      ;
; 17.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.040     ; 2.431      ;
; 17.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.040     ; 2.407      ;
; 17.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.404      ;
; 17.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.400      ;
; 17.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.399      ;
; 17.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.038     ; 2.400      ;
; 17.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.399      ;
; 17.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.395      ;
; 17.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.040     ; 2.395      ;
; 17.575 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; clk_50m      ; clk_50m     ; 20.000       ; -0.034     ; 2.398      ;
; 17.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.040     ; 2.386      ;
; 17.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.038     ; 2.388      ;
; 17.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.387      ;
; 17.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk_50m      ; clk_50m     ; 20.000       ; -0.033     ; 2.390      ;
; 17.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; clk_50m      ; clk_50m     ; 20.000       ; -0.033     ; 2.389      ;
; 17.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.380      ;
; 17.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.038     ; 2.383      ;
; 17.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.381      ;
; 17.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; clk_50m      ; clk_50m     ; 20.000       ; -0.033     ; 2.386      ;
; 17.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.038     ; 2.379      ;
; 17.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.378      ;
; 17.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.036     ; 2.377      ;
; 17.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.369      ;
; 17.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.038     ; 2.371      ;
; 17.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.361      ;
; 17.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.038     ; 2.362      ;
; 17.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; clk_50m      ; clk_50m     ; 20.000       ; -0.041     ; 2.353      ;
; 17.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.352      ;
; 17.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.036     ; 2.354      ;
; 17.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.036     ; 2.354      ;
; 17.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.351      ;
; 17.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.036     ; 2.353      ;
; 17.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.347      ;
; 17.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.347      ;
; 17.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.345      ;
; 17.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.342      ;
; 17.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.341      ;
; 17.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                  ; clk_50m      ; clk_50m     ; 20.000       ; -0.036     ; 2.343      ;
; 17.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.340      ;
; 17.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; clk_50m      ; clk_50m     ; 20.000       ; -0.039     ; 2.339      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_net'                                                                                                                                            ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.793 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; 20.000       ; -0.498     ; 0.716      ;
; 18.793 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; 20.000       ; -0.498     ; 0.716      ;
; 18.959 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; 20.000       ; -0.498     ; 0.550      ;
; 18.968 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; 20.000       ; -0.498     ; 0.541      ;
; 18.969 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; 20.000       ; -0.498     ; 0.540      ;
; 18.998 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; 20.000       ; -0.498     ; 0.511      ;
; 19.128 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; 20.000       ; -0.498     ; 0.381      ;
; 19.137 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; 20.000       ; -0.498     ; 0.372      ;
; 20.064 ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ; clk_net      ; clk_net     ; 20.000       ; 0.433      ; 0.376      ;
; 20.068 ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ; clk_net      ; clk_net     ; 20.000       ; 0.433      ; 0.372      ;
; 39.586 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ; clk_net      ; clk_net     ; 40.000       ; -0.028     ; 0.393      ;
; 39.588 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; clk_net      ; clk_net     ; 40.000       ; -0.028     ; 0.391      ;
; 39.624 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; clk_net      ; clk_net     ; 40.000       ; -0.024     ; 0.359      ;
; 39.624 ; clk_25m                                         ; clk_25m                                         ; clk_net      ; clk_net     ; 40.000       ; -0.024     ; 0.359      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 35.085 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 4.884      ;
; 35.268 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 4.701      ;
; 35.269 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 4.700      ;
; 35.303 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 4.666      ;
; 35.334 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 4.635      ;
; 35.421 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 4.549      ;
; 35.484 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 4.485      ;
; 36.114 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 3.875      ;
; 36.738 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.231      ;
; 36.797 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 3.192      ;
; 36.917 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.059      ;
; 37.124 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.852      ;
; 37.147 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.829      ;
; 37.255 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.721      ;
; 37.262 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.727      ;
; 37.272 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.704      ;
; 37.314 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.675      ;
; 37.388 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.588      ;
; 37.391 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.598      ;
; 37.436 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.540      ;
; 37.443 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.546      ;
; 37.462 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.514      ;
; 37.479 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.497      ;
; 37.483 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.506      ;
; 37.487 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.489      ;
; 37.495 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.494      ;
; 37.497 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.473      ;
; 37.512 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.464      ;
; 37.520 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.469      ;
; 37.625 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.351      ;
; 37.643 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.333      ;
; 37.655 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.321      ;
; 37.677 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.299      ;
; 37.736 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.234      ;
; 37.767 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.209      ;
; 37.776 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.200      ;
; 37.779 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.210      ;
; 37.807 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.151      ;
; 37.807 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.151      ;
; 37.807 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.151      ;
; 37.807 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.151      ;
; 37.807 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.151      ;
; 37.807 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.151      ;
; 37.808 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.168      ;
; 37.828 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.148      ;
; 37.828 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.136      ;
; 37.828 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.136      ;
; 37.828 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.136      ;
; 37.828 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.136      ;
; 37.828 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.136      ;
; 37.828 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.136      ;
; 37.832 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.144      ;
; 37.895 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.082      ;
; 37.900 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.076      ;
; 37.921 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.055      ;
; 37.948 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.041      ;
; 37.953 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.005      ;
; 37.953 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.005      ;
; 37.953 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.005      ;
; 37.953 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.005      ;
; 37.953 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.005      ;
; 37.953 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.005      ;
; 37.974 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.002      ;
; 37.989 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.987      ;
; 37.993 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.985      ;
; 37.993 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.985      ;
; 37.993 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.985      ;
; 37.993 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.985      ;
; 37.993 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.985      ;
; 37.993 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.985      ;
; 37.993 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.985      ;
; 37.998 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.978      ;
; 38.001 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 1.988      ;
; 38.041 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.936      ;
; 38.043 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.933      ;
; 38.064 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.912      ;
; 38.065 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.911      ;
; 38.083 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.874      ;
; 38.095 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.881      ;
; 38.119 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.857      ;
; 38.133 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.843      ;
; 38.138 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.838      ;
; 38.139 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.839      ;
; 38.139 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.839      ;
; 38.139 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.839      ;
; 38.139 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.839      ;
; 38.139 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.839      ;
; 38.139 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.839      ;
; 38.139 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.839      ;
; 38.140 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.836      ;
; 38.165 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.799      ;
; 38.165 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.799      ;
; 38.191 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.780      ;
; 38.191 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.780      ;
; 38.214 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 1.775      ;
; 38.240 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.736      ;
; 38.271 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.707      ;
; 38.271 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.707      ;
; 38.271 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.707      ;
; 38.277 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.694      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 36.852 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.039     ; 3.116      ;
; 36.904 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.085     ; 3.018      ;
; 37.009 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.801      ;
; 37.015 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.039     ; 2.953      ;
; 37.015 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.039     ; 2.953      ;
; 37.017 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.817      ;
; 37.042 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.039     ; 2.926      ;
; 37.067 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.085     ; 2.855      ;
; 37.067 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.085     ; 2.855      ;
; 37.150 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.684      ;
; 37.168 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.666      ;
; 37.172 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.638      ;
; 37.172 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.638      ;
; 37.180 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.654      ;
; 37.180 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.654      ;
; 37.186 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.624      ;
; 37.197 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.039     ; 2.771      ;
; 37.200 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.039     ; 2.768      ;
; 37.205 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.039     ; 2.763      ;
; 37.205 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.039     ; 2.763      ;
; 37.206 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.604      ;
; 37.249 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.085     ; 2.673      ;
; 37.252 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.085     ; 2.670      ;
; 37.299 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 2.664      ;
; 37.300 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 2.650      ;
; 37.300 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 2.650      ;
; 37.300 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 2.650      ;
; 37.300 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 2.650      ;
; 37.313 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.521      ;
; 37.313 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.521      ;
; 37.325 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.485      ;
; 37.331 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.031     ; 2.667      ;
; 37.331 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.031     ; 2.667      ;
; 37.331 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.503      ;
; 37.331 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.503      ;
; 37.333 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.028     ; 2.668      ;
; 37.335 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.106     ; 2.566      ;
; 37.336 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.018     ; 2.653      ;
; 37.349 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.461      ;
; 37.349 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.461      ;
; 37.349 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.018     ; 2.640      ;
; 37.352 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.103     ; 2.552      ;
; 37.352 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.103     ; 2.552      ;
; 37.352 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.103     ; 2.552      ;
; 37.352 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.103     ; 2.552      ;
; 37.354 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.456      ;
; 37.357 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.453      ;
; 37.362 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.472      ;
; 37.365 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.469      ;
; 37.369 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.441      ;
; 37.369 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.441      ;
; 37.383 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.077     ; 2.569      ;
; 37.383 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.077     ; 2.569      ;
; 37.385 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.074     ; 2.570      ;
; 37.387 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.039     ; 2.581      ;
; 37.390 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.039     ; 2.578      ;
; 37.393 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.019      ; 2.655      ;
; 37.393 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.019      ; 2.655      ;
; 37.395 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.022      ; 2.656      ;
; 37.421 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.389      ;
; 37.426 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.046      ; 2.649      ;
; 37.426 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.046      ; 2.649      ;
; 37.428 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.049      ; 2.650      ;
; 37.437 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.221     ; 2.349      ;
; 37.445 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.027     ; 2.557      ;
; 37.445 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.027     ; 2.557      ;
; 37.445 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.365      ;
; 37.447 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.024     ; 2.558      ;
; 37.457 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.215     ; 2.335      ;
; 37.457 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.215     ; 2.335      ;
; 37.457 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.215     ; 2.335      ;
; 37.457 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.215     ; 2.335      ;
; 37.465 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.191     ; 2.351      ;
; 37.465 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.191     ; 2.351      ;
; 37.465 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.191     ; 2.351      ;
; 37.465 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.191     ; 2.351      ;
; 37.478 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.000      ; 2.551      ;
; 37.478 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.000      ; 2.551      ;
; 37.478 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.000      ; 2.529      ;
; 37.480 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.003      ; 2.552      ;
; 37.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.192     ; 2.352      ;
; 37.485 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.192     ; 2.352      ;
; 37.487 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.189     ; 2.353      ;
; 37.488 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.322      ;
; 37.488 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.197     ; 2.322      ;
; 37.489 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 2.474      ;
; 37.490 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 2.460      ;
; 37.490 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 2.460      ;
; 37.490 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 2.460      ;
; 37.490 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.057     ; 2.460      ;
; 37.491 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.072      ; 2.588      ;
; 37.493 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.168     ; 2.368      ;
; 37.493 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.168     ; 2.368      ;
; 37.495 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.165     ; 2.369      ;
; 37.495 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.339      ;
; 37.498 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.173     ; 2.336      ;
; 37.499 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.018     ; 2.490      ;
; 37.499 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.018     ; 2.490      ;
; 37.512 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.018     ; 2.477      ;
; 37.512 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.018     ; 2.477      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.967      ;
; 46.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.869      ;
; 46.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 3.864      ;
; 46.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 3.587      ;
; 46.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.285      ;
; 47.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.231      ;
; 47.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.139      ;
; 47.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.102      ;
; 47.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.056      ;
; 47.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 3.045      ;
; 47.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.986      ;
; 47.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.919      ;
; 47.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.900      ;
; 47.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.874      ;
; 47.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.765      ;
; 47.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.702      ;
; 47.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.534      ;
; 47.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.456      ;
; 47.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.359      ;
; 47.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.302      ;
; 48.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.774      ;
; 48.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.765      ;
; 48.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.682      ;
; 48.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.534      ;
; 48.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.330      ;
; 48.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.315      ;
; 49.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.166      ;
; 49.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 0.368      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.006      ;
; 96.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.976      ;
; 96.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.974      ;
; 97.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.908      ;
; 97.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.903      ;
; 97.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.878      ;
; 97.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.876      ;
; 97.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.873      ;
; 97.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.871      ;
; 97.123 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.861      ;
; 97.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.858      ;
; 97.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.859      ;
; 97.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.855      ;
; 97.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.853      ;
; 97.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.798      ;
; 97.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.795      ;
; 97.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.793      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.778      ;
; 97.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.775      ;
; 97.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.772      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.768      ;
; 97.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.771      ;
; 97.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.770      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.768      ;
; 97.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.766      ;
; 97.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.771      ;
; 97.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.764      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.762      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.767      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
; 97.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.748      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.137 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.173      ; 0.394      ;
; 0.146 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.173      ; 0.403      ;
; 0.149 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.173      ; 0.406      ;
; 0.149 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.149      ; 0.382      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.207 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.315      ;
; 0.208 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.315      ;
; 0.212 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.319      ;
; 0.224 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.221      ; 0.529      ;
; 0.231 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a1~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.151      ; 0.486      ;
; 0.240 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.010      ; 0.334      ;
; 0.242 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.010      ; 0.336      ;
; 0.247 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a1~porta_address_reg0    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.151      ; 0.502      ;
; 0.256 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.157      ; 0.497      ;
; 0.264 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.372      ;
; 0.265 ; camera_if:camera_if_inst|cam_data_r0[5]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[5]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.373      ;
; 0.269 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.157      ; 0.510      ;
; 0.270 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.377      ;
; 0.273 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.396      ;
; 0.273 ; camera_if:camera_if_inst|cam_data_r0[2]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[2]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.381      ;
; 0.273 ; camera_if:camera_if_inst|cam_data_r0[3]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[3]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.381      ;
; 0.274 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.042      ; 0.400      ;
; 0.274 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.397      ;
; 0.275 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.197      ; 0.556      ;
; 0.277 ; camera_if:camera_if_inst|cam_data_r0[1]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[1]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.385      ;
; 0.277 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.040      ; 0.401      ;
; 0.278 ; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.386      ;
; 0.278 ; camera_if:camera_if_inst|cam_data_r0[0]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[0]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.386      ;
; 0.278 ; camera_if:camera_if_inst|cam_vsync_r[1]                                                                                                                              ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.386      ;
; 0.280 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.387      ;
; 0.280 ; camera_if:camera_if_inst|cam_hsync_r[0]                                                                                                                              ; camera_if:camera_if_inst|cam_hsync_r[1]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.388      ;
; 0.281 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.387      ;
; 0.281 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.389      ;
; 0.282 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.021      ; 0.387      ;
; 0.283 ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|cam_hsync_r[1]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.391      ;
; 0.287 ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.395      ;
; 0.289 ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|cam_hsync_r[0]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.397      ;
; 0.291 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.010      ; 0.385      ;
; 0.294 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.010      ; 0.388      ;
; 0.300 ; camera_if:camera_if_inst|cam_vsync_r[0]                                                                                                                              ; camera_if:camera_if_inst|cam_vsync_r[1]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.408      ;
; 0.306 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.414      ;
; 0.310 ; camera_if:camera_if_inst|cam_data_r0[4]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[4]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.418      ;
; 0.312 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.418      ;
; 0.314 ; camera_if:camera_if_inst|cam_data_r0[6]                                                                                                                              ; camera_if:camera_if_inst|cam_data_r1[6]                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.422      ;
; 0.318 ; camera_if:camera_if_inst|h_cnt[15]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[15]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; camera_if:camera_if_inst|v_cnt[15]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[15]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; camera_if:camera_if_inst|h_cnt[1]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[1]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; camera_if:camera_if_inst|h_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[3]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; camera_if:camera_if_inst|h_cnt[5]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[5]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; camera_if:camera_if_inst|h_cnt[13]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[13]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; camera_if:camera_if_inst|h_cnt[11]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[11]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; camera_if:camera_if_inst|v_cnt[1]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[1]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; camera_if:camera_if_inst|v_cnt[3]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[3]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; camera_if:camera_if_inst|v_cnt[5]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[5]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; camera_if:camera_if_inst|v_cnt[11]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[11]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; camera_if:camera_if_inst|v_cnt[13]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[13]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; camera_if:camera_if_inst|h_cnt[6]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[6]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; camera_if:camera_if_inst|h_cnt[7]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[7]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; camera_if:camera_if_inst|h_cnt[9]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[9]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; camera_if:camera_if_inst|v_cnt[6]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[6]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; camera_if:camera_if_inst|v_cnt[7]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[7]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; camera_if:camera_if_inst|v_cnt[9]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[9]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; camera_if:camera_if_inst|h_cnt[2]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[2]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; camera_if:camera_if_inst|h_cnt[4]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[4]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; camera_if:camera_if_inst|h_cnt[8]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[8]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; camera_if:camera_if_inst|h_cnt[14]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[14]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; camera_if:camera_if_inst|v_cnt[2]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[2]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; camera_if:camera_if_inst|v_cnt[4]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[4]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; camera_if:camera_if_inst|v_cnt[8]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[8]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; camera_if:camera_if_inst|v_cnt[14]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[14]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; camera_if:camera_if_inst|h_cnt[10]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[10]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; camera_if:camera_if_inst|h_cnt[12]                                                                                                                                   ; camera_if:camera_if_inst|h_cnt[12]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; camera_if:camera_if_inst|v_cnt[10]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[10]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; camera_if:camera_if_inst|v_cnt[12]                                                                                                                                   ; camera_if:camera_if_inst|v_cnt[12]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.428      ;
; 0.326 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.434      ;
; 0.328 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.436      ;
; 0.328 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.436      ;
; 0.329 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.437      ;
; 0.331 ; camera_if:camera_if_inst|h_cnt[0]                                                                                                                                    ; camera_if:camera_if_inst|h_cnt[0]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.437      ;
; 0.331 ; camera_if:camera_if_inst|v_cnt[0]                                                                                                                                    ; camera_if:camera_if_inst|v_cnt[0]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.437      ;
; 0.335 ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.010      ; 0.429      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.220      ; 0.468      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.218      ; 0.467      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.219      ; 0.474      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.220      ; 0.477      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.218      ; 0.476      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.219      ; 0.481      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.219      ; 0.482      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.219      ; 0.485      ;
; 0.186 ; led_r                                                                                                                                                                                                                                                                                                                                      ; led_r                                                                                                                                                                                                                                                                                                                                        ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_init[5]                                                                                                                                                                                                                                                                                                                              ; reset_init[5]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg                                                                                                                                                                                                         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; reset_init[0]                                                                                                                                                                                                                                                                                                                              ; reset_init[0]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.317      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.327      ;
; 0.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.354      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.355      ;
; 0.256 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.377      ;
; 0.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.393      ;
; 0.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.396      ;
; 0.293 ; reset_init[2]                                                                                                                                                                                                                                                                                                                              ; reset_init[2]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; timer[11]                                                                                                                                                                                                                                                                                                                                  ; timer[11]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; reset_init[3]                                                                                                                                                                                                                                                                                                                              ; reset_init[3]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; timer[9]                                                                                                                                                                                                                                                                                                                                   ; timer[9]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; timer[17]                                                                                                                                                                                                                                                                                                                                  ; timer[17]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timer[15]                                                                                                                                                                                                                                                                                                                                  ; timer[15]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timer[13]                                                                                                                                                                                                                                                                                                                                  ; timer[13]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timer[12]                                                                                                                                                                                                                                                                                                                                  ; timer[12]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timer[10]                                                                                                                                                                                                                                                                                                                                  ; timer[10]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timer[7]                                                                                                                                                                                                                                                                                                                                   ; timer[7]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timer[1]                                                                                                                                                                                                                                                                                                                                   ; timer[1]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; timer[23]                                                                                                                                                                                                                                                                                                                                  ; timer[23]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; timer[19]                                                                                                                                                                                                                                                                                                                                  ; timer[19]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; timer[14]                                                                                                                                                                                                                                                                                                                                  ; timer[14]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; timer[8]                                                                                                                                                                                                                                                                                                                                   ; timer[8]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; timer[5]                                                                                                                                                                                                                                                                                                                                   ; timer[5]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; timer[4]                                                                                                                                                                                                                                                                                                                                   ; timer[4]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; timer[3]                                                                                                                                                                                                                                                                                                                                   ; timer[3]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; timer[2]                                                                                                                                                                                                                                                                                                                                   ; timer[2]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; timer[21]                                                                                                                                                                                                                                                                                                                                  ; timer[21]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; timer[18]                                                                                                                                                                                                                                                                                                                                  ; timer[18]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; timer[16]                                                                                                                                                                                                                                                                                                                                  ; timer[16]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; timer[22]                                                                                                                                                                                                                                                                                                                                  ; timer[22]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; reset_init[1]                                                                                                                                                                                                                                                                                                                              ; reset_init[1]                                                                                                                                                                                                                                                                                                                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.422      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.423      ;
; 0.306 ; timer[20]                                                                                                                                                                                                                                                                                                                                  ; timer[20]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; timer[6]                                                                                                                                                                                                                                                                                                                                   ; timer[6]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; timer[24]                                                                                                                                                                                                                                                                                                                                  ; timer[24]                                                                                                                                                                                                                                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; timer[0]                                                                                                                                                                                                                                                                                                                                   ; timer[0]                                                                                                                                                                                                                                                                                                                                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.218      ; 0.635      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.217      ; 0.637      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.208 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.213 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.215 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.215 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.270 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.273 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.303 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.316 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.320 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.325 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.333 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.453      ;
; 0.336 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.457      ;
; 0.371 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.492      ;
; 0.374 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.495      ;
; 0.377 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.498      ;
; 0.382 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.503      ;
; 0.382 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.503      ;
; 0.385 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.505      ;
; 0.392 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.513      ;
; 0.398 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.506      ;
; 0.398 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.518      ;
; 0.399 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.507      ;
; 0.401 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.521      ;
; 0.402 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.510      ;
; 0.405 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.526      ;
; 0.417 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.525      ;
; 0.418 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.526      ;
; 0.418 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.526      ;
; 0.419 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.527      ;
; 0.421 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.542      ;
; 0.432 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.553      ;
; 0.438 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.558      ;
; 0.451 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.453 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.458 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.463 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.471 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.474 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.475 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.477 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.598      ;
; 0.479 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.600      ;
; 0.483 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.483 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.486 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.607      ;
; 0.500 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.621      ;
; 0.508 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.516 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.482      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.482      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.483      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.483      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.495      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_net'                                                                                                                                             ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.206  ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; clk_net      ; clk_net     ; 0.000        ; 0.024      ; 0.314      ;
; 0.206  ; clk_25m                                         ; clk_25m                                         ; clk_net      ; clk_net     ; 0.000        ; 0.024      ; 0.314      ;
; 0.217  ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; clk_net      ; clk_net     ; 0.000        ; 0.028      ; 0.329      ;
; 0.219  ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ; clk_net      ; clk_net     ; 0.000        ; 0.028      ; 0.331      ;
; 19.732 ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ; clk_net      ; clk_net     ; -20.000      ; 0.498      ; 0.314      ;
; 19.734 ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ; clk_net      ; clk_net     ; -20.000      ; 0.498      ; 0.316      ;
; 20.662 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; -20.000      ; -0.433     ; 0.313      ;
; 20.668 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; -20.000      ; -0.433     ; 0.319      ;
; 20.763 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; -20.000      ; -0.433     ; 0.414      ;
; 20.765 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; -20.000      ; -0.433     ; 0.416      ;
; 20.779 ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; -20.000      ; -0.433     ; 0.430      ;
; 20.785 ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; -20.000      ; -0.433     ; 0.436      ;
; 21.056 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ; clk_net      ; clk_net     ; -20.000      ; -0.433     ; 0.707      ;
; 21.056 ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ; clk_net      ; clk_net     ; -20.000      ; -0.433     ; 0.707      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 37.932 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.944      ;
; 37.932 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.944      ;
; 37.932 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.944      ;
; 37.932 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.944      ;
; 37.932 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[4]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.944      ;
; 37.932 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[7]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.944      ;
; 37.932 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[3]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.944      ;
; 37.953 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.109     ; 1.945      ;
; 37.953 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.109     ; 1.945      ;
; 37.953 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.109     ; 1.945      ;
; 37.953 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.109     ; 1.945      ;
; 37.953 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[2]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.109     ; 1.945      ;
; 37.953 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[5]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.109     ; 1.945      ;
; 37.994 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.080     ; 1.933      ;
; 37.994 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[6]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.080     ; 1.933      ;
; 37.994 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[9]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.080     ; 1.933      ;
; 37.994 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[8]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.080     ; 1.933      ;
; 37.999 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.065     ; 1.943      ;
; 38.002 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.062     ; 1.943      ;
; 38.002 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.062     ; 1.943      ;
; 38.002 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.062     ; 1.943      ;
; 38.002 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.062     ; 1.943      ;
; 38.006 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.935      ;
; 38.006 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.935      ;
; 38.006 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.935      ;
; 38.006 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.935      ;
; 38.006 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.935      ;
; 38.006 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.935      ;
; 38.006 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.935      ;
; 38.006 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[10]                                          ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.935      ;
; 38.015 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.049     ; 1.943      ;
; 38.015 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.049     ; 1.943      ;
; 38.020 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.943      ;
; 38.020 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.943      ;
; 38.020 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.943      ;
; 38.020 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.943      ;
; 38.020 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.943      ;
; 38.020 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.943      ;
; 38.020 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.943      ;
; 38.020 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.943      ;
; 38.036 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.030     ; 1.941      ;
; 38.036 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.030     ; 1.941      ;
; 38.036 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[0]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.030     ; 1.941      ;
; 38.036 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[1]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.030     ; 1.941      ;
; 38.061 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.005     ; 1.941      ;
; 38.095 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.781      ;
; 38.095 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.781      ;
; 38.095 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.781      ;
; 38.095 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.781      ;
; 38.095 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[4]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.781      ;
; 38.095 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[7]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.781      ;
; 38.095 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[3]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.131     ; 1.781      ;
; 38.116 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.109     ; 1.782      ;
; 38.116 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.109     ; 1.782      ;
; 38.116 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.109     ; 1.782      ;
; 38.116 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.109     ; 1.782      ;
; 38.116 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[2]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.109     ; 1.782      ;
; 38.116 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[5]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.109     ; 1.782      ;
; 38.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.067      ; 1.942      ;
; 38.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.067      ; 1.942      ;
; 38.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.067      ; 1.942      ;
; 38.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.067      ; 1.942      ;
; 38.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.067      ; 1.942      ;
; 38.132 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.067      ; 1.942      ;
; 38.147 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.082      ; 1.942      ;
; 38.147 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.082      ; 1.942      ;
; 38.147 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.082      ; 1.942      ;
; 38.147 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.082      ; 1.942      ;
; 38.147 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.082      ; 1.942      ;
; 38.157 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.080     ; 1.770      ;
; 38.157 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[6]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.080     ; 1.770      ;
; 38.157 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[9]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.080     ; 1.770      ;
; 38.157 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[8]                                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.080     ; 1.770      ;
; 38.162 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.065     ; 1.780      ;
; 38.165 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.062     ; 1.780      ;
; 38.165 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.062     ; 1.780      ;
; 38.165 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.062     ; 1.780      ;
; 38.165 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.062     ; 1.780      ;
; 38.169 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.772      ;
; 38.169 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.772      ;
; 38.169 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.772      ;
; 38.169 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.772      ;
; 38.169 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.772      ;
; 38.169 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.772      ;
; 38.169 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6]  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.772      ;
; 38.169 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[10]                                          ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.066     ; 1.772      ;
; 38.177 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.105      ; 1.935      ;
; 38.177 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.105      ; 1.935      ;
; 38.177 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.105      ; 1.935      ;
; 38.177 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.105      ; 1.935      ;
; 38.177 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.105      ; 1.935      ;
; 38.177 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.105      ; 1.935      ;
; 38.177 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; 0.105      ; 1.935      ;
; 38.178 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.049     ; 1.780      ;
; 38.178 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.049     ; 1.780      ;
; 38.183 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.780      ;
; 38.183 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.780      ;
; 38.183 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.780      ;
; 38.183 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.780      ;
; 38.183 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 40.000       ; -0.044     ; 1.780      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 0.978      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.033      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.033      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.033      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.033      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.033      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.033      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.033      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.033      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.033      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.032      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.032      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.032      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.032      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.032      ;
; 97.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 2.032      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.015      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.015      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.015      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.013      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.013      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.013      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.013      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.013      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.013      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.013      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.013      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.013      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.022      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.022      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.022      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.022      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.022      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.022      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.022      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.022      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.022      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.023      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.023      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.023      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.023      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.023      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.023      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.023      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.023      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.023      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.016      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.016      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.016      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.016      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.016      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.016      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.016      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.016      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.011      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.011      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.011      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.011      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.011      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.008      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.011      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.011      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.011      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.011      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.011      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.011      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.011      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.011      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.011      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.011      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.011      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.011      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.466      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
; 98.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.460      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.613      ;
; 0.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.877      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.954      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.954      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.954      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.954      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.954      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.954      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.954      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.954      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.954      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.954      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.954      ;
; 0.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.954      ;
; 0.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.093      ;
; 0.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.093      ;
; 0.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.093      ;
; 0.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.093      ;
; 0.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.093      ;
; 0.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.093      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.236      ;
; 1.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.246      ;
; 1.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.799      ;
; 1.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.799      ;
; 1.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.799      ;
; 1.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.799      ;
; 1.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.799      ;
; 1.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.799      ;
; 1.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.799      ;
; 1.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.799      ;
; 1.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.799      ;
; 1.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.799      ;
; 1.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.799      ;
; 1.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.799      ;
; 1.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.817      ;
; 1.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.817      ;
; 1.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.817      ;
; 1.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.817      ;
; 1.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.817      ;
; 1.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.817      ;
; 1.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.817      ;
; 1.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.817      ;
; 1.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.817      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.800      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.800      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.800      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.803      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.803      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.803      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.803      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.803      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.803      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.803      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.803      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.807      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.807      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.807      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.807      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.807      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.807      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.807      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.799      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.799      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.799      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.799      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.799      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.808      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.808      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.817      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.817      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.817      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.817      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.817      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.817      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.808      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.808      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.808      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.808      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.808      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.808      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.808      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.808      ;
; 1.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.808      ;
; 1.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.799      ;
; 1.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.799      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.332 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.617      ;
; 1.332 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.617      ;
; 1.332 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.617      ;
; 1.332 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.617      ;
; 1.332 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.617      ;
; 1.332 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.617      ;
; 1.332 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.617      ;
; 1.362 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.177      ; 1.623      ;
; 1.362 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.177      ; 1.623      ;
; 1.362 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.177      ; 1.623      ;
; 1.362 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.177      ; 1.623      ;
; 1.362 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.177      ; 1.623      ;
; 1.378 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.161      ; 1.623      ;
; 1.378 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.161      ; 1.623      ;
; 1.378 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.161      ; 1.623      ;
; 1.378 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.161      ; 1.623      ;
; 1.378 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.161      ; 1.623      ;
; 1.378 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.161      ; 1.623      ;
; 1.453 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.086      ; 1.623      ;
; 1.485 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 1.623      ;
; 1.485 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 1.623      ;
; 1.485 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[0]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 1.623      ;
; 1.485 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[1]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 1.623      ;
; 1.495 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.624      ;
; 1.501 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.040      ; 1.625      ;
; 1.501 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.040      ; 1.625      ;
; 1.511 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 1.617      ;
; 1.511 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 1.617      ;
; 1.511 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 1.617      ;
; 1.511 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 1.617      ;
; 1.511 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 1.617      ;
; 1.511 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 1.617      ;
; 1.511 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 1.617      ;
; 1.511 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[10]                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 1.617      ;
; 1.513 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.027      ; 1.624      ;
; 1.513 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.027      ; 1.624      ;
; 1.513 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.027      ; 1.624      ;
; 1.513 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.027      ; 1.624      ;
; 1.518 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 1.625      ;
; 1.520 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.805      ;
; 1.520 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.805      ;
; 1.520 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.805      ;
; 1.520 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.805      ;
; 1.520 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.805      ;
; 1.520 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.805      ;
; 1.520 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.201      ; 1.805      ;
; 1.523 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.008      ; 1.615      ;
; 1.523 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[6]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.008      ; 1.615      ;
; 1.523 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[9]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.008      ; 1.615      ;
; 1.523 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[8]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.008      ; 1.615      ;
; 1.550 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.177      ; 1.811      ;
; 1.550 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.177      ; 1.811      ;
; 1.550 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.177      ; 1.811      ;
; 1.550 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.177      ; 1.811      ;
; 1.550 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.177      ; 1.811      ;
; 1.566 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.161      ; 1.811      ;
; 1.566 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.161      ; 1.811      ;
; 1.566 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.161      ; 1.811      ;
; 1.566 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.161      ; 1.811      ;
; 1.566 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.161      ; 1.811      ;
; 1.566 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.161      ; 1.811      ;
; 1.571 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.028     ; 1.627      ;
; 1.571 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.028     ; 1.627      ;
; 1.571 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.028     ; 1.627      ;
; 1.571 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.028     ; 1.627      ;
; 1.571 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[2]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.028     ; 1.627      ;
; 1.571 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[5]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.028     ; 1.627      ;
; 1.593 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.051     ; 1.626      ;
; 1.593 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.051     ; 1.626      ;
; 1.593 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.051     ; 1.626      ;
; 1.593 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.051     ; 1.626      ;
; 1.593 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[4]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.051     ; 1.626      ;
; 1.593 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[7]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.051     ; 1.626      ;
; 1.593 ; camera_if:camera_if_inst|cam_vsync_r[1] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[3]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; -0.051     ; 1.626      ;
; 1.641 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.086      ; 1.811      ;
; 1.673 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[0]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[1]                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 1.811      ;
; 1.683 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.812      ;
; 1.683 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.812      ;
; 1.683 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.812      ;
; 1.683 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.812      ;
; 1.683 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.812      ;
; 1.683 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.812      ;
; 1.683 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.812      ;
; 1.683 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 1.812      ;
; 1.689 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.040      ; 1.813      ;
; 1.689 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.040      ; 1.813      ;
; 1.699 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 1.805      ;
; 1.699 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 1.805      ;
; 1.699 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 1.805      ;
; 1.699 ; camera_if:camera_if_inst|cam_vsync_r[0] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 1.805      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                         ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                         ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                         ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                         ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|power_up_mode_source_reg                                                                                       ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                            ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                        ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                            ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                          ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                          ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                          ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                          ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                          ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                          ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                          ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                          ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                              ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                              ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                              ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                              ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                              ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                              ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                              ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                              ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; timer[0]                                                                                                                                                                                                                   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; timer[10]                                                                                                                                                                                                                  ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; timer[11]                                                                                                                                                                                                                  ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; timer[1]                                                                                                                                                                                                                   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; timer[2]                                                                                                                                                                                                                   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; timer[3]                                                                                                                                                                                                                   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; timer[4]                                                                                                                                                                                                                   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; timer[5]                                                                                                                                                                                                                   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; timer[6]                                                                                                                                                                                                                   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; timer[7]                                                                                                                                                                                                                   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; timer[8]                                                                                                                                                                                                                   ;
; 9.433 ; 9.617        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; timer[9]                                                                                                                                                                                                                   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; led_r                                                                                                                                                                                                                      ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; reset_init[0]                                                                                                                                                                                                              ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; reset_init[1]                                                                                                                                                                                                              ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; reset_init[2]                                                                                                                                                                                                              ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; reset_init[3]                                                                                                                                                                                                              ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; reset_init[4]                                                                                                                                                                                                              ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; reset_init[5]                                                                                                                                                                                                              ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                          ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                     ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                     ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                     ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                     ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                     ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                     ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                     ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                     ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_net'                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------+
; 19.343 ; 19.559       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; clk_25m                                         ;
; 19.343 ; 19.559       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ;
; 19.343 ; 19.559       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ;
; 19.343 ; 19.559       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ;
; 19.343 ; 19.559       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ;
; 19.343 ; 19.559       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ;
; 19.343 ; 19.559       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ;
; 19.343 ; 19.559       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ;
; 19.343 ; 19.559       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ;
; 19.343 ; 19.559       ; 0.216          ; High Pulse Width ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ;
; 19.396 ; 19.580       ; 0.184          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ;
; 19.396 ; 19.580       ; 0.184          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ;
; 19.565 ; 19.565       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; clk_25m|clk                                     ;
; 19.565 ; 19.565       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data[0]|clk             ;
; 19.565 ; 19.565       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data[1]|clk             ;
; 19.565 ; 19.565       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_dv|clk                  ;
; 19.565 ; 19.565       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|rd_flag|clk                    ;
; 19.565 ; 19.565       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[0]|clk             ;
; 19.565 ; 19.565       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[1]|clk             ;
; 19.565 ; 19.565       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[2]|clk             ;
; 19.565 ; 19.565       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[3]|clk             ;
; 19.565 ; 19.565       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|tx_dv_reg|clk                  ;
; 19.575 ; 19.575       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data_reg[0]|clk         ;
; 19.575 ; 19.575       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data_reg[1]|clk         ;
; 19.620 ; 19.620       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; e_rxclk~input|o                                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; e_rxclk~input|i                                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_net ; Rise       ; e_rxclk~input|i                                 ;
; 20.203 ; 20.419       ; 0.216          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ;
; 20.203 ; 20.419       ; 0.216          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ;
; 20.256 ; 20.440       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; clk_25m                                         ;
; 20.256 ; 20.440       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ;
; 20.256 ; 20.440       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ;
; 20.256 ; 20.440       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ;
; 20.256 ; 20.440       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ;
; 20.256 ; 20.440       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ;
; 20.256 ; 20.440       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ;
; 20.256 ; 20.440       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ;
; 20.256 ; 20.440       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ;
; 20.256 ; 20.440       ; 0.184          ; Low Pulse Width  ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ;
; 20.380 ; 20.380       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; e_rxclk~input|o                                 ;
; 20.424 ; 20.424       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data_reg[0]|clk         ;
; 20.424 ; 20.424       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data_reg[1]|clk         ;
; 20.435 ; 20.435       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; clk_25m|clk                                     ;
; 20.435 ; 20.435       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data[0]|clk             ;
; 20.435 ; 20.435       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_data[1]|clk             ;
; 20.435 ; 20.435       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|eth_tx_dv|clk                  ;
; 20.435 ; 20.435       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|rd_flag|clk                    ;
; 20.435 ; 20.435       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[0]|clk             ;
; 20.435 ; 20.435       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[1]|clk             ;
; 20.435 ; 20.435       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[2]|clk             ;
; 20.435 ; 20.435       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_data_reg[3]|clk             ;
; 20.435 ; 20.435       ; 0.000          ; High Pulse Width ; clk_net ; Rise       ; mii_to_rmii_inst|tx_dv_reg|clk                  ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_net ; Rise       ; e_rxclk                                         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_net ; Fall       ; clk_25m                                         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[0]     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data[1]     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[0] ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_net ; Rise       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_data_reg[1] ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|eth_tx_dv          ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|rd_flag            ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[0]     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[1]     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[2]     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_data_reg[3]     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_net ; Fall       ; mii_to_rmii:mii_to_rmii_inst|tx_dv_reg          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'                                                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.347 ; 19.577       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 19.347 ; 19.577       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 19.347 ; 19.577       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a1~porta_address_reg0    ;
; 19.347 ; 19.577       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a1~porta_we_reg          ;
; 19.348 ; 19.532       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ;
; 19.348 ; 19.532       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ;
; 19.348 ; 19.532       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[0]                                                   ;
; 19.348 ; 19.532       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[11]                                                  ;
; 19.348 ; 19.532       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[12]                                                  ;
; 19.348 ; 19.532       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[1]                                                   ;
; 19.348 ; 19.532       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[2]                                                   ;
; 19.349 ; 19.579       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 19.349 ; 19.579       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a1~porta_datain_reg0     ;
; 19.352 ; 19.582       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_address_reg0    ;
; 19.352 ; 19.582       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_we_reg          ;
; 19.354 ; 19.584       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[3]                                                   ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[4]                                                   ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[5]                                                   ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[6]                                                   ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[7]                                                   ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[10]                                                  ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[8]                                                   ;
; 19.359 ; 19.543       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ;
; 19.359 ; 19.543       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ;
; 19.359 ; 19.543       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ;
; 19.359 ; 19.543       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ;
; 19.359 ; 19.543       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ;
; 19.359 ; 19.543       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ;
; 19.359 ; 19.543       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ;
; 19.359 ; 19.543       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ;
; 19.364 ; 19.548       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ;
; 19.364 ; 19.548       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ;
; 19.364 ; 19.548       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ;
; 19.364 ; 19.548       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0]  ;
; 19.364 ; 19.548       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1]  ;
; 19.364 ; 19.548       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3]  ;
; 19.367 ; 19.551       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[7]                                                                                                                              ;
; 19.367 ; 19.551       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_hsync_r[0]                                                                                                                              ;
; 19.367 ; 19.551       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_hsync_r[1]                                                                                                                              ;
; 19.367 ; 19.551       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_vsync_r[0]                                                                                                                              ;
; 19.367 ; 19.551       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_vsync_r[1]                                                                                                                              ;
; 19.367 ; 19.551       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|f_cnt[0]                                                                                                                                    ;
; 19.367 ; 19.551       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|f_cnt[1]                                                                                                                                    ;
; 19.367 ; 19.551       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|f_cnt[2]                                                                                                                                    ;
; 19.367 ; 19.551       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|f_cnt[3]                                                                                                                                    ;
; 19.367 ; 19.551       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|wrptr_g[9]                                                   ;
; 19.368 ; 19.552       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ;
; 19.368 ; 19.598       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 19.368 ; 19.598       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_we_reg          ;
; 19.369 ; 19.553       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ;
; 19.369 ; 19.553       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ;
; 19.369 ; 19.553       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ;
; 19.369 ; 19.553       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ;
; 19.370 ; 19.600       ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 19.373 ; 19.557       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ;
; 19.373 ; 19.557       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ;
; 19.373 ; 19.557       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ;
; 19.373 ; 19.557       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ;
; 19.373 ; 19.557       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6]  ;
; 19.373 ; 19.557       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8]  ;
; 19.373 ; 19.557       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9]  ;
; 19.373 ; 19.557       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[10]                                          ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[0]                                                                                                                                    ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[10]                                                                                                                                   ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[11]                                                                                                                                   ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[12]                                                                                                                                   ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[13]                                                                                                                                   ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[14]                                                                                                                                   ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[15]                                                                                                                                   ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[1]                                                                                                                                    ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[2]                                                                                                                                    ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[3]                                                                                                                                    ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[4]                                                                                                                                    ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[5]                                                                                                                                    ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[6]                                                                                                                                    ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[7]                                                                                                                                    ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[8]                                                                                                                                    ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|v_cnt[9]                                                                                                                                    ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[0]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[1]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[2]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[3]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[4]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[5]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r0[6]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[0]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[1]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[2]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[3]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[4]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[5]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[6]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; camera_if:camera_if_inst|cam_data_r1[7]                                                                                                                              ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[6]                                           ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[8]                                           ;
; 19.378 ; 19.562       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|delayed_wrptr_g[9]                                           ;
; 19.381 ; 19.565       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ;
; 19.381 ; 19.565       ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3         ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3         ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT       ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0] ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1] ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2] ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3] ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4] ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                    ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                    ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                    ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                    ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                    ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                    ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                    ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                    ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                       ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                       ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                 ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                 ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                 ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                 ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                 ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                 ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                 ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                 ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                 ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                 ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                         ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                         ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                    ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                    ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                    ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1         ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2         ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1         ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2         ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END           ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK          ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|LUT_INDEX[0]|clk                                        ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|LUT_INDEX[1]|clk                                        ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|LUT_INDEX[2]|clk                                        ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|LUT_INDEX[3]|clk                                        ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|LUT_INDEX[4]|clk                                        ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; camera_if_inst|u_I2C_AV_Config|LUT_INDEX[5]|clk                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.471 ; 49.687       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0] ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1] ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2] ;
; 49.512 ; 49.696       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3] ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                     ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                    ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                    ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                    ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                    ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                    ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                    ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                     ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                     ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                     ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                     ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                     ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                     ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                     ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                     ;
; 49.513 ; 49.697       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                     ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                              ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                    ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                    ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                    ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                    ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                    ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                              ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                              ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                              ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                              ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                              ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; cam_sda             ; clk_50m             ; 3.505 ; 4.054 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.228 ; 1.548 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 2.630 ; 3.031 ; Rise       ; altera_reserved_tck                                      ;
; cam_data[*]         ; clk_50m             ; 1.574 ; 2.244 ; Rise       ; clk_50m                                                  ;
;  cam_data[0]        ; clk_50m             ; 1.574 ; 2.244 ; Rise       ; clk_50m                                                  ;
;  cam_data[1]        ; clk_50m             ; 1.403 ; 2.058 ; Rise       ; clk_50m                                                  ;
;  cam_data[2]        ; clk_50m             ; 1.481 ; 2.133 ; Rise       ; clk_50m                                                  ;
;  cam_data[3]        ; clk_50m             ; 1.442 ; 2.074 ; Rise       ; clk_50m                                                  ;
;  cam_data[4]        ; clk_50m             ; 1.500 ; 2.193 ; Rise       ; clk_50m                                                  ;
;  cam_data[5]        ; clk_50m             ; 1.333 ; 1.984 ; Rise       ; clk_50m                                                  ;
;  cam_data[6]        ; clk_50m             ; 1.468 ; 2.096 ; Rise       ; clk_50m                                                  ;
;  cam_data[7]        ; clk_50m             ; 1.376 ; 1.992 ; Rise       ; clk_50m                                                  ;
; cam_data[*]         ; cmos_pclk           ; 1.320 ; 1.971 ; Rise       ; cmos_pclk                                                ;
;  cam_data[0]        ; cmos_pclk           ; 0.976 ; 1.585 ; Rise       ; cmos_pclk                                                ;
;  cam_data[1]        ; cmos_pclk           ; 1.096 ; 1.701 ; Rise       ; cmos_pclk                                                ;
;  cam_data[2]        ; cmos_pclk           ; 1.079 ; 1.671 ; Rise       ; cmos_pclk                                                ;
;  cam_data[3]        ; cmos_pclk           ; 1.076 ; 1.678 ; Rise       ; cmos_pclk                                                ;
;  cam_data[4]        ; cmos_pclk           ; 1.108 ; 1.756 ; Rise       ; cmos_pclk                                                ;
;  cam_data[5]        ; cmos_pclk           ; 1.320 ; 1.971 ; Rise       ; cmos_pclk                                                ;
;  cam_data[6]        ; cmos_pclk           ; 0.988 ; 1.567 ; Rise       ; cmos_pclk                                                ;
;  cam_data[7]        ; cmos_pclk           ; 0.972 ; 1.553 ; Rise       ; cmos_pclk                                                ;
; cam_hsync           ; cmos_pclk           ; 0.935 ; 1.525 ; Rise       ; cmos_pclk                                                ;
; cam_vsync           ; cmos_pclk           ; 0.956 ; 1.523 ; Rise       ; cmos_pclk                                                ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; cam_sda             ; clk_50m             ; -2.621 ; -3.266 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.028  ; 0.699  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.274 ; -0.547 ; Rise       ; altera_reserved_tck                                      ;
; cam_data[*]         ; clk_50m             ; -0.930 ; -1.525 ; Rise       ; clk_50m                                                  ;
;  cam_data[0]        ; clk_50m             ; -1.116 ; -1.757 ; Rise       ; clk_50m                                                  ;
;  cam_data[1]        ; clk_50m             ; -1.085 ; -1.692 ; Rise       ; clk_50m                                                  ;
;  cam_data[2]        ; clk_50m             ; -1.081 ; -1.683 ; Rise       ; clk_50m                                                  ;
;  cam_data[3]        ; clk_50m             ; -1.165 ; -1.782 ; Rise       ; clk_50m                                                  ;
;  cam_data[4]        ; clk_50m             ; -1.194 ; -1.844 ; Rise       ; clk_50m                                                  ;
;  cam_data[5]        ; clk_50m             ; -1.118 ; -1.758 ; Rise       ; clk_50m                                                  ;
;  cam_data[6]        ; clk_50m             ; -0.930 ; -1.525 ; Rise       ; clk_50m                                                  ;
;  cam_data[7]        ; clk_50m             ; -1.071 ; -1.680 ; Rise       ; clk_50m                                                  ;
; cam_data[*]         ; cmos_pclk           ; -0.760 ; -1.334 ; Rise       ; cmos_pclk                                                ;
;  cam_data[0]        ; cmos_pclk           ; -0.767 ; -1.367 ; Rise       ; cmos_pclk                                                ;
;  cam_data[1]        ; cmos_pclk           ; -0.882 ; -1.478 ; Rise       ; cmos_pclk                                                ;
;  cam_data[2]        ; cmos_pclk           ; -0.865 ; -1.449 ; Rise       ; cmos_pclk                                                ;
;  cam_data[3]        ; cmos_pclk           ; -0.862 ; -1.455 ; Rise       ; cmos_pclk                                                ;
;  cam_data[4]        ; cmos_pclk           ; -0.889 ; -1.519 ; Rise       ; cmos_pclk                                                ;
;  cam_data[5]        ; cmos_pclk           ; -1.097 ; -1.737 ; Rise       ; cmos_pclk                                                ;
;  cam_data[6]        ; cmos_pclk           ; -0.777 ; -1.349 ; Rise       ; cmos_pclk                                                ;
;  cam_data[7]        ; cmos_pclk           ; -0.760 ; -1.334 ; Rise       ; cmos_pclk                                                ;
; cam_hsync           ; cmos_pclk           ; -0.720 ; -1.296 ; Rise       ; cmos_pclk                                                ;
; cam_vsync           ; cmos_pclk           ; -0.744 ; -1.306 ; Rise       ; cmos_pclk                                                ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; cam_scl             ; clk_50m             ; 5.183 ; 5.330 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_sda             ; clk_50m             ; 2.848 ; 2.684 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ; 1.475 ;       ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ;       ; 1.522 ; Fall       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.747 ; 7.126 ; Fall       ; altera_reserved_tck                                      ;
; led                 ; clk_50m             ; 4.448 ; 4.621 ; Rise       ; clk_50m                                                  ;
; e_tx[*]             ; clk_net             ; 3.854 ; 3.939 ; Fall       ; clk_net                                                  ;
;  e_tx[0]            ; clk_net             ; 3.619 ; 3.709 ; Fall       ; clk_net                                                  ;
;  e_tx[1]            ; clk_net             ; 3.854 ; 3.939 ; Fall       ; clk_net                                                  ;
; e_txen              ; clk_net             ; 3.857 ; 3.943 ; Fall       ; clk_net                                                  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; cam_scl             ; clk_50m             ; 2.615 ; 2.647 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_sda             ; clk_50m             ; 2.561 ; 2.402 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ; 1.245 ;       ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ;       ; 1.290 ; Fall       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.555 ; 5.938 ; Fall       ; altera_reserved_tck                                      ;
; led                 ; clk_50m             ; 4.335 ; 4.503 ; Rise       ; clk_50m                                                  ;
; e_tx[*]             ; clk_net             ; 3.515 ; 3.602 ; Fall       ; clk_net                                                  ;
;  e_tx[0]            ; clk_net             ; 3.515 ; 3.602 ; Fall       ; clk_net                                                  ;
;  e_tx[1]            ; clk_net             ; 3.737 ; 3.819 ; Fall       ; clk_net                                                  ;
; e_txen              ; clk_net             ; 3.740 ; 3.823 ; Fall       ; clk_net                                                  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; cam_sda   ; clk_50m    ; 5.239 ; 5.238 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; cam_sda   ; clk_50m    ; 3.232 ; 3.231 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+
; cam_sda   ; clk_50m    ; 5.157     ; 5.158     ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+
; cam_sda   ; clk_50m    ; 3.258     ; 3.259     ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 76.896 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                         ; Synchronization Node                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[8]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[10] ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[6]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[9]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[4]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[0]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[7]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[2]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[5]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[3]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3]  ; Greater than 1 Billion ; Yes                     ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[1]  ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1]  ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 76.896                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[8] ;                        ;              ;                  ; 39.547       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[8] ;                        ;              ;                  ; 37.349       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                          ; 76.949                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                 ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                            ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                   ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                             ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[10] ;                        ;              ;                  ; 39.613       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[10] ;                        ;              ;                  ; 37.336       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 76.977                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[6] ;                        ;              ;                  ; 39.452       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[6] ;                        ;              ;                  ; 37.525       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 77.123                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[9] ;                        ;              ;                  ; 39.611       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[9] ;                        ;              ;                  ; 37.512       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 77.179                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[4] ;                        ;              ;                  ; 39.547       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[4] ;                        ;              ;                  ; 37.632       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 77.226                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[0] ;                        ;              ;                  ; 39.365       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[0] ;                        ;              ;                  ; 37.861       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 77.228                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[7] ;                        ;              ;                  ; 39.611       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[7] ;                        ;              ;                  ; 37.617       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 77.299                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[2] ;                        ;              ;                  ; 39.543       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[2] ;                        ;              ;                  ; 37.756       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 77.350                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[5] ;                        ;              ;                  ; 39.609       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[5] ;                        ;              ;                  ; 37.741       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 77.459                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[3] ;                        ;              ;                  ; 39.610       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[3] ;                        ;              ;                  ; 37.849       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                         ; 77.575                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                ;                        ;              ;                  ;              ;
;  cmos_pclk                                                                                                                                                           ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                            ;                        ;              ;                  ;              ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a[1] ;                        ;              ;                  ; 39.547       ;
;  cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17|dffe19a[1] ;                        ;              ;                  ; 38.028       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 13.312 ; 0.137 ; 35.239   ; 0.493   ; 9.373               ;
;  alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.057 ; 0.186 ; N/A      ; N/A     ; 19.717              ;
;  altera_reserved_tck                                      ; 41.347 ; 0.187 ; 48.116   ; 0.493   ; 49.291              ;
;  clk_50m                                                  ; 13.312 ; 0.144 ; N/A      ; N/A     ; 9.373               ;
;  clk_net                                                  ; 18.270 ; 0.206 ; N/A      ; N/A     ; 19.343              ;
;  cmos_pclk                                                ; 32.770 ; 0.137 ; 35.239   ; 1.332   ; 19.347              ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50m                                                  ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_net                                                  ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  cmos_pclk                                                ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; cam_sda             ; clk_50m             ; 7.407 ; 7.610 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.211 ; 3.448 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.922 ; 6.907 ; Rise       ; altera_reserved_tck                                      ;
; cam_data[*]         ; clk_50m             ; 3.486 ; 3.694 ; Rise       ; clk_50m                                                  ;
;  cam_data[0]        ; clk_50m             ; 3.486 ; 3.694 ; Rise       ; clk_50m                                                  ;
;  cam_data[1]        ; clk_50m             ; 3.126 ; 3.279 ; Rise       ; clk_50m                                                  ;
;  cam_data[2]        ; clk_50m             ; 3.329 ; 3.438 ; Rise       ; clk_50m                                                  ;
;  cam_data[3]        ; clk_50m             ; 3.091 ; 3.359 ; Rise       ; clk_50m                                                  ;
;  cam_data[4]        ; clk_50m             ; 3.305 ; 3.549 ; Rise       ; clk_50m                                                  ;
;  cam_data[5]        ; clk_50m             ; 2.841 ; 3.173 ; Rise       ; clk_50m                                                  ;
;  cam_data[6]        ; clk_50m             ; 3.294 ; 3.450 ; Rise       ; clk_50m                                                  ;
;  cam_data[7]        ; clk_50m             ; 3.085 ; 3.242 ; Rise       ; clk_50m                                                  ;
; cam_data[*]         ; cmos_pclk           ; 2.569 ; 2.846 ; Rise       ; cmos_pclk                                                ;
;  cam_data[0]        ; cmos_pclk           ; 1.783 ; 2.079 ; Rise       ; cmos_pclk                                                ;
;  cam_data[1]        ; cmos_pclk           ; 2.136 ; 2.318 ; Rise       ; cmos_pclk                                                ;
;  cam_data[2]        ; cmos_pclk           ; 2.061 ; 2.262 ; Rise       ; cmos_pclk                                                ;
;  cam_data[3]        ; cmos_pclk           ; 2.047 ; 2.278 ; Rise       ; cmos_pclk                                                ;
;  cam_data[4]        ; cmos_pclk           ; 2.074 ; 2.354 ; Rise       ; cmos_pclk                                                ;
;  cam_data[5]        ; cmos_pclk           ; 2.569 ; 2.846 ; Rise       ; cmos_pclk                                                ;
;  cam_data[6]        ; cmos_pclk           ; 1.861 ; 2.076 ; Rise       ; cmos_pclk                                                ;
;  cam_data[7]        ; cmos_pclk           ; 1.866 ; 2.043 ; Rise       ; cmos_pclk                                                ;
; cam_hsync           ; cmos_pclk           ; 1.728 ; 1.943 ; Rise       ; cmos_pclk                                                ;
; cam_vsync           ; cmos_pclk           ; 1.806 ; 1.980 ; Rise       ; cmos_pclk                                                ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; cam_sda             ; clk_50m             ; -2.621 ; -3.266 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.747  ; 1.682  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.274 ; -0.547 ; Rise       ; altera_reserved_tck                                      ;
; cam_data[*]         ; clk_50m             ; -0.930 ; -1.525 ; Rise       ; clk_50m                                                  ;
;  cam_data[0]        ; clk_50m             ; -1.116 ; -1.757 ; Rise       ; clk_50m                                                  ;
;  cam_data[1]        ; clk_50m             ; -1.085 ; -1.692 ; Rise       ; clk_50m                                                  ;
;  cam_data[2]        ; clk_50m             ; -1.081 ; -1.683 ; Rise       ; clk_50m                                                  ;
;  cam_data[3]        ; clk_50m             ; -1.165 ; -1.782 ; Rise       ; clk_50m                                                  ;
;  cam_data[4]        ; clk_50m             ; -1.194 ; -1.844 ; Rise       ; clk_50m                                                  ;
;  cam_data[5]        ; clk_50m             ; -1.118 ; -1.758 ; Rise       ; clk_50m                                                  ;
;  cam_data[6]        ; clk_50m             ; -0.930 ; -1.525 ; Rise       ; clk_50m                                                  ;
;  cam_data[7]        ; clk_50m             ; -1.071 ; -1.680 ; Rise       ; clk_50m                                                  ;
; cam_data[*]         ; cmos_pclk           ; -0.760 ; -1.095 ; Rise       ; cmos_pclk                                                ;
;  cam_data[0]        ; cmos_pclk           ; -0.767 ; -1.154 ; Rise       ; cmos_pclk                                                ;
;  cam_data[1]        ; cmos_pclk           ; -0.882 ; -1.359 ; Rise       ; cmos_pclk                                                ;
;  cam_data[2]        ; cmos_pclk           ; -0.865 ; -1.306 ; Rise       ; cmos_pclk                                                ;
;  cam_data[3]        ; cmos_pclk           ; -0.862 ; -1.321 ; Rise       ; cmos_pclk                                                ;
;  cam_data[4]        ; cmos_pclk           ; -0.889 ; -1.343 ; Rise       ; cmos_pclk                                                ;
;  cam_data[5]        ; cmos_pclk           ; -1.097 ; -1.737 ; Rise       ; cmos_pclk                                                ;
;  cam_data[6]        ; cmos_pclk           ; -0.777 ; -1.151 ; Rise       ; cmos_pclk                                                ;
;  cam_data[7]        ; cmos_pclk           ; -0.760 ; -1.095 ; Rise       ; cmos_pclk                                                ;
; cam_hsync           ; cmos_pclk           ; -0.720 ; -0.975 ; Rise       ; cmos_pclk                                                ;
; cam_vsync           ; cmos_pclk           ; -0.744 ; -1.050 ; Rise       ; cmos_pclk                                                ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; cam_scl             ; clk_50m             ; 11.539 ; 11.470 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_sda             ; clk_50m             ; 5.913  ; 6.060  ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ; 3.124  ;        ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ;        ; 3.065  ; Fall       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.841 ; 14.609 ; Fall       ; altera_reserved_tck                                      ;
; led                 ; clk_50m             ; 8.996  ; 9.029  ; Rise       ; clk_50m                                                  ;
; e_tx[*]             ; clk_net             ; 7.488  ; 7.328  ; Fall       ; clk_net                                                  ;
;  e_tx[0]            ; clk_net             ; 6.891  ; 6.847  ; Fall       ; clk_net                                                  ;
;  e_tx[1]            ; clk_net             ; 7.488  ; 7.328  ; Fall       ; clk_net                                                  ;
; e_txen              ; clk_net             ; 7.496  ; 7.333  ; Fall       ; clk_net                                                  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; cam_scl             ; clk_50m             ; 2.615 ; 2.647 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_sda             ; clk_50m             ; 2.561 ; 2.402 ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ; 1.245 ;       ; Rise       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cam_xclk            ; clk_50m             ;       ; 1.290 ; Fall       ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.555 ; 5.938 ; Fall       ; altera_reserved_tck                                      ;
; led                 ; clk_50m             ; 4.335 ; 4.503 ; Rise       ; clk_50m                                                  ;
; e_tx[*]             ; clk_net             ; 3.515 ; 3.602 ; Fall       ; clk_net                                                  ;
;  e_tx[0]            ; clk_net             ; 3.515 ; 3.602 ; Fall       ; clk_net                                                  ;
;  e_tx[1]            ; clk_net             ; 3.737 ; 3.819 ; Fall       ; clk_net                                                  ;
; e_txen              ; clk_net             ; 3.740 ; 3.823 ; Fall       ; clk_net                                                  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam_scl             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_xclk            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pdown           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_reset           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_txen              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_tx[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e_tx[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxer              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxdv              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rx[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rx[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_sda             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; e_rxclk             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_pclk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_vsync           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_hsync           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cam_xclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; cam_pdown           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_reset           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; e_txen              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; e_tx[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; e_tx[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; cam_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cam_xclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; cam_pdown           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_reset           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; e_txen              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; e_tx[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; e_tx[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; cam_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cam_xclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; cam_pdown           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_reset           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; e_txen              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; e_tx[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; e_tx[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; cam_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1467       ; 0        ; 0          ; 0        ;
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 4657       ; 0        ; 84         ; 0        ;
; clk_50m                                                  ; altera_reserved_tck                                      ; false path ; 0        ; false path ; 0        ;
; altera_reserved_tck                                      ; clk_50m                                                  ; false path ; 0        ; 0          ; 0        ;
; clk_50m                                                  ; clk_50m                                                  ; 1875       ; 0        ; 0          ; 0        ;
; clk_net                                                  ; clk_net                                                  ; 0          ; 8        ; 2          ; 4        ;
; cmos_pclk                                                ; cmos_pclk                                                ; 2092       ; 0        ; 0          ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1467       ; 0        ; 0          ; 0        ;
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 4657       ; 0        ; 84         ; 0        ;
; clk_50m                                                  ; altera_reserved_tck                                      ; false path ; 0        ; false path ; 0        ;
; altera_reserved_tck                                      ; clk_50m                                                  ; false path ; 0        ; 0          ; 0        ;
; clk_50m                                                  ; clk_50m                                                  ; 1875       ; 0        ; 0          ; 0        ;
; clk_net                                                  ; clk_net                                                  ; 0          ; 8        ; 2          ; 4        ;
; cmos_pclk                                                ; cmos_pclk                                                ; 2092       ; 0        ; 0          ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 121        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; clk_50m             ; false path ; 0        ; 0        ; 0        ;
; cmos_pclk           ; cmos_pclk           ; 126        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 121        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; clk_50m             ; false path ; 0        ; 0        ; 0        ;
; cmos_pclk           ; cmos_pclk           ; 126        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 81    ; 81   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Feb 07 22:06:30 2024
Info: Command: quartus_sta top_fpga -c top_fpga
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_3tl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3f9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2f9:dffpipe13|dffe14a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {alt_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Warning (332060): Node: clk_25m was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_50m (Rise) to clk_50m (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From clk_net (Fall) to clk_net (Rise) (setup and hold)
    Critical Warning (332169): From clk_net (Rise) to clk_net (Fall) (setup and hold)
    Critical Warning (332169): From clk_net (Fall) to clk_net (Fall) (setup and hold)
    Critical Warning (332169): From alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 13.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.312               0.000 clk_50m 
    Info (332119):    18.270               0.000 clk_net 
    Info (332119):    29.057               0.000 alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    32.770               0.000 cmos_pclk 
    Info (332119):    41.347               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 cmos_pclk 
    Info (332119):     0.409               0.000 clk_50m 
    Info (332119):     0.453               0.000 alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 altera_reserved_tck 
    Info (332119):     0.497               0.000 clk_net 
Info (332146): Worst-case recovery slack is 35.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.239               0.000 cmos_pclk 
    Info (332119):    48.116               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.128               0.000 altera_reserved_tck 
    Info (332119):     3.055               0.000 cmos_pclk 
Info (332146): Worst-case minimum pulse width slack is 9.667
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.667               0.000 clk_50m 
    Info (332119):    19.581               0.000 cmos_pclk 
    Info (332119):    19.683               0.000 clk_net 
    Info (332119):    19.720               0.000 alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.440               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 72.765 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk_25m was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_50m (Rise) to clk_50m (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From clk_net (Fall) to clk_net (Rise) (setup and hold)
    Critical Warning (332169): From clk_net (Rise) to clk_net (Fall) (setup and hold)
    Critical Warning (332169): From clk_net (Fall) to clk_net (Fall) (setup and hold)
    Critical Warning (332169): From alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 13.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.736               0.000 clk_50m 
    Info (332119):    18.479               0.000 clk_net 
    Info (332119):    29.670               0.000 alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    33.111               0.000 cmos_pclk 
    Info (332119):    41.907               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.313               0.000 cmos_pclk 
    Info (332119):     0.395               0.000 clk_50m 
    Info (332119):     0.401               0.000 alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 altera_reserved_tck 
    Info (332119):     0.447               0.000 clk_net 
Info (332146): Worst-case recovery slack is 35.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.591               0.000 cmos_pclk 
    Info (332119):    48.412               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.028               0.000 altera_reserved_tck 
    Info (332119):     2.767               0.000 cmos_pclk 
Info (332146): Worst-case minimum pulse width slack is 9.672
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.672               0.000 clk_50m 
    Info (332119):    19.431               0.000 cmos_pclk 
    Info (332119):    19.594               0.000 clk_net 
    Info (332119):    19.717               0.000 alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.291               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 73.172 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clk_25m was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_50m (Rise) to clk_50m (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From clk_net (Fall) to clk_net (Rise) (setup and hold)
    Critical Warning (332169): From clk_net (Rise) to clk_net (Fall) (setup and hold)
    Critical Warning (332169): From clk_net (Fall) to clk_net (Fall) (setup and hold)
    Critical Warning (332169): From alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 17.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.011               0.000 clk_50m 
    Info (332119):    18.793               0.000 clk_net 
    Info (332119):    35.085               0.000 alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    36.852               0.000 cmos_pclk 
    Info (332119):    46.309               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 cmos_pclk 
    Info (332119):     0.144               0.000 clk_50m 
    Info (332119):     0.186               0.000 alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 altera_reserved_tck 
    Info (332119):     0.206               0.000 clk_net 
Info (332146): Worst-case recovery slack is 37.932
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.932               0.000 cmos_pclk 
    Info (332119):    49.313               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.493               0.000 altera_reserved_tck 
    Info (332119):     1.332               0.000 cmos_pclk 
Info (332146): Worst-case minimum pulse width slack is 9.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.373               0.000 clk_50m 
    Info (332119):    19.343               0.000 clk_net 
    Info (332119):    19.347               0.000 cmos_pclk 
    Info (332119):    19.797               0.000 alt_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.455               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 76.896 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4693 megabytes
    Info: Processing ended: Wed Feb 07 22:06:39 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


