# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/imports/AllMySources/LFSR.v" \
"../../../../Lab6.srcs/sources_1/new/LFSRalpha.v" \
"../../../../Lab6.srcs/sources_1/new/LFSRbeta.v" \
"../../../../Lab6.srcs/sources_1/new/LFSRgamma.v" \
"../../../../Lab6.srcs/sources_1/new/border.v" \
"../../../../Lab6.srcs/sources_1/imports/AllMySources/countUD15L.v" \
"../../../../Lab6.srcs/sources_1/imports/AllMySources/countUD5L.v" \
"../../../../Lab6.srcs/sources_1/new/energy_bar.v" \
"../../../../Lab6.srcs/sources_1/imports/AllMySources/hex7seg.v" \
"../../../../Lab6.srcs/sources_1/new/lab6_qsec_clk.v" \
"../../../../Lab6.srcs/sources_1/new/lab6top_level.v" \
"../../../../Lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v" \
"../../../../Lab6.srcs/sources_1/new/pixel_addresser.v" \
"../../../../Lab6.srcs/sources_1/imports/AllMySources/ring_counter.v" \
"../../../../Lab6.srcs/sources_1/imports/AllMySources/selector.v" \
"../../../../Lab6.srcs/sources_1/new/slug.v" \
"../../../../Lab6.srcs/sources_1/new/slug_states.v" \
"../../../../Lab6.srcs/sources_1/new/state_machine.v" \
"../../../../Lab6.srcs/sources_1/new/ten_frame_counter.v" \
"../../../../Lab6.srcs/sources_1/new/train_track.v" \
"../../../../Lab6.srcs/sources_1/new/train_track_delta.v" \
"../../../../Lab6.srcs/sources_1/new/train_track_sigma.v" \
"../../../../Lab6.srcs/sim_1/imports/Downloads/test3.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
