<stg><name>cnn</name>


<trans_list>

<trans id="3934" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3935" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3936" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3937" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3938" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3939" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3940" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3941" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3942" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3943" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3944" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3945" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3946" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3947" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3948" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3949" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3950" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3951" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3952" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3953" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3954" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3955" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3956" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3957" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3958" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3959" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3960" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3961" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3962" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3963" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3964" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3965" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3966" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3967" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3968" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3969" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3970" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3971" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3972" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3973" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3974" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3975" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3976" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3977" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3978" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3979" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3980" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3981" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3982" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3983" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3984" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3985" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3986" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3987" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3988" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3989" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3990" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3991" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3992" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3993" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3994" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3995" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3996" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3997" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3998" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3999" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4000" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4001" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4002" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4003" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4004" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4005" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4006" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4007" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4008" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4009" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4010" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4011" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4012" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4013" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4014" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4015" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4016" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4017" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4018" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4019" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4020" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4021" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4022" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4023" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4024" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4025" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4026" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4027" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4028" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4029" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4030" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4031" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4032" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4033" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4034" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4035" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4036" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4037" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4038" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4039" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4040" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4041" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4042" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4043" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4044" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4045" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4046" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4047" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4048" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
entry:0 %sum_65_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_65_loc"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
entry:1 %sum_41_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_41_loc"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:2 %sum_38_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_38_loc"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
entry:3 %sum_35_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_35_loc"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
entry:4 %sum_32_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_32_loc"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
entry:5 %sum_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_29_loc"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
entry:6 %sum_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_26_loc"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %sum_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_23_loc"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %sum_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_20_loc"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %sum_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_17_loc"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %sum_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_14_loc"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
entry:11 %sum_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_11_loc"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:12 %sum_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_8_loc"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %sum_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_5_loc"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="64">
<![CDATA[
entry:350 %local_input = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="64">
<![CDATA[
entry:351 %local_input_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="64">
<![CDATA[
entry:352 %local_input_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="64">
<![CDATA[
entry:353 %local_input_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="64">
<![CDATA[
entry:354 %local_input_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_4"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="64">
<![CDATA[
entry:355 %local_input_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_5"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="64">
<![CDATA[
entry:356 %local_input_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_6"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="64">
<![CDATA[
entry:357 %local_input_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_7"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="64">
<![CDATA[
entry:358 %local_input_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_8"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="64">
<![CDATA[
entry:359 %local_input_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_9"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="64">
<![CDATA[
entry:360 %local_input_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_10"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="64">
<![CDATA[
entry:361 %local_input_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_11"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="64">
<![CDATA[
entry:362 %local_input_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_12"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="64">
<![CDATA[
entry:363 %local_input_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_13"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="64">
<![CDATA[
entry:364 %local_input_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_14"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="64">
<![CDATA[
entry:365 %local_input_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_15"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="64">
<![CDATA[
entry:366 %local_input_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_16"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="64">
<![CDATA[
entry:367 %local_input_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_17"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="64">
<![CDATA[
entry:368 %local_input_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_18"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="64">
<![CDATA[
entry:369 %local_input_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_19"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="64">
<![CDATA[
entry:370 %local_input_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_20"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="64">
<![CDATA[
entry:371 %local_input_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_21"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="64">
<![CDATA[
entry:372 %local_input_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_22"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="64">
<![CDATA[
entry:373 %local_input_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_23"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="64">
<![CDATA[
entry:374 %local_input_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_24"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="64">
<![CDATA[
entry:375 %local_input_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_25"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="64">
<![CDATA[
entry:376 %local_input_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_26"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="64">
<![CDATA[
entry:377 %local_input_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_27"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="64">
<![CDATA[
entry:378 %local_input_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_28"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="64">
<![CDATA[
entry:379 %local_input_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_29"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="64">
<![CDATA[
entry:380 %local_input_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_30"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="64">
<![CDATA[
entry:381 %local_input_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_31"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="64">
<![CDATA[
entry:382 %local_input_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_32"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="64">
<![CDATA[
entry:383 %local_input_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_33"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="64">
<![CDATA[
entry:384 %local_input_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_34"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="64">
<![CDATA[
entry:385 %local_input_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_35"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="64">
<![CDATA[
entry:386 %local_input_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_36"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="64">
<![CDATA[
entry:387 %local_input_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_37"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="64">
<![CDATA[
entry:388 %local_input_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_38"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="64">
<![CDATA[
entry:389 %local_input_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_39"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="64">
<![CDATA[
entry:390 %local_input_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_40"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="64">
<![CDATA[
entry:391 %local_input_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_41"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="64">
<![CDATA[
entry:392 %local_input_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_42"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="64">
<![CDATA[
entry:393 %local_input_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_43"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="64">
<![CDATA[
entry:394 %local_input_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_44"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="64">
<![CDATA[
entry:395 %local_input_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_45"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="64">
<![CDATA[
entry:396 %local_input_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_46"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="64">
<![CDATA[
entry:397 %local_input_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_47"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="64">
<![CDATA[
entry:398 %local_input_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_48"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="64">
<![CDATA[
entry:399 %local_input_49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_49"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="64">
<![CDATA[
entry:400 %local_input_50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_50"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="64">
<![CDATA[
entry:401 %local_input_51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_51"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="64">
<![CDATA[
entry:402 %local_input_52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_52"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="64">
<![CDATA[
entry:403 %local_input_53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_53"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="64">
<![CDATA[
entry:404 %local_input_54 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_54"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="64">
<![CDATA[
entry:405 %local_input_55 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_55"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="64">
<![CDATA[
entry:406 %local_input_56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_56"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="64">
<![CDATA[
entry:407 %local_input_57 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_57"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="64">
<![CDATA[
entry:408 %local_input_58 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_58"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="64">
<![CDATA[
entry:409 %local_input_59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_59"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="64">
<![CDATA[
entry:410 %local_input_60 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_60"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="64">
<![CDATA[
entry:411 %local_input_61 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_61"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="64">
<![CDATA[
entry:412 %local_input_62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_62"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="64">
<![CDATA[
entry:413 %local_input_63 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_63"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="64">
<![CDATA[
entry:414 %local_input_64 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_64"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="64">
<![CDATA[
entry:415 %local_input_65 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_65"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="64">
<![CDATA[
entry:416 %local_input_66 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_66"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="64">
<![CDATA[
entry:417 %local_input_67 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_67"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="64">
<![CDATA[
entry:418 %local_input_68 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_68"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="64">
<![CDATA[
entry:419 %local_input_69 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_69"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="64">
<![CDATA[
entry:420 %local_input_70 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_70"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="64">
<![CDATA[
entry:421 %local_input_71 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_71"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="64">
<![CDATA[
entry:422 %local_input_72 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_72"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="64">
<![CDATA[
entry:423 %local_input_73 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_73"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="64">
<![CDATA[
entry:424 %local_input_74 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_74"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="64">
<![CDATA[
entry:425 %local_input_75 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_75"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="64">
<![CDATA[
entry:426 %local_input_76 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_76"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="64">
<![CDATA[
entry:427 %local_input_77 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_77"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="64">
<![CDATA[
entry:428 %local_input_78 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_78"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="64">
<![CDATA[
entry:429 %local_input_79 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_79"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="64">
<![CDATA[
entry:430 %local_input_80 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_80"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="64">
<![CDATA[
entry:431 %local_input_81 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_81"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="64">
<![CDATA[
entry:432 %local_input_82 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_82"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="64">
<![CDATA[
entry:433 %local_input_83 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_83"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="64">
<![CDATA[
entry:434 %local_input_84 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_84"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="64">
<![CDATA[
entry:435 %local_input_85 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_85"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="64">
<![CDATA[
entry:436 %local_input_86 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_86"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="64">
<![CDATA[
entry:437 %local_input_87 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_87"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="64">
<![CDATA[
entry:438 %local_input_88 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_88"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="64">
<![CDATA[
entry:439 %local_input_89 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_input_89"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="15" op_0_bw="64">
<![CDATA[
entry:440 %output_conv_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="15" op_0_bw="64">
<![CDATA[
entry:441 %output_conv_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="15" op_0_bw="64">
<![CDATA[
entry:442 %output_conv_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="15" op_0_bw="64">
<![CDATA[
entry:443 %output_conv_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_1"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="15" op_0_bw="64">
<![CDATA[
entry:444 %output_conv_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_1"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="15" op_0_bw="64">
<![CDATA[
entry:445 %output_conv_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_1"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="15" op_0_bw="64">
<![CDATA[
entry:446 %output_conv_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_2"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="15" op_0_bw="64">
<![CDATA[
entry:447 %output_conv_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_2"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="15" op_0_bw="64">
<![CDATA[
entry:448 %output_conv_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_2"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="15" op_0_bw="64">
<![CDATA[
entry:449 %output_conv_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_3"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="15" op_0_bw="64">
<![CDATA[
entry:450 %output_conv_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_3"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="15" op_0_bw="64">
<![CDATA[
entry:451 %output_conv_2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_3"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="15" op_0_bw="64">
<![CDATA[
entry:452 %output_conv_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_4"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="15" op_0_bw="64">
<![CDATA[
entry:453 %output_conv_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_4"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="15" op_0_bw="64">
<![CDATA[
entry:454 %output_conv_2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_4"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="15" op_0_bw="64">
<![CDATA[
entry:455 %output_conv_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_5"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="15" op_0_bw="64">
<![CDATA[
entry:456 %output_conv_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_5"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="15" op_0_bw="64">
<![CDATA[
entry:457 %output_conv_2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_5"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="15" op_0_bw="64">
<![CDATA[
entry:458 %output_conv_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_6"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="15" op_0_bw="64">
<![CDATA[
entry:459 %output_conv_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_6"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="15" op_0_bw="64">
<![CDATA[
entry:460 %output_conv_2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_6"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="15" op_0_bw="64">
<![CDATA[
entry:461 %output_conv_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_7"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="15" op_0_bw="64">
<![CDATA[
entry:462 %output_conv_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_7"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="15" op_0_bw="64">
<![CDATA[
entry:463 %output_conv_2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_7"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="15" op_0_bw="64">
<![CDATA[
entry:464 %output_conv_0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_8"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="15" op_0_bw="64">
<![CDATA[
entry:465 %output_conv_1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_8"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="15" op_0_bw="64">
<![CDATA[
entry:466 %output_conv_2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_8"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="15" op_0_bw="64">
<![CDATA[
entry:467 %output_conv_0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_9"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="15" op_0_bw="64">
<![CDATA[
entry:468 %output_conv_1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_9"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="15" op_0_bw="64">
<![CDATA[
entry:469 %output_conv_2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_9"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="15" op_0_bw="64">
<![CDATA[
entry:470 %output_conv_0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_10"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="15" op_0_bw="64">
<![CDATA[
entry:471 %output_conv_1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_10"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="15" op_0_bw="64">
<![CDATA[
entry:472 %output_conv_2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_10"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="15" op_0_bw="64">
<![CDATA[
entry:473 %output_conv_0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_11"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="15" op_0_bw="64">
<![CDATA[
entry:474 %output_conv_1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_11"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="15" op_0_bw="64">
<![CDATA[
entry:475 %output_conv_2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_11"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="15" op_0_bw="64">
<![CDATA[
entry:476 %output_conv_0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_12"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="15" op_0_bw="64">
<![CDATA[
entry:477 %output_conv_1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_12"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="15" op_0_bw="64">
<![CDATA[
entry:478 %output_conv_2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_12"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="15" op_0_bw="64">
<![CDATA[
entry:479 %output_conv_0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_13"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="15" op_0_bw="64">
<![CDATA[
entry:480 %output_conv_1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_13"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="15" op_0_bw="64">
<![CDATA[
entry:481 %output_conv_2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_13"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="15" op_0_bw="64">
<![CDATA[
entry:482 %output_conv_0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_14"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="15" op_0_bw="64">
<![CDATA[
entry:483 %output_conv_1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_14"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="15" op_0_bw="64">
<![CDATA[
entry:484 %output_conv_2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_14"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="15" op_0_bw="64">
<![CDATA[
entry:485 %output_conv_0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_15"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="15" op_0_bw="64">
<![CDATA[
entry:486 %output_conv_1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_15"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="15" op_0_bw="64">
<![CDATA[
entry:487 %output_conv_2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_15"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="15" op_0_bw="64">
<![CDATA[
entry:488 %output_conv_0_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_16"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="15" op_0_bw="64">
<![CDATA[
entry:489 %output_conv_1_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_16"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="15" op_0_bw="64">
<![CDATA[
entry:490 %output_conv_2_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_16"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="15" op_0_bw="64">
<![CDATA[
entry:491 %output_conv_0_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_17"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="15" op_0_bw="64">
<![CDATA[
entry:492 %output_conv_1_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_17"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="15" op_0_bw="64">
<![CDATA[
entry:493 %output_conv_2_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_17"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="15" op_0_bw="64">
<![CDATA[
entry:494 %output_conv_0_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_18"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="15" op_0_bw="64">
<![CDATA[
entry:495 %output_conv_1_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_18"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="15" op_0_bw="64">
<![CDATA[
entry:496 %output_conv_2_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_18"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="15" op_0_bw="64">
<![CDATA[
entry:497 %output_conv_0_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_19"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="15" op_0_bw="64">
<![CDATA[
entry:498 %output_conv_1_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_19"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="15" op_0_bw="64">
<![CDATA[
entry:499 %output_conv_2_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_19"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="15" op_0_bw="64">
<![CDATA[
entry:500 %output_conv_0_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_20"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="15" op_0_bw="64">
<![CDATA[
entry:501 %output_conv_1_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_20"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="15" op_0_bw="64">
<![CDATA[
entry:502 %output_conv_2_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_20"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="15" op_0_bw="64">
<![CDATA[
entry:503 %output_conv_0_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_21"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="15" op_0_bw="64">
<![CDATA[
entry:504 %output_conv_1_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_21"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="15" op_0_bw="64">
<![CDATA[
entry:505 %output_conv_2_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_21"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="15" op_0_bw="64">
<![CDATA[
entry:506 %output_conv_0_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_22"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="15" op_0_bw="64">
<![CDATA[
entry:507 %output_conv_1_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_22"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="15" op_0_bw="64">
<![CDATA[
entry:508 %output_conv_2_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_22"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="15" op_0_bw="64">
<![CDATA[
entry:509 %output_conv_0_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_23"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="64">
<![CDATA[
entry:510 %output_conv_1_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_23"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="15" op_0_bw="64">
<![CDATA[
entry:511 %output_conv_2_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_23"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="15" op_0_bw="64">
<![CDATA[
entry:512 %output_conv_0_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_24"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="15" op_0_bw="64">
<![CDATA[
entry:513 %output_conv_1_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_24"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="15" op_0_bw="64">
<![CDATA[
entry:514 %output_conv_2_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_24"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="15" op_0_bw="64">
<![CDATA[
entry:515 %output_conv_0_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_25"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="15" op_0_bw="64">
<![CDATA[
entry:516 %output_conv_1_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_25"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="15" op_0_bw="64">
<![CDATA[
entry:517 %output_conv_2_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_25"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="15" op_0_bw="64">
<![CDATA[
entry:518 %output_conv_0_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_26"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="15" op_0_bw="64">
<![CDATA[
entry:519 %output_conv_1_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_26"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="15" op_0_bw="64">
<![CDATA[
entry:520 %output_conv_2_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_26"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="15" op_0_bw="64">
<![CDATA[
entry:521 %output_conv_0_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_0_27"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="15" op_0_bw="64">
<![CDATA[
entry:522 %output_conv_1_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_1_27"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="15" op_0_bw="64">
<![CDATA[
entry:523 %output_conv_2_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_conv_2_27"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="15" op_0_bw="64">
<![CDATA[
entry:524 %flattened_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="15" op_0_bw="64">
<![CDATA[
entry:525 %flattened_output_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_1"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="15" op_0_bw="64">
<![CDATA[
entry:526 %flattened_output_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_2"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="15" op_0_bw="64">
<![CDATA[
entry:527 %flattened_output_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_3"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="15" op_0_bw="64">
<![CDATA[
entry:528 %flattened_output_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_4"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="15" op_0_bw="64">
<![CDATA[
entry:529 %flattened_output_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_5"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="15" op_0_bw="64">
<![CDATA[
entry:530 %flattened_output_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_6"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="15" op_0_bw="64">
<![CDATA[
entry:531 %flattened_output_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_7"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="15" op_0_bw="64">
<![CDATA[
entry:532 %flattened_output_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_8"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="15" op_0_bw="64">
<![CDATA[
entry:533 %flattened_output_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_9"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="15" op_0_bw="64">
<![CDATA[
entry:534 %flattened_output_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_10"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="15" op_0_bw="64">
<![CDATA[
entry:535 %flattened_output_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_11"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="15" op_0_bw="64">
<![CDATA[
entry:536 %flattened_output_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_12"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="15" op_0_bw="64">
<![CDATA[
entry:537 %flattened_output_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="flattened_output_13"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16">
<![CDATA[
entry:538 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_2, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="320" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16">
<![CDATA[
entry:538 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_2, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="321" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:539 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_21, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="322" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:539 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_21, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="323" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:540 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_22, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="324" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:540 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_22, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="325" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:541 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_23, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="326" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:541 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_23, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="327" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:542 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_24, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="328" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:542 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_24, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="329" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:543 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_25, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="330" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:543 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_25, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="331" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:544 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_26, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="332" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:544 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_26, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="333" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:545 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_27, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="334" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:545 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_27, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="335" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:546 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_28, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="336" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:546 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_28, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="337" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:547 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_29, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="338" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:547 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_29, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %W2_addr = getelementptr i16 %W2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="W2_addr"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:548 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_210, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="8">
<![CDATA[
entry:709 %W2_load = load i8 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="342" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %W2_addr_1 = getelementptr i16 %W2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="W2_addr_1"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %W2_addr_14 = getelementptr i16 %W2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="W2_addr_14"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:548 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_210, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="8">
<![CDATA[
entry:709 %W2_load = load i8 %W2_addr

]]></Node>
<StgValue><ssdm name="W2_load"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="8">
<![CDATA[
entry:715 %W2_load_1 = load i8 %W2_addr_1

]]></Node>
<StgValue><ssdm name="W2_load_1"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="8">
<![CDATA[
entry:811 %W2_load_14 = load i8 %W2_addr_14

]]></Node>
<StgValue><ssdm name="W2_load_14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %W2_addr_2 = getelementptr i16 %W2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="W2_addr_2"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %W2_addr_15 = getelementptr i16 %W2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="W2_addr_15"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:549 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_211, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="8">
<![CDATA[
entry:715 %W2_load_1 = load i8 %W2_addr_1

]]></Node>
<StgValue><ssdm name="W2_load_1"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="8">
<![CDATA[
entry:722 %W2_load_2 = load i8 %W2_addr_2

]]></Node>
<StgValue><ssdm name="W2_load_2"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="8">
<![CDATA[
entry:811 %W2_load_14 = load i8 %W2_addr_14

]]></Node>
<StgValue><ssdm name="W2_load_14"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="8">
<![CDATA[
entry:816 %W2_load_15 = load i8 %W2_addr_15

]]></Node>
<StgValue><ssdm name="W2_load_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %W2_addr_3 = getelementptr i16 %W2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="W2_addr_3"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %W2_addr_28 = getelementptr i16 %W2, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="W2_addr_28"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:549 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_211, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="8">
<![CDATA[
entry:722 %W2_load_2 = load i8 %W2_addr_2

]]></Node>
<StgValue><ssdm name="W2_load_2"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="8">
<![CDATA[
entry:729 %W2_load_3 = load i8 %W2_addr_3

]]></Node>
<StgValue><ssdm name="W2_load_3"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="8">
<![CDATA[
entry:816 %W2_load_15 = load i8 %W2_addr_15

]]></Node>
<StgValue><ssdm name="W2_load_15"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="8">
<![CDATA[
entry:899 %W2_load_28 = load i8 %W2_addr_28

]]></Node>
<StgValue><ssdm name="W2_load_28"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %W2_addr_16 = getelementptr i16 %W2, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="W2_addr_16"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %W2_addr_29 = getelementptr i16 %W2, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="W2_addr_29"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:550 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_212, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="8">
<![CDATA[
entry:729 %W2_load_3 = load i8 %W2_addr_3

]]></Node>
<StgValue><ssdm name="W2_load_3"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="8">
<![CDATA[
entry:822 %W2_load_16 = load i8 %W2_addr_16

]]></Node>
<StgValue><ssdm name="W2_load_16"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="8">
<![CDATA[
entry:899 %W2_load_28 = load i8 %W2_addr_28

]]></Node>
<StgValue><ssdm name="W2_load_28"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="8">
<![CDATA[
entry:904 %W2_load_29 = load i8 %W2_addr_29

]]></Node>
<StgValue><ssdm name="W2_load_29"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %W2_addr_4 = getelementptr i16 %W2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="W2_addr_4"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %W2_addr_42 = getelementptr i16 %W2, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="W2_addr_42"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:550 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_212, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="8">
<![CDATA[
entry:736 %W2_load_4 = load i8 %W2_addr_4

]]></Node>
<StgValue><ssdm name="W2_load_4"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="8">
<![CDATA[
entry:822 %W2_load_16 = load i8 %W2_addr_16

]]></Node>
<StgValue><ssdm name="W2_load_16"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="8">
<![CDATA[
entry:904 %W2_load_29 = load i8 %W2_addr_29

]]></Node>
<StgValue><ssdm name="W2_load_29"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="8">
<![CDATA[
entry:987 %W2_load_42 = load i8 %W2_addr_42

]]></Node>
<StgValue><ssdm name="W2_load_42"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %W2_addr_17 = getelementptr i16 %W2, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="W2_addr_17"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %W2_addr_30 = getelementptr i16 %W2, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="W2_addr_30"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:551 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_213, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="8">
<![CDATA[
entry:736 %W2_load_4 = load i8 %W2_addr_4

]]></Node>
<StgValue><ssdm name="W2_load_4"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="8">
<![CDATA[
entry:828 %W2_load_17 = load i8 %W2_addr_17

]]></Node>
<StgValue><ssdm name="W2_load_17"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="8">
<![CDATA[
entry:910 %W2_load_30 = load i8 %W2_addr_30

]]></Node>
<StgValue><ssdm name="W2_load_30"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="8">
<![CDATA[
entry:987 %W2_load_42 = load i8 %W2_addr_42

]]></Node>
<StgValue><ssdm name="W2_load_42"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="383" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:84 %W2_addr_43 = getelementptr i16 %W2, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="W2_addr_43"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:97 %W2_addr_56 = getelementptr i16 %W2, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="W2_addr_56"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:551 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_213, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="8">
<![CDATA[
entry:828 %W2_load_17 = load i8 %W2_addr_17

]]></Node>
<StgValue><ssdm name="W2_load_17"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="8">
<![CDATA[
entry:910 %W2_load_30 = load i8 %W2_addr_30

]]></Node>
<StgValue><ssdm name="W2_load_30"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="8">
<![CDATA[
entry:992 %W2_load_43 = load i8 %W2_addr_43

]]></Node>
<StgValue><ssdm name="W2_load_43"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="8">
<![CDATA[
entry:1075 %W2_load_56 = load i8 %W2_addr_56

]]></Node>
<StgValue><ssdm name="W2_load_56"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="390" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %W2_addr_5 = getelementptr i16 %W2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="W2_addr_5"/></StgValue>
</operation>

<operation id="391" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %W2_addr_18 = getelementptr i16 %W2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="W2_addr_18"/></StgValue>
</operation>

<operation id="392" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:552 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_214, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="393" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="8">
<![CDATA[
entry:743 %W2_load_5 = load i8 %W2_addr_5

]]></Node>
<StgValue><ssdm name="W2_load_5"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="8">
<![CDATA[
entry:834 %W2_load_18 = load i8 %W2_addr_18

]]></Node>
<StgValue><ssdm name="W2_load_18"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="8">
<![CDATA[
entry:992 %W2_load_43 = load i8 %W2_addr_43

]]></Node>
<StgValue><ssdm name="W2_load_43"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="8">
<![CDATA[
entry:1075 %W2_load_56 = load i8 %W2_addr_56

]]></Node>
<StgValue><ssdm name="W2_load_56"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="397" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %W2_addr_31 = getelementptr i16 %W2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="W2_addr_31"/></StgValue>
</operation>

<operation id="398" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:85 %W2_addr_44 = getelementptr i16 %W2, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="W2_addr_44"/></StgValue>
</operation>

<operation id="399" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:552 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_214, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="400" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="8">
<![CDATA[
entry:743 %W2_load_5 = load i8 %W2_addr_5

]]></Node>
<StgValue><ssdm name="W2_load_5"/></StgValue>
</operation>

<operation id="401" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="8">
<![CDATA[
entry:834 %W2_load_18 = load i8 %W2_addr_18

]]></Node>
<StgValue><ssdm name="W2_load_18"/></StgValue>
</operation>

<operation id="402" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="8">
<![CDATA[
entry:916 %W2_load_31 = load i8 %W2_addr_31

]]></Node>
<StgValue><ssdm name="W2_load_31"/></StgValue>
</operation>

<operation id="403" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="8">
<![CDATA[
entry:998 %W2_load_44 = load i8 %W2_addr_44

]]></Node>
<StgValue><ssdm name="W2_load_44"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="404" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98 %W2_addr_57 = getelementptr i16 %W2, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="W2_addr_57"/></StgValue>
</operation>

<operation id="405" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:111 %W2_addr_70 = getelementptr i16 %W2, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="W2_addr_70"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:553 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_215, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="8">
<![CDATA[
entry:916 %W2_load_31 = load i8 %W2_addr_31

]]></Node>
<StgValue><ssdm name="W2_load_31"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="8">
<![CDATA[
entry:998 %W2_load_44 = load i8 %W2_addr_44

]]></Node>
<StgValue><ssdm name="W2_load_44"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="8">
<![CDATA[
entry:1080 %W2_load_57 = load i8 %W2_addr_57

]]></Node>
<StgValue><ssdm name="W2_load_57"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="8">
<![CDATA[
entry:1163 %W2_load_70 = load i8 %W2_addr_70

]]></Node>
<StgValue><ssdm name="W2_load_70"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="411" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %W2_addr_6 = getelementptr i16 %W2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="W2_addr_6"/></StgValue>
</operation>

<operation id="412" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %W2_addr_19 = getelementptr i16 %W2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="W2_addr_19"/></StgValue>
</operation>

<operation id="413" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:553 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_215, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="414" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="8">
<![CDATA[
entry:750 %W2_load_6 = load i8 %W2_addr_6

]]></Node>
<StgValue><ssdm name="W2_load_6"/></StgValue>
</operation>

<operation id="415" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="8">
<![CDATA[
entry:840 %W2_load_19 = load i8 %W2_addr_19

]]></Node>
<StgValue><ssdm name="W2_load_19"/></StgValue>
</operation>

<operation id="416" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="8">
<![CDATA[
entry:1080 %W2_load_57 = load i8 %W2_addr_57

]]></Node>
<StgValue><ssdm name="W2_load_57"/></StgValue>
</operation>

<operation id="417" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="8">
<![CDATA[
entry:1163 %W2_load_70 = load i8 %W2_addr_70

]]></Node>
<StgValue><ssdm name="W2_load_70"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="418" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %W2_addr_32 = getelementptr i16 %W2, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="W2_addr_32"/></StgValue>
</operation>

<operation id="419" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %W2_addr_45 = getelementptr i16 %W2, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="W2_addr_45"/></StgValue>
</operation>

<operation id="420" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:554 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_216, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="421" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="8">
<![CDATA[
entry:750 %W2_load_6 = load i8 %W2_addr_6

]]></Node>
<StgValue><ssdm name="W2_load_6"/></StgValue>
</operation>

<operation id="422" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="8">
<![CDATA[
entry:840 %W2_load_19 = load i8 %W2_addr_19

]]></Node>
<StgValue><ssdm name="W2_load_19"/></StgValue>
</operation>

<operation id="423" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="8">
<![CDATA[
entry:922 %W2_load_32 = load i8 %W2_addr_32

]]></Node>
<StgValue><ssdm name="W2_load_32"/></StgValue>
</operation>

<operation id="424" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="8">
<![CDATA[
entry:1004 %W2_load_45 = load i8 %W2_addr_45

]]></Node>
<StgValue><ssdm name="W2_load_45"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="425" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:99 %W2_addr_58 = getelementptr i16 %W2, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="W2_addr_58"/></StgValue>
</operation>

<operation id="426" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:112 %W2_addr_71 = getelementptr i16 %W2, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="W2_addr_71"/></StgValue>
</operation>

<operation id="427" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:554 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_216, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="428" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="8">
<![CDATA[
entry:922 %W2_load_32 = load i8 %W2_addr_32

]]></Node>
<StgValue><ssdm name="W2_load_32"/></StgValue>
</operation>

<operation id="429" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="8">
<![CDATA[
entry:1004 %W2_load_45 = load i8 %W2_addr_45

]]></Node>
<StgValue><ssdm name="W2_load_45"/></StgValue>
</operation>

<operation id="430" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="8">
<![CDATA[
entry:1086 %W2_load_58 = load i8 %W2_addr_58

]]></Node>
<StgValue><ssdm name="W2_load_58"/></StgValue>
</operation>

<operation id="431" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="8">
<![CDATA[
entry:1168 %W2_load_71 = load i8 %W2_addr_71

]]></Node>
<StgValue><ssdm name="W2_load_71"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="432" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %W2_addr_7 = getelementptr i16 %W2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="W2_addr_7"/></StgValue>
</operation>

<operation id="433" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %W2_addr_84 = getelementptr i16 %W2, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="W2_addr_84"/></StgValue>
</operation>

<operation id="434" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:555 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_217, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="435" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="8">
<![CDATA[
entry:757 %W2_load_7 = load i8 %W2_addr_7

]]></Node>
<StgValue><ssdm name="W2_load_7"/></StgValue>
</operation>

<operation id="436" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="8">
<![CDATA[
entry:1086 %W2_load_58 = load i8 %W2_addr_58

]]></Node>
<StgValue><ssdm name="W2_load_58"/></StgValue>
</operation>

<operation id="437" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="8">
<![CDATA[
entry:1168 %W2_load_71 = load i8 %W2_addr_71

]]></Node>
<StgValue><ssdm name="W2_load_71"/></StgValue>
</operation>

<operation id="438" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="8">
<![CDATA[
entry:1251 %W2_load_84 = load i8 %W2_addr_84

]]></Node>
<StgValue><ssdm name="W2_load_84"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="439" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61 %W2_addr_20 = getelementptr i16 %W2, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="W2_addr_20"/></StgValue>
</operation>

<operation id="440" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %W2_addr_33 = getelementptr i16 %W2, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="W2_addr_33"/></StgValue>
</operation>

<operation id="441" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:555 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_217, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="442" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="8">
<![CDATA[
entry:757 %W2_load_7 = load i8 %W2_addr_7

]]></Node>
<StgValue><ssdm name="W2_load_7"/></StgValue>
</operation>

<operation id="443" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="8">
<![CDATA[
entry:846 %W2_load_20 = load i8 %W2_addr_20

]]></Node>
<StgValue><ssdm name="W2_load_20"/></StgValue>
</operation>

<operation id="444" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="8">
<![CDATA[
entry:928 %W2_load_33 = load i8 %W2_addr_33

]]></Node>
<StgValue><ssdm name="W2_load_33"/></StgValue>
</operation>

<operation id="445" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="8">
<![CDATA[
entry:1251 %W2_load_84 = load i8 %W2_addr_84

]]></Node>
<StgValue><ssdm name="W2_load_84"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="446" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %W2_addr_46 = getelementptr i16 %W2, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="W2_addr_46"/></StgValue>
</operation>

<operation id="447" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:100 %W2_addr_59 = getelementptr i16 %W2, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="W2_addr_59"/></StgValue>
</operation>

<operation id="448" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:556 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_218, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="449" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="8">
<![CDATA[
entry:846 %W2_load_20 = load i8 %W2_addr_20

]]></Node>
<StgValue><ssdm name="W2_load_20"/></StgValue>
</operation>

<operation id="450" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="8">
<![CDATA[
entry:928 %W2_load_33 = load i8 %W2_addr_33

]]></Node>
<StgValue><ssdm name="W2_load_33"/></StgValue>
</operation>

<operation id="451" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="8">
<![CDATA[
entry:1010 %W2_load_46 = load i8 %W2_addr_46

]]></Node>
<StgValue><ssdm name="W2_load_46"/></StgValue>
</operation>

<operation id="452" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="8">
<![CDATA[
entry:1092 %W2_load_59 = load i8 %W2_addr_59

]]></Node>
<StgValue><ssdm name="W2_load_59"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="453" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:113 %W2_addr_72 = getelementptr i16 %W2, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="W2_addr_72"/></StgValue>
</operation>

<operation id="454" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:126 %W2_addr_85 = getelementptr i16 %W2, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="W2_addr_85"/></StgValue>
</operation>

<operation id="455" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:556 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_218, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="456" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="8">
<![CDATA[
entry:1010 %W2_load_46 = load i8 %W2_addr_46

]]></Node>
<StgValue><ssdm name="W2_load_46"/></StgValue>
</operation>

<operation id="457" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="8">
<![CDATA[
entry:1092 %W2_load_59 = load i8 %W2_addr_59

]]></Node>
<StgValue><ssdm name="W2_load_59"/></StgValue>
</operation>

<operation id="458" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="8">
<![CDATA[
entry:1174 %W2_load_72 = load i8 %W2_addr_72

]]></Node>
<StgValue><ssdm name="W2_load_72"/></StgValue>
</operation>

<operation id="459" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="8">
<![CDATA[
entry:1256 %W2_load_85 = load i8 %W2_addr_85

]]></Node>
<StgValue><ssdm name="W2_load_85"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="460" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %W2_addr_8 = getelementptr i16 %W2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="W2_addr_8"/></StgValue>
</operation>

<operation id="461" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:139 %W2_addr_98 = getelementptr i16 %W2, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="W2_addr_98"/></StgValue>
</operation>

<operation id="462" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:557 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_219, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="463" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="8">
<![CDATA[
entry:764 %W2_load_8 = load i8 %W2_addr_8

]]></Node>
<StgValue><ssdm name="W2_load_8"/></StgValue>
</operation>

<operation id="464" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="8">
<![CDATA[
entry:1174 %W2_load_72 = load i8 %W2_addr_72

]]></Node>
<StgValue><ssdm name="W2_load_72"/></StgValue>
</operation>

<operation id="465" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="8">
<![CDATA[
entry:1256 %W2_load_85 = load i8 %W2_addr_85

]]></Node>
<StgValue><ssdm name="W2_load_85"/></StgValue>
</operation>

<operation id="466" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="8">
<![CDATA[
entry:1339 %W2_load_98 = load i8 %W2_addr_98

]]></Node>
<StgValue><ssdm name="W2_load_98"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="467" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %W2_addr_21 = getelementptr i16 %W2, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="W2_addr_21"/></StgValue>
</operation>

<operation id="468" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %W2_addr_34 = getelementptr i16 %W2, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="W2_addr_34"/></StgValue>
</operation>

<operation id="469" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:557 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_219, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="470" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="8">
<![CDATA[
entry:764 %W2_load_8 = load i8 %W2_addr_8

]]></Node>
<StgValue><ssdm name="W2_load_8"/></StgValue>
</operation>

<operation id="471" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="8">
<![CDATA[
entry:852 %W2_load_21 = load i8 %W2_addr_21

]]></Node>
<StgValue><ssdm name="W2_load_21"/></StgValue>
</operation>

<operation id="472" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="8">
<![CDATA[
entry:934 %W2_load_34 = load i8 %W2_addr_34

]]></Node>
<StgValue><ssdm name="W2_load_34"/></StgValue>
</operation>

<operation id="473" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="8">
<![CDATA[
entry:1339 %W2_load_98 = load i8 %W2_addr_98

]]></Node>
<StgValue><ssdm name="W2_load_98"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="474" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %W2_addr_47 = getelementptr i16 %W2, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="W2_addr_47"/></StgValue>
</operation>

<operation id="475" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:101 %W2_addr_60 = getelementptr i16 %W2, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="W2_addr_60"/></StgValue>
</operation>

<operation id="476" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:558 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_220, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="477" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="8">
<![CDATA[
entry:852 %W2_load_21 = load i8 %W2_addr_21

]]></Node>
<StgValue><ssdm name="W2_load_21"/></StgValue>
</operation>

<operation id="478" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="8">
<![CDATA[
entry:934 %W2_load_34 = load i8 %W2_addr_34

]]></Node>
<StgValue><ssdm name="W2_load_34"/></StgValue>
</operation>

<operation id="479" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="8">
<![CDATA[
entry:1016 %W2_load_47 = load i8 %W2_addr_47

]]></Node>
<StgValue><ssdm name="W2_load_47"/></StgValue>
</operation>

<operation id="480" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="8">
<![CDATA[
entry:1098 %W2_load_60 = load i8 %W2_addr_60

]]></Node>
<StgValue><ssdm name="W2_load_60"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="481" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114 %W2_addr_73 = getelementptr i16 %W2, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="W2_addr_73"/></StgValue>
</operation>

<operation id="482" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:127 %W2_addr_86 = getelementptr i16 %W2, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="W2_addr_86"/></StgValue>
</operation>

<operation id="483" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:558 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_220, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="484" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="8">
<![CDATA[
entry:1016 %W2_load_47 = load i8 %W2_addr_47

]]></Node>
<StgValue><ssdm name="W2_load_47"/></StgValue>
</operation>

<operation id="485" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="8">
<![CDATA[
entry:1098 %W2_load_60 = load i8 %W2_addr_60

]]></Node>
<StgValue><ssdm name="W2_load_60"/></StgValue>
</operation>

<operation id="486" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="8">
<![CDATA[
entry:1180 %W2_load_73 = load i8 %W2_addr_73

]]></Node>
<StgValue><ssdm name="W2_load_73"/></StgValue>
</operation>

<operation id="487" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="8">
<![CDATA[
entry:1262 %W2_load_86 = load i8 %W2_addr_86

]]></Node>
<StgValue><ssdm name="W2_load_86"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="488" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %W2_addr_99 = getelementptr i16 %W2, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="W2_addr_99"/></StgValue>
</operation>

<operation id="489" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %W2_addr_112 = getelementptr i16 %W2, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="W2_addr_112"/></StgValue>
</operation>

<operation id="490" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:559 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_221, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="491" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="8">
<![CDATA[
entry:1180 %W2_load_73 = load i8 %W2_addr_73

]]></Node>
<StgValue><ssdm name="W2_load_73"/></StgValue>
</operation>

<operation id="492" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="8">
<![CDATA[
entry:1262 %W2_load_86 = load i8 %W2_addr_86

]]></Node>
<StgValue><ssdm name="W2_load_86"/></StgValue>
</operation>

<operation id="493" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="8">
<![CDATA[
entry:1344 %W2_load_99 = load i8 %W2_addr_99

]]></Node>
<StgValue><ssdm name="W2_load_99"/></StgValue>
</operation>

<operation id="494" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="8">
<![CDATA[
entry:1427 %W2_load_112 = load i8 %W2_addr_112

]]></Node>
<StgValue><ssdm name="W2_load_112"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="495" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %W2_addr_9 = getelementptr i16 %W2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="W2_addr_9"/></StgValue>
</operation>

<operation id="496" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %W2_addr_22 = getelementptr i16 %W2, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="W2_addr_22"/></StgValue>
</operation>

<operation id="497" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:559 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_221, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="498" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="8">
<![CDATA[
entry:771 %W2_load_9 = load i8 %W2_addr_9

]]></Node>
<StgValue><ssdm name="W2_load_9"/></StgValue>
</operation>

<operation id="499" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="8">
<![CDATA[
entry:858 %W2_load_22 = load i8 %W2_addr_22

]]></Node>
<StgValue><ssdm name="W2_load_22"/></StgValue>
</operation>

<operation id="500" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="8">
<![CDATA[
entry:1344 %W2_load_99 = load i8 %W2_addr_99

]]></Node>
<StgValue><ssdm name="W2_load_99"/></StgValue>
</operation>

<operation id="501" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="8">
<![CDATA[
entry:1427 %W2_load_112 = load i8 %W2_addr_112

]]></Node>
<StgValue><ssdm name="W2_load_112"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="502" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %W2_addr_35 = getelementptr i16 %W2, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="W2_addr_35"/></StgValue>
</operation>

<operation id="503" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %W2_addr_48 = getelementptr i16 %W2, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="W2_addr_48"/></StgValue>
</operation>

<operation id="504" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:560 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_222, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="505" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="8">
<![CDATA[
entry:771 %W2_load_9 = load i8 %W2_addr_9

]]></Node>
<StgValue><ssdm name="W2_load_9"/></StgValue>
</operation>

<operation id="506" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="8">
<![CDATA[
entry:858 %W2_load_22 = load i8 %W2_addr_22

]]></Node>
<StgValue><ssdm name="W2_load_22"/></StgValue>
</operation>

<operation id="507" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="8">
<![CDATA[
entry:940 %W2_load_35 = load i8 %W2_addr_35

]]></Node>
<StgValue><ssdm name="W2_load_35"/></StgValue>
</operation>

<operation id="508" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="8">
<![CDATA[
entry:1022 %W2_load_48 = load i8 %W2_addr_48

]]></Node>
<StgValue><ssdm name="W2_load_48"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="509" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:102 %W2_addr_61 = getelementptr i16 %W2, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="W2_addr_61"/></StgValue>
</operation>

<operation id="510" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:115 %W2_addr_74 = getelementptr i16 %W2, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="W2_addr_74"/></StgValue>
</operation>

<operation id="511" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:560 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_222, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="512" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="8">
<![CDATA[
entry:940 %W2_load_35 = load i8 %W2_addr_35

]]></Node>
<StgValue><ssdm name="W2_load_35"/></StgValue>
</operation>

<operation id="513" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="8">
<![CDATA[
entry:1022 %W2_load_48 = load i8 %W2_addr_48

]]></Node>
<StgValue><ssdm name="W2_load_48"/></StgValue>
</operation>

<operation id="514" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="8">
<![CDATA[
entry:1104 %W2_load_61 = load i8 %W2_addr_61

]]></Node>
<StgValue><ssdm name="W2_load_61"/></StgValue>
</operation>

<operation id="515" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="8">
<![CDATA[
entry:1186 %W2_load_74 = load i8 %W2_addr_74

]]></Node>
<StgValue><ssdm name="W2_load_74"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="516" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:128 %W2_addr_87 = getelementptr i16 %W2, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="W2_addr_87"/></StgValue>
</operation>

<operation id="517" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %W2_addr_100 = getelementptr i16 %W2, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="W2_addr_100"/></StgValue>
</operation>

<operation id="518" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:561 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_223, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="519" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="8">
<![CDATA[
entry:1104 %W2_load_61 = load i8 %W2_addr_61

]]></Node>
<StgValue><ssdm name="W2_load_61"/></StgValue>
</operation>

<operation id="520" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="8">
<![CDATA[
entry:1186 %W2_load_74 = load i8 %W2_addr_74

]]></Node>
<StgValue><ssdm name="W2_load_74"/></StgValue>
</operation>

<operation id="521" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="8">
<![CDATA[
entry:1268 %W2_load_87 = load i8 %W2_addr_87

]]></Node>
<StgValue><ssdm name="W2_load_87"/></StgValue>
</operation>

<operation id="522" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="8">
<![CDATA[
entry:1350 %W2_load_100 = load i8 %W2_addr_100

]]></Node>
<StgValue><ssdm name="W2_load_100"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="523" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:154 %W2_addr_113 = getelementptr i16 %W2, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="W2_addr_113"/></StgValue>
</operation>

<operation id="524" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167 %W2_addr_126 = getelementptr i16 %W2, i64 0, i64 126

]]></Node>
<StgValue><ssdm name="W2_addr_126"/></StgValue>
</operation>

<operation id="525" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:561 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_223, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="526" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="8">
<![CDATA[
entry:1268 %W2_load_87 = load i8 %W2_addr_87

]]></Node>
<StgValue><ssdm name="W2_load_87"/></StgValue>
</operation>

<operation id="527" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="8">
<![CDATA[
entry:1350 %W2_load_100 = load i8 %W2_addr_100

]]></Node>
<StgValue><ssdm name="W2_load_100"/></StgValue>
</operation>

<operation id="528" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="8">
<![CDATA[
entry:1432 %W2_load_113 = load i8 %W2_addr_113

]]></Node>
<StgValue><ssdm name="W2_load_113"/></StgValue>
</operation>

<operation id="529" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="8">
<![CDATA[
entry:1515 %W2_load_126 = load i8 %W2_addr_126

]]></Node>
<StgValue><ssdm name="W2_load_126"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="530" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %kernel_addr = getelementptr i16 %kernel, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="531" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %W2_addr_10 = getelementptr i16 %W2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="W2_addr_10"/></StgValue>
</operation>

<operation id="532" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %W2_addr_23 = getelementptr i16 %W2, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="W2_addr_23"/></StgValue>
</operation>

<operation id="533" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:562 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_224, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="534" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="5">
<![CDATA[
entry:569 %kernel_load = load i5 %kernel_addr

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="535" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="8">
<![CDATA[
entry:778 %W2_load_10 = load i8 %W2_addr_10

]]></Node>
<StgValue><ssdm name="W2_load_10"/></StgValue>
</operation>

<operation id="536" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="8">
<![CDATA[
entry:864 %W2_load_23 = load i8 %W2_addr_23

]]></Node>
<StgValue><ssdm name="W2_load_23"/></StgValue>
</operation>

<operation id="537" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="8">
<![CDATA[
entry:1432 %W2_load_113 = load i8 %W2_addr_113

]]></Node>
<StgValue><ssdm name="W2_load_113"/></StgValue>
</operation>

<operation id="538" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="8">
<![CDATA[
entry:1515 %W2_load_126 = load i8 %W2_addr_126

]]></Node>
<StgValue><ssdm name="W2_load_126"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="539" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %kernel_addr_1 = getelementptr i16 %kernel, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="540" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %kernel_addr_2 = getelementptr i16 %kernel, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kernel_addr_2"/></StgValue>
</operation>

<operation id="541" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %W2_addr_36 = getelementptr i16 %W2, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="W2_addr_36"/></StgValue>
</operation>

<operation id="542" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %W2_addr_49 = getelementptr i16 %W2, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="W2_addr_49"/></StgValue>
</operation>

<operation id="543" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:562 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_224, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="544" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="5">
<![CDATA[
entry:569 %kernel_load = load i5 %kernel_addr

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="545" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="5">
<![CDATA[
entry:571 %kernel_load_1 = load i5 %kernel_addr_1

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="546" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="5">
<![CDATA[
entry:572 %kernel_load_2 = load i5 %kernel_addr_2

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="547" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="8">
<![CDATA[
entry:778 %W2_load_10 = load i8 %W2_addr_10

]]></Node>
<StgValue><ssdm name="W2_load_10"/></StgValue>
</operation>

<operation id="548" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="8">
<![CDATA[
entry:864 %W2_load_23 = load i8 %W2_addr_23

]]></Node>
<StgValue><ssdm name="W2_load_23"/></StgValue>
</operation>

<operation id="549" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="8">
<![CDATA[
entry:946 %W2_load_36 = load i8 %W2_addr_36

]]></Node>
<StgValue><ssdm name="W2_load_36"/></StgValue>
</operation>

<operation id="550" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="8">
<![CDATA[
entry:1028 %W2_load_49 = load i8 %W2_addr_49

]]></Node>
<StgValue><ssdm name="W2_load_49"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="551" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %kernel_addr_3 = getelementptr i16 %kernel, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kernel_addr_3"/></StgValue>
</operation>

<operation id="552" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %kernel_addr_4 = getelementptr i16 %kernel, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kernel_addr_4"/></StgValue>
</operation>

<operation id="553" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:103 %W2_addr_62 = getelementptr i16 %W2, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="W2_addr_62"/></StgValue>
</operation>

<operation id="554" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:116 %W2_addr_75 = getelementptr i16 %W2, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="W2_addr_75"/></StgValue>
</operation>

<operation id="555" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:563 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_225, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="556" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="5">
<![CDATA[
entry:571 %kernel_load_1 = load i5 %kernel_addr_1

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="557" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="5">
<![CDATA[
entry:572 %kernel_load_2 = load i5 %kernel_addr_2

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="558" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="5">
<![CDATA[
entry:573 %kernel_load_3 = load i5 %kernel_addr_3

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="559" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="5">
<![CDATA[
entry:574 %kernel_load_4 = load i5 %kernel_addr_4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="560" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="8">
<![CDATA[
entry:946 %W2_load_36 = load i8 %W2_addr_36

]]></Node>
<StgValue><ssdm name="W2_load_36"/></StgValue>
</operation>

<operation id="561" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="8">
<![CDATA[
entry:1028 %W2_load_49 = load i8 %W2_addr_49

]]></Node>
<StgValue><ssdm name="W2_load_49"/></StgValue>
</operation>

<operation id="562" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="8">
<![CDATA[
entry:1110 %W2_load_62 = load i8 %W2_addr_62

]]></Node>
<StgValue><ssdm name="W2_load_62"/></StgValue>
</operation>

<operation id="563" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="8">
<![CDATA[
entry:1192 %W2_load_75 = load i8 %W2_addr_75

]]></Node>
<StgValue><ssdm name="W2_load_75"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="564" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %kernel_addr_5 = getelementptr i16 %kernel, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kernel_addr_5"/></StgValue>
</operation>

<operation id="565" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %kernel_addr_6 = getelementptr i16 %kernel, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="kernel_addr_6"/></StgValue>
</operation>

<operation id="566" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:129 %W2_addr_88 = getelementptr i16 %W2, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="W2_addr_88"/></StgValue>
</operation>

<operation id="567" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:142 %W2_addr_101 = getelementptr i16 %W2, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="W2_addr_101"/></StgValue>
</operation>

<operation id="568" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:563 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_225, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="569" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="5">
<![CDATA[
entry:573 %kernel_load_3 = load i5 %kernel_addr_3

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="570" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="5">
<![CDATA[
entry:574 %kernel_load_4 = load i5 %kernel_addr_4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="571" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="5">
<![CDATA[
entry:575 %kernel_load_5 = load i5 %kernel_addr_5

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="572" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="5">
<![CDATA[
entry:576 %kernel_load_6 = load i5 %kernel_addr_6

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="573" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="8">
<![CDATA[
entry:1110 %W2_load_62 = load i8 %W2_addr_62

]]></Node>
<StgValue><ssdm name="W2_load_62"/></StgValue>
</operation>

<operation id="574" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="8">
<![CDATA[
entry:1192 %W2_load_75 = load i8 %W2_addr_75

]]></Node>
<StgValue><ssdm name="W2_load_75"/></StgValue>
</operation>

<operation id="575" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="8">
<![CDATA[
entry:1274 %W2_load_88 = load i8 %W2_addr_88

]]></Node>
<StgValue><ssdm name="W2_load_88"/></StgValue>
</operation>

<operation id="576" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="8">
<![CDATA[
entry:1356 %W2_load_101 = load i8 %W2_addr_101

]]></Node>
<StgValue><ssdm name="W2_load_101"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="577" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %kernel_addr_7 = getelementptr i16 %kernel, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="kernel_addr_7"/></StgValue>
</operation>

<operation id="578" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %kernel_addr_8 = getelementptr i16 %kernel, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="kernel_addr_8"/></StgValue>
</operation>

<operation id="579" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:155 %W2_addr_114 = getelementptr i16 %W2, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="W2_addr_114"/></StgValue>
</operation>

<operation id="580" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:168 %W2_addr_127 = getelementptr i16 %W2, i64 0, i64 127

]]></Node>
<StgValue><ssdm name="W2_addr_127"/></StgValue>
</operation>

<operation id="581" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:209 %W3_addr = getelementptr i16 %W3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="W3_addr"/></StgValue>
</operation>

<operation id="582" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:221 %W3_addr_12 = getelementptr i16 %W3, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="W3_addr_12"/></StgValue>
</operation>

<operation id="583" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:564 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_226, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="584" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="5">
<![CDATA[
entry:575 %kernel_load_5 = load i5 %kernel_addr_5

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="585" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="5">
<![CDATA[
entry:576 %kernel_load_6 = load i5 %kernel_addr_6

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="586" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="5">
<![CDATA[
entry:577 %kernel_load_7 = load i5 %kernel_addr_7

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="587" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="5">
<![CDATA[
entry:578 %kernel_load_8 = load i5 %kernel_addr_8

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="588" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="8">
<![CDATA[
entry:1274 %W2_load_88 = load i8 %W2_addr_88

]]></Node>
<StgValue><ssdm name="W2_load_88"/></StgValue>
</operation>

<operation id="589" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="8">
<![CDATA[
entry:1356 %W2_load_101 = load i8 %W2_addr_101

]]></Node>
<StgValue><ssdm name="W2_load_101"/></StgValue>
</operation>

<operation id="590" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="8">
<![CDATA[
entry:1438 %W2_load_114 = load i8 %W2_addr_114

]]></Node>
<StgValue><ssdm name="W2_load_114"/></StgValue>
</operation>

<operation id="591" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="8">
<![CDATA[
entry:1520 %W2_load_127 = load i8 %W2_addr_127

]]></Node>
<StgValue><ssdm name="W2_load_127"/></StgValue>
</operation>

<operation id="592" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="16" op_0_bw="7">
<![CDATA[
entry:1779 %W3_load = load i7 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_load"/></StgValue>
</operation>

<operation id="593" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="16" op_0_bw="7">
<![CDATA[
entry:1867 %W3_load_12 = load i7 %W3_addr_12

]]></Node>
<StgValue><ssdm name="W3_load_12"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="594" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %kernel_addr_9 = getelementptr i16 %kernel, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="kernel_addr_9"/></StgValue>
</operation>

<operation id="595" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %kernel_addr_10 = getelementptr i16 %kernel, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="kernel_addr_10"/></StgValue>
</operation>

<operation id="596" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %W2_addr_11 = getelementptr i16 %W2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="W2_addr_11"/></StgValue>
</operation>

<operation id="597" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %W2_addr_140 = getelementptr i16 %W2, i64 0, i64 140

]]></Node>
<StgValue><ssdm name="W2_addr_140"/></StgValue>
</operation>

<operation id="598" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:233 %W3_addr_24 = getelementptr i16 %W3, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="W3_addr_24"/></StgValue>
</operation>

<operation id="599" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:245 %W3_addr_36 = getelementptr i16 %W3, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="W3_addr_36"/></StgValue>
</operation>

<operation id="600" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:564 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_226, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="601" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="5">
<![CDATA[
entry:577 %kernel_load_7 = load i5 %kernel_addr_7

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="602" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="5">
<![CDATA[
entry:578 %kernel_load_8 = load i5 %kernel_addr_8

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="603" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="5">
<![CDATA[
entry:582 %kernel_load_9 = load i5 %kernel_addr_9

]]></Node>
<StgValue><ssdm name="kernel_load_9"/></StgValue>
</operation>

<operation id="604" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="5">
<![CDATA[
entry:584 %kernel_load_10 = load i5 %kernel_addr_10

]]></Node>
<StgValue><ssdm name="kernel_load_10"/></StgValue>
</operation>

<operation id="605" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="8">
<![CDATA[
entry:785 %W2_load_11 = load i8 %W2_addr_11

]]></Node>
<StgValue><ssdm name="W2_load_11"/></StgValue>
</operation>

<operation id="606" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="8">
<![CDATA[
entry:1438 %W2_load_114 = load i8 %W2_addr_114

]]></Node>
<StgValue><ssdm name="W2_load_114"/></StgValue>
</operation>

<operation id="607" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="8">
<![CDATA[
entry:1520 %W2_load_127 = load i8 %W2_addr_127

]]></Node>
<StgValue><ssdm name="W2_load_127"/></StgValue>
</operation>

<operation id="608" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="16" op_0_bw="8">
<![CDATA[
entry:1603 %W2_load_140 = load i8 %W2_addr_140

]]></Node>
<StgValue><ssdm name="W2_load_140"/></StgValue>
</operation>

<operation id="609" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="16" op_0_bw="7">
<![CDATA[
entry:1779 %W3_load = load i7 %W3_addr

]]></Node>
<StgValue><ssdm name="W3_load"/></StgValue>
</operation>

<operation id="610" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="16" op_0_bw="7">
<![CDATA[
entry:1867 %W3_load_12 = load i7 %W3_addr_12

]]></Node>
<StgValue><ssdm name="W3_load_12"/></StgValue>
</operation>

<operation id="611" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="16" op_0_bw="7">
<![CDATA[
entry:1943 %W3_load_24 = load i7 %W3_addr_24

]]></Node>
<StgValue><ssdm name="W3_load_24"/></StgValue>
</operation>

<operation id="612" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="16" op_0_bw="7">
<![CDATA[
entry:2019 %W3_load_36 = load i7 %W3_addr_36

]]></Node>
<StgValue><ssdm name="W3_load_36"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="613" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %kernel_addr_11 = getelementptr i16 %kernel, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="kernel_addr_11"/></StgValue>
</operation>

<operation id="614" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %kernel_addr_12 = getelementptr i16 %kernel, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="kernel_addr_12"/></StgValue>
</operation>

<operation id="615" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %W2_addr_24 = getelementptr i16 %W2, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="W2_addr_24"/></StgValue>
</operation>

<operation id="616" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %W2_addr_37 = getelementptr i16 %W2, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="W2_addr_37"/></StgValue>
</operation>

<operation id="617" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:257 %W3_addr_48 = getelementptr i16 %W3, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="W3_addr_48"/></StgValue>
</operation>

<operation id="618" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:269 %W3_addr_60 = getelementptr i16 %W3, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="W3_addr_60"/></StgValue>
</operation>

<operation id="619" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:565 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_227, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="620" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="5">
<![CDATA[
entry:582 %kernel_load_9 = load i5 %kernel_addr_9

]]></Node>
<StgValue><ssdm name="kernel_load_9"/></StgValue>
</operation>

<operation id="621" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="5">
<![CDATA[
entry:584 %kernel_load_10 = load i5 %kernel_addr_10

]]></Node>
<StgValue><ssdm name="kernel_load_10"/></StgValue>
</operation>

<operation id="622" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="5">
<![CDATA[
entry:585 %kernel_load_11 = load i5 %kernel_addr_11

]]></Node>
<StgValue><ssdm name="kernel_load_11"/></StgValue>
</operation>

<operation id="623" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="5">
<![CDATA[
entry:586 %kernel_load_12 = load i5 %kernel_addr_12

]]></Node>
<StgValue><ssdm name="kernel_load_12"/></StgValue>
</operation>

<operation id="624" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="8">
<![CDATA[
entry:785 %W2_load_11 = load i8 %W2_addr_11

]]></Node>
<StgValue><ssdm name="W2_load_11"/></StgValue>
</operation>

<operation id="625" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="8">
<![CDATA[
entry:870 %W2_load_24 = load i8 %W2_addr_24

]]></Node>
<StgValue><ssdm name="W2_load_24"/></StgValue>
</operation>

<operation id="626" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="8">
<![CDATA[
entry:952 %W2_load_37 = load i8 %W2_addr_37

]]></Node>
<StgValue><ssdm name="W2_load_37"/></StgValue>
</operation>

<operation id="627" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="16" op_0_bw="8">
<![CDATA[
entry:1603 %W2_load_140 = load i8 %W2_addr_140

]]></Node>
<StgValue><ssdm name="W2_load_140"/></StgValue>
</operation>

<operation id="628" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="16" op_0_bw="7">
<![CDATA[
entry:1943 %W3_load_24 = load i7 %W3_addr_24

]]></Node>
<StgValue><ssdm name="W3_load_24"/></StgValue>
</operation>

<operation id="629" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="16" op_0_bw="7">
<![CDATA[
entry:2019 %W3_load_36 = load i7 %W3_addr_36

]]></Node>
<StgValue><ssdm name="W3_load_36"/></StgValue>
</operation>

<operation id="630" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="16" op_0_bw="7">
<![CDATA[
entry:2095 %W3_load_48 = load i7 %W3_addr_48

]]></Node>
<StgValue><ssdm name="W3_load_48"/></StgValue>
</operation>

<operation id="631" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="16" op_0_bw="7">
<![CDATA[
entry:2171 %W3_load_60 = load i7 %W3_addr_60

]]></Node>
<StgValue><ssdm name="W3_load_60"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="632" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %kernel_addr_13 = getelementptr i16 %kernel, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="kernel_addr_13"/></StgValue>
</operation>

<operation id="633" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %kernel_addr_14 = getelementptr i16 %kernel, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="kernel_addr_14"/></StgValue>
</operation>

<operation id="634" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %W2_addr_50 = getelementptr i16 %W2, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="W2_addr_50"/></StgValue>
</operation>

<operation id="635" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:104 %W2_addr_63 = getelementptr i16 %W2, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="W2_addr_63"/></StgValue>
</operation>

<operation id="636" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:281 %W3_addr_72 = getelementptr i16 %W3, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="W3_addr_72"/></StgValue>
</operation>

<operation id="637" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:293 %W3_addr_84 = getelementptr i16 %W3, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="W3_addr_84"/></StgValue>
</operation>

<operation id="638" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:565 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_21_227, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="639" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="5">
<![CDATA[
entry:585 %kernel_load_11 = load i5 %kernel_addr_11

]]></Node>
<StgValue><ssdm name="kernel_load_11"/></StgValue>
</operation>

<operation id="640" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="5">
<![CDATA[
entry:586 %kernel_load_12 = load i5 %kernel_addr_12

]]></Node>
<StgValue><ssdm name="kernel_load_12"/></StgValue>
</operation>

<operation id="641" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="5">
<![CDATA[
entry:587 %kernel_load_13 = load i5 %kernel_addr_13

]]></Node>
<StgValue><ssdm name="kernel_load_13"/></StgValue>
</operation>

<operation id="642" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="5">
<![CDATA[
entry:588 %kernel_load_14 = load i5 %kernel_addr_14

]]></Node>
<StgValue><ssdm name="kernel_load_14"/></StgValue>
</operation>

<operation id="643" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="8">
<![CDATA[
entry:870 %W2_load_24 = load i8 %W2_addr_24

]]></Node>
<StgValue><ssdm name="W2_load_24"/></StgValue>
</operation>

<operation id="644" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="8">
<![CDATA[
entry:952 %W2_load_37 = load i8 %W2_addr_37

]]></Node>
<StgValue><ssdm name="W2_load_37"/></StgValue>
</operation>

<operation id="645" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="8">
<![CDATA[
entry:1034 %W2_load_50 = load i8 %W2_addr_50

]]></Node>
<StgValue><ssdm name="W2_load_50"/></StgValue>
</operation>

<operation id="646" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="8">
<![CDATA[
entry:1116 %W2_load_63 = load i8 %W2_addr_63

]]></Node>
<StgValue><ssdm name="W2_load_63"/></StgValue>
</operation>

<operation id="647" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="16" op_0_bw="7">
<![CDATA[
entry:2095 %W3_load_48 = load i7 %W3_addr_48

]]></Node>
<StgValue><ssdm name="W3_load_48"/></StgValue>
</operation>

<operation id="648" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="16" op_0_bw="7">
<![CDATA[
entry:2171 %W3_load_60 = load i7 %W3_addr_60

]]></Node>
<StgValue><ssdm name="W3_load_60"/></StgValue>
</operation>

<operation id="649" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="16" op_0_bw="7">
<![CDATA[
entry:2247 %W3_load_72 = load i7 %W3_addr_72

]]></Node>
<StgValue><ssdm name="W3_load_72"/></StgValue>
</operation>

<operation id="650" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="16" op_0_bw="7">
<![CDATA[
entry:2323 %W3_load_84 = load i7 %W3_addr_84

]]></Node>
<StgValue><ssdm name="W3_load_84"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="651" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %kernel_addr_15 = getelementptr i16 %kernel, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="kernel_addr_15"/></StgValue>
</operation>

<operation id="652" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %kernel_addr_16 = getelementptr i16 %kernel, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="kernel_addr_16"/></StgValue>
</operation>

<operation id="653" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %W2_addr_76 = getelementptr i16 %W2, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="W2_addr_76"/></StgValue>
</operation>

<operation id="654" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:130 %W2_addr_89 = getelementptr i16 %W2, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="W2_addr_89"/></StgValue>
</operation>

<operation id="655" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:305 %W3_addr_96 = getelementptr i16 %W3, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="W3_addr_96"/></StgValue>
</operation>

<operation id="656" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:317 %W3_addr_108 = getelementptr i16 %W3, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="W3_addr_108"/></StgValue>
</operation>

<operation id="657" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="1" op_31_bw="1" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="1" op_61_bw="1" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="1" op_91_bw="0" op_92_bw="0">
<![CDATA[
entry:566 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_28_3, i1 %local_input_89, i16 %local_input_88, i16 %local_input_87, i16 %local_input_86, i16 %local_input_85, i16 %local_input_84, i16 %local_input_83, i16 %local_input_82, i16 %local_input_81, i16 %local_input_80, i16 %local_input_79, i16 %local_input_78, i16 %local_input_77, i16 %local_input_76, i16 %local_input_75, i16 %local_input_74, i16 %local_input_73, i16 %local_input_72, i16 %local_input_71, i16 %local_input_70, i16 %local_input_69, i16 %local_input_68, i16 %local_input_67, i16 %local_input_66, i16 %local_input_65, i16 %local_input_64, i16 %local_input_63, i16 %local_input_62, i16 %local_input_61, i1 %local_input_60, i1 %local_input_59, i16 %local_input_58, i16 %local_input_57, i16 %local_input_56, i16 %local_input_55, i16 %local_input_54, i16 %local_input_53, i16 %local_input_52, i16 %local_input_51, i16 %local_input_50, i16 %local_input_49, i16 %local_input_48, i16 %local_input_47, i16 %local_input_46, i16 %local_input_45, i16 %local_input_44, i16 %local_input_43, i16 %local_input_42, i16 %local_input_41, i16 %local_input_40, i16 %local_input_39, i16 %local_input_38, i16 %local_input_37, i16 %local_input_36, i16 %local_input_35, i16 %local_input_34, i16 %local_input_33, i16 %local_input_32, i16 %local_input_31, i1 %local_input_30, i1 %local_input_29, i16 %local_input_28, i16 %local_input_27, i16 %local_input_26, i16 %local_input_25, i16 %local_input_24, i16 %local_input_23, i16 %local_input_22, i16 %local_input_21, i16 %local_input_20, i16 %local_input_19, i16 %local_input_18, i16 %local_input_17, i16 %local_input_16, i16 %local_input_15, i16 %local_input_14, i16 %local_input_13, i16 %local_input_12, i16 %local_input_11, i16 %local_input_10, i16 %local_input_9, i16 %local_input_8, i16 %local_input_7, i16 %local_input_6, i16 %local_input_5, i16 %local_input_4, i16 %local_input_3, i16 %local_input_2, i16 %local_input_1, i1 %local_input

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="658" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="5">
<![CDATA[
entry:587 %kernel_load_13 = load i5 %kernel_addr_13

]]></Node>
<StgValue><ssdm name="kernel_load_13"/></StgValue>
</operation>

<operation id="659" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="5">
<![CDATA[
entry:588 %kernel_load_14 = load i5 %kernel_addr_14

]]></Node>
<StgValue><ssdm name="kernel_load_14"/></StgValue>
</operation>

<operation id="660" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="5">
<![CDATA[
entry:589 %kernel_load_15 = load i5 %kernel_addr_15

]]></Node>
<StgValue><ssdm name="kernel_load_15"/></StgValue>
</operation>

<operation id="661" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="5">
<![CDATA[
entry:590 %kernel_load_16 = load i5 %kernel_addr_16

]]></Node>
<StgValue><ssdm name="kernel_load_16"/></StgValue>
</operation>

<operation id="662" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="8">
<![CDATA[
entry:1034 %W2_load_50 = load i8 %W2_addr_50

]]></Node>
<StgValue><ssdm name="W2_load_50"/></StgValue>
</operation>

<operation id="663" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="8">
<![CDATA[
entry:1116 %W2_load_63 = load i8 %W2_addr_63

]]></Node>
<StgValue><ssdm name="W2_load_63"/></StgValue>
</operation>

<operation id="664" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="8">
<![CDATA[
entry:1198 %W2_load_76 = load i8 %W2_addr_76

]]></Node>
<StgValue><ssdm name="W2_load_76"/></StgValue>
</operation>

<operation id="665" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="8">
<![CDATA[
entry:1280 %W2_load_89 = load i8 %W2_addr_89

]]></Node>
<StgValue><ssdm name="W2_load_89"/></StgValue>
</operation>

<operation id="666" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="16" op_0_bw="7">
<![CDATA[
entry:2247 %W3_load_72 = load i7 %W3_addr_72

]]></Node>
<StgValue><ssdm name="W3_load_72"/></StgValue>
</operation>

<operation id="667" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="16" op_0_bw="7">
<![CDATA[
entry:2323 %W3_load_84 = load i7 %W3_addr_84

]]></Node>
<StgValue><ssdm name="W3_load_84"/></StgValue>
</operation>

<operation id="668" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="16" op_0_bw="7">
<![CDATA[
entry:2399 %W3_load_96 = load i7 %W3_addr_96

]]></Node>
<StgValue><ssdm name="W3_load_96"/></StgValue>
</operation>

<operation id="669" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="16" op_0_bw="7">
<![CDATA[
entry:2475 %W3_load_108 = load i7 %W3_addr_108

]]></Node>
<StgValue><ssdm name="W3_load_108"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="670" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %kernel_addr_17 = getelementptr i16 %kernel, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="kernel_addr_17"/></StgValue>
</operation>

<operation id="671" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %kernel_addr_18 = getelementptr i16 %kernel, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="kernel_addr_18"/></StgValue>
</operation>

<operation id="672" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %W2_addr_102 = getelementptr i16 %W2, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="W2_addr_102"/></StgValue>
</operation>

<operation id="673" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:156 %W2_addr_115 = getelementptr i16 %W2, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="W2_addr_115"/></StgValue>
</operation>

<operation id="674" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:210 %W3_addr_1 = getelementptr i16 %W3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="W3_addr_1"/></StgValue>
</operation>

<operation id="675" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:222 %W3_addr_13 = getelementptr i16 %W3, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="W3_addr_13"/></StgValue>
</operation>

<operation id="676" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="1" op_31_bw="1" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="1" op_61_bw="1" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="1" op_91_bw="0" op_92_bw="0">
<![CDATA[
entry:566 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_28_3, i1 %local_input_89, i16 %local_input_88, i16 %local_input_87, i16 %local_input_86, i16 %local_input_85, i16 %local_input_84, i16 %local_input_83, i16 %local_input_82, i16 %local_input_81, i16 %local_input_80, i16 %local_input_79, i16 %local_input_78, i16 %local_input_77, i16 %local_input_76, i16 %local_input_75, i16 %local_input_74, i16 %local_input_73, i16 %local_input_72, i16 %local_input_71, i16 %local_input_70, i16 %local_input_69, i16 %local_input_68, i16 %local_input_67, i16 %local_input_66, i16 %local_input_65, i16 %local_input_64, i16 %local_input_63, i16 %local_input_62, i16 %local_input_61, i1 %local_input_60, i1 %local_input_59, i16 %local_input_58, i16 %local_input_57, i16 %local_input_56, i16 %local_input_55, i16 %local_input_54, i16 %local_input_53, i16 %local_input_52, i16 %local_input_51, i16 %local_input_50, i16 %local_input_49, i16 %local_input_48, i16 %local_input_47, i16 %local_input_46, i16 %local_input_45, i16 %local_input_44, i16 %local_input_43, i16 %local_input_42, i16 %local_input_41, i16 %local_input_40, i16 %local_input_39, i16 %local_input_38, i16 %local_input_37, i16 %local_input_36, i16 %local_input_35, i16 %local_input_34, i16 %local_input_33, i16 %local_input_32, i16 %local_input_31, i1 %local_input_30, i1 %local_input_29, i16 %local_input_28, i16 %local_input_27, i16 %local_input_26, i16 %local_input_25, i16 %local_input_24, i16 %local_input_23, i16 %local_input_22, i16 %local_input_21, i16 %local_input_20, i16 %local_input_19, i16 %local_input_18, i16 %local_input_17, i16 %local_input_16, i16 %local_input_15, i16 %local_input_14, i16 %local_input_13, i16 %local_input_12, i16 %local_input_11, i16 %local_input_10, i16 %local_input_9, i16 %local_input_8, i16 %local_input_7, i16 %local_input_6, i16 %local_input_5, i16 %local_input_4, i16 %local_input_3, i16 %local_input_2, i16 %local_input_1, i1 %local_input

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="677" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:567 %bias_addr = getelementptr i16 %bias, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="678" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="2">
<![CDATA[
entry:568 %bias_load = load i2 %bias_addr

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="679" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="5">
<![CDATA[
entry:589 %kernel_load_15 = load i5 %kernel_addr_15

]]></Node>
<StgValue><ssdm name="kernel_load_15"/></StgValue>
</operation>

<operation id="680" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="5">
<![CDATA[
entry:590 %kernel_load_16 = load i5 %kernel_addr_16

]]></Node>
<StgValue><ssdm name="kernel_load_16"/></StgValue>
</operation>

<operation id="681" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="5">
<![CDATA[
entry:591 %kernel_load_17 = load i5 %kernel_addr_17

]]></Node>
<StgValue><ssdm name="kernel_load_17"/></StgValue>
</operation>

<operation id="682" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="5">
<![CDATA[
entry:595 %kernel_load_18 = load i5 %kernel_addr_18

]]></Node>
<StgValue><ssdm name="kernel_load_18"/></StgValue>
</operation>

<operation id="683" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="8">
<![CDATA[
entry:1198 %W2_load_76 = load i8 %W2_addr_76

]]></Node>
<StgValue><ssdm name="W2_load_76"/></StgValue>
</operation>

<operation id="684" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="8">
<![CDATA[
entry:1280 %W2_load_89 = load i8 %W2_addr_89

]]></Node>
<StgValue><ssdm name="W2_load_89"/></StgValue>
</operation>

<operation id="685" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="8">
<![CDATA[
entry:1362 %W2_load_102 = load i8 %W2_addr_102

]]></Node>
<StgValue><ssdm name="W2_load_102"/></StgValue>
</operation>

<operation id="686" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="8">
<![CDATA[
entry:1444 %W2_load_115 = load i8 %W2_addr_115

]]></Node>
<StgValue><ssdm name="W2_load_115"/></StgValue>
</operation>

<operation id="687" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="7">
<![CDATA[
entry:1785 %W3_load_1 = load i7 %W3_addr_1

]]></Node>
<StgValue><ssdm name="W3_load_1"/></StgValue>
</operation>

<operation id="688" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="16" op_0_bw="7">
<![CDATA[
entry:1872 %W3_load_13 = load i7 %W3_addr_13

]]></Node>
<StgValue><ssdm name="W3_load_13"/></StgValue>
</operation>

<operation id="689" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="16" op_0_bw="7">
<![CDATA[
entry:2399 %W3_load_96 = load i7 %W3_addr_96

]]></Node>
<StgValue><ssdm name="W3_load_96"/></StgValue>
</operation>

<operation id="690" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="16" op_0_bw="7">
<![CDATA[
entry:2475 %W3_load_108 = load i7 %W3_addr_108

]]></Node>
<StgValue><ssdm name="W3_load_108"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="691" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %kernel_addr_19 = getelementptr i16 %kernel, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="kernel_addr_19"/></StgValue>
</operation>

<operation id="692" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %kernel_addr_20 = getelementptr i16 %kernel, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="kernel_addr_20"/></StgValue>
</operation>

<operation id="693" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:169 %W2_addr_128 = getelementptr i16 %W2, i64 0, i64 128

]]></Node>
<StgValue><ssdm name="W2_addr_128"/></StgValue>
</operation>

<operation id="694" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:182 %W2_addr_141 = getelementptr i16 %W2, i64 0, i64 141

]]></Node>
<StgValue><ssdm name="W2_addr_141"/></StgValue>
</operation>

<operation id="695" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:234 %W3_addr_25 = getelementptr i16 %W3, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="W3_addr_25"/></StgValue>
</operation>

<operation id="696" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:246 %W3_addr_37 = getelementptr i16 %W3, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="W3_addr_37"/></StgValue>
</operation>

<operation id="697" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="2">
<![CDATA[
entry:568 %bias_load = load i2 %bias_addr

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="698" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:570 %shl_i_i28_i_i = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %bias_load, i6 0

]]></Node>
<StgValue><ssdm name="shl_i_i28_i_i"/></StgValue>
</operation>

<operation id="699" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="1" op_31_bw="1" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="1" op_61_bw="1" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="1" op_91_bw="15" op_92_bw="15" op_93_bw="15" op_94_bw="15" op_95_bw="15" op_96_bw="15" op_97_bw="15" op_98_bw="15" op_99_bw="15" op_100_bw="15" op_101_bw="15" op_102_bw="15" op_103_bw="15" op_104_bw="15" op_105_bw="15" op_106_bw="15" op_107_bw="15" op_108_bw="15" op_109_bw="15" op_110_bw="15" op_111_bw="15" op_112_bw="15" op_113_bw="15" op_114_bw="15" op_115_bw="15" op_116_bw="15" op_117_bw="15" op_118_bw="15" op_119_bw="16" op_120_bw="22" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
entry:579 %call_ln48 = call void @cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7, i1 %local_input, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i1 %local_input_29, i1 %local_input_30, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i1 %local_input_59, i1 %local_input_60, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i1 %local_input_89, i15 %output_conv_0, i15 %output_conv_0_1, i15 %output_conv_0_2, i15 %output_conv_0_3, i15 %output_conv_0_4, i15 %output_conv_0_5, i15 %output_conv_0_6, i15 %output_conv_0_7, i15 %output_conv_0_8, i15 %output_conv_0_9, i15 %output_conv_0_10, i15 %output_conv_0_11, i15 %output_conv_0_12, i15 %output_conv_0_13, i15 %output_conv_0_14, i15 %output_conv_0_15, i15 %output_conv_0_16, i15 %output_conv_0_17, i15 %output_conv_0_18, i15 %output_conv_0_19, i15 %output_conv_0_20, i15 %output_conv_0_21, i15 %output_conv_0_22, i15 %output_conv_0_23, i15 %output_conv_0_24, i15 %output_conv_0_25, i15 %output_conv_0_26, i15 %output_conv_0_27, i16 %kernel_load, i22 %shl_i_i28_i_i, i16 %kernel_load_1, i16 %kernel_load_2, i16 %kernel_load_3, i16 %kernel_load_4, i16 %kernel_load_5, i16 %kernel_load_6, i16 %kernel_load_7, i16 %kernel_load_8

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="700" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="5">
<![CDATA[
entry:591 %kernel_load_17 = load i5 %kernel_addr_17

]]></Node>
<StgValue><ssdm name="kernel_load_17"/></StgValue>
</operation>

<operation id="701" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="5">
<![CDATA[
entry:595 %kernel_load_18 = load i5 %kernel_addr_18

]]></Node>
<StgValue><ssdm name="kernel_load_18"/></StgValue>
</operation>

<operation id="702" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="5">
<![CDATA[
entry:597 %kernel_load_19 = load i5 %kernel_addr_19

]]></Node>
<StgValue><ssdm name="kernel_load_19"/></StgValue>
</operation>

<operation id="703" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="5">
<![CDATA[
entry:598 %kernel_load_20 = load i5 %kernel_addr_20

]]></Node>
<StgValue><ssdm name="kernel_load_20"/></StgValue>
</operation>

<operation id="704" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="8">
<![CDATA[
entry:1362 %W2_load_102 = load i8 %W2_addr_102

]]></Node>
<StgValue><ssdm name="W2_load_102"/></StgValue>
</operation>

<operation id="705" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="8">
<![CDATA[
entry:1444 %W2_load_115 = load i8 %W2_addr_115

]]></Node>
<StgValue><ssdm name="W2_load_115"/></StgValue>
</operation>

<operation id="706" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="8">
<![CDATA[
entry:1526 %W2_load_128 = load i8 %W2_addr_128

]]></Node>
<StgValue><ssdm name="W2_load_128"/></StgValue>
</operation>

<operation id="707" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="8">
<![CDATA[
entry:1608 %W2_load_141 = load i8 %W2_addr_141

]]></Node>
<StgValue><ssdm name="W2_load_141"/></StgValue>
</operation>

<operation id="708" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="7">
<![CDATA[
entry:1785 %W3_load_1 = load i7 %W3_addr_1

]]></Node>
<StgValue><ssdm name="W3_load_1"/></StgValue>
</operation>

<operation id="709" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="16" op_0_bw="7">
<![CDATA[
entry:1872 %W3_load_13 = load i7 %W3_addr_13

]]></Node>
<StgValue><ssdm name="W3_load_13"/></StgValue>
</operation>

<operation id="710" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="16" op_0_bw="7">
<![CDATA[
entry:1948 %W3_load_25 = load i7 %W3_addr_25

]]></Node>
<StgValue><ssdm name="W3_load_25"/></StgValue>
</operation>

<operation id="711" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="16" op_0_bw="7">
<![CDATA[
entry:2024 %W3_load_37 = load i7 %W3_addr_37

]]></Node>
<StgValue><ssdm name="W3_load_37"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="712" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %kernel_addr_21 = getelementptr i16 %kernel, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="kernel_addr_21"/></StgValue>
</operation>

<operation id="713" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %kernel_addr_22 = getelementptr i16 %kernel, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="kernel_addr_22"/></StgValue>
</operation>

<operation id="714" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %W2_addr_12 = getelementptr i16 %W2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="W2_addr_12"/></StgValue>
</operation>

<operation id="715" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:195 %W2_addr_154 = getelementptr i16 %W2, i64 0, i64 154

]]></Node>
<StgValue><ssdm name="W2_addr_154"/></StgValue>
</operation>

<operation id="716" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:258 %W3_addr_49 = getelementptr i16 %W3, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="W3_addr_49"/></StgValue>
</operation>

<operation id="717" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:270 %W3_addr_61 = getelementptr i16 %W3, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="W3_addr_61"/></StgValue>
</operation>

<operation id="718" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="1" op_31_bw="1" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="1" op_61_bw="1" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="1" op_91_bw="15" op_92_bw="15" op_93_bw="15" op_94_bw="15" op_95_bw="15" op_96_bw="15" op_97_bw="15" op_98_bw="15" op_99_bw="15" op_100_bw="15" op_101_bw="15" op_102_bw="15" op_103_bw="15" op_104_bw="15" op_105_bw="15" op_106_bw="15" op_107_bw="15" op_108_bw="15" op_109_bw="15" op_110_bw="15" op_111_bw="15" op_112_bw="15" op_113_bw="15" op_114_bw="15" op_115_bw="15" op_116_bw="15" op_117_bw="15" op_118_bw="15" op_119_bw="16" op_120_bw="22" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
entry:579 %call_ln48 = call void @cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7, i1 %local_input, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i1 %local_input_29, i1 %local_input_30, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i1 %local_input_59, i1 %local_input_60, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i1 %local_input_89, i15 %output_conv_0, i15 %output_conv_0_1, i15 %output_conv_0_2, i15 %output_conv_0_3, i15 %output_conv_0_4, i15 %output_conv_0_5, i15 %output_conv_0_6, i15 %output_conv_0_7, i15 %output_conv_0_8, i15 %output_conv_0_9, i15 %output_conv_0_10, i15 %output_conv_0_11, i15 %output_conv_0_12, i15 %output_conv_0_13, i15 %output_conv_0_14, i15 %output_conv_0_15, i15 %output_conv_0_16, i15 %output_conv_0_17, i15 %output_conv_0_18, i15 %output_conv_0_19, i15 %output_conv_0_20, i15 %output_conv_0_21, i15 %output_conv_0_22, i15 %output_conv_0_23, i15 %output_conv_0_24, i15 %output_conv_0_25, i15 %output_conv_0_26, i15 %output_conv_0_27, i16 %kernel_load, i22 %shl_i_i28_i_i, i16 %kernel_load_1, i16 %kernel_load_2, i16 %kernel_load_3, i16 %kernel_load_4, i16 %kernel_load_5, i16 %kernel_load_6, i16 %kernel_load_7, i16 %kernel_load_8

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="719" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:580 %bias_addr_1 = getelementptr i16 %bias, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="bias_addr_1"/></StgValue>
</operation>

<operation id="720" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="2">
<![CDATA[
entry:581 %bias_load_1 = load i2 %bias_addr_1

]]></Node>
<StgValue><ssdm name="bias_load_1"/></StgValue>
</operation>

<operation id="721" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="5">
<![CDATA[
entry:597 %kernel_load_19 = load i5 %kernel_addr_19

]]></Node>
<StgValue><ssdm name="kernel_load_19"/></StgValue>
</operation>

<operation id="722" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="5">
<![CDATA[
entry:598 %kernel_load_20 = load i5 %kernel_addr_20

]]></Node>
<StgValue><ssdm name="kernel_load_20"/></StgValue>
</operation>

<operation id="723" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="5">
<![CDATA[
entry:599 %kernel_load_21 = load i5 %kernel_addr_21

]]></Node>
<StgValue><ssdm name="kernel_load_21"/></StgValue>
</operation>

<operation id="724" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="5">
<![CDATA[
entry:600 %kernel_load_22 = load i5 %kernel_addr_22

]]></Node>
<StgValue><ssdm name="kernel_load_22"/></StgValue>
</operation>

<operation id="725" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="8">
<![CDATA[
entry:792 %W2_load_12 = load i8 %W2_addr_12

]]></Node>
<StgValue><ssdm name="W2_load_12"/></StgValue>
</operation>

<operation id="726" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="8">
<![CDATA[
entry:1526 %W2_load_128 = load i8 %W2_addr_128

]]></Node>
<StgValue><ssdm name="W2_load_128"/></StgValue>
</operation>

<operation id="727" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="8">
<![CDATA[
entry:1608 %W2_load_141 = load i8 %W2_addr_141

]]></Node>
<StgValue><ssdm name="W2_load_141"/></StgValue>
</operation>

<operation id="728" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="8">
<![CDATA[
entry:1691 %W2_load_154 = load i8 %W2_addr_154

]]></Node>
<StgValue><ssdm name="W2_load_154"/></StgValue>
</operation>

<operation id="729" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="16" op_0_bw="7">
<![CDATA[
entry:1948 %W3_load_25 = load i7 %W3_addr_25

]]></Node>
<StgValue><ssdm name="W3_load_25"/></StgValue>
</operation>

<operation id="730" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="16" op_0_bw="7">
<![CDATA[
entry:2024 %W3_load_37 = load i7 %W3_addr_37

]]></Node>
<StgValue><ssdm name="W3_load_37"/></StgValue>
</operation>

<operation id="731" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="7">
<![CDATA[
entry:2100 %W3_load_49 = load i7 %W3_addr_49

]]></Node>
<StgValue><ssdm name="W3_load_49"/></StgValue>
</operation>

<operation id="732" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="16" op_0_bw="7">
<![CDATA[
entry:2176 %W3_load_61 = load i7 %W3_addr_61

]]></Node>
<StgValue><ssdm name="W3_load_61"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="733" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %kernel_addr_23 = getelementptr i16 %kernel, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="kernel_addr_23"/></StgValue>
</operation>

<operation id="734" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %kernel_addr_24 = getelementptr i16 %kernel, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="kernel_addr_24"/></StgValue>
</operation>

<operation id="735" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %W2_addr_25 = getelementptr i16 %W2, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="W2_addr_25"/></StgValue>
</operation>

<operation id="736" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %W2_addr_38 = getelementptr i16 %W2, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="W2_addr_38"/></StgValue>
</operation>

<operation id="737" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:282 %W3_addr_73 = getelementptr i16 %W3, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="W3_addr_73"/></StgValue>
</operation>

<operation id="738" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:294 %W3_addr_85 = getelementptr i16 %W3, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="W3_addr_85"/></StgValue>
</operation>

<operation id="739" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="2">
<![CDATA[
entry:581 %bias_load_1 = load i2 %bias_addr_1

]]></Node>
<StgValue><ssdm name="bias_load_1"/></StgValue>
</operation>

<operation id="740" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:583 %shl_i_i28_i_i375_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %bias_load_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_i_i28_i_i375_1"/></StgValue>
</operation>

<operation id="741" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="1" op_31_bw="1" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="1" op_61_bw="1" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="1" op_91_bw="15" op_92_bw="15" op_93_bw="15" op_94_bw="15" op_95_bw="15" op_96_bw="15" op_97_bw="15" op_98_bw="15" op_99_bw="15" op_100_bw="15" op_101_bw="15" op_102_bw="15" op_103_bw="15" op_104_bw="15" op_105_bw="15" op_106_bw="15" op_107_bw="15" op_108_bw="15" op_109_bw="15" op_110_bw="15" op_111_bw="15" op_112_bw="15" op_113_bw="15" op_114_bw="15" op_115_bw="15" op_116_bw="15" op_117_bw="15" op_118_bw="15" op_119_bw="16" op_120_bw="22" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
entry:592 %call_ln48 = call void @cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728, i1 %local_input, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i1 %local_input_29, i1 %local_input_30, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i1 %local_input_59, i1 %local_input_60, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i1 %local_input_89, i15 %output_conv_1, i15 %output_conv_1_1, i15 %output_conv_1_2, i15 %output_conv_1_3, i15 %output_conv_1_4, i15 %output_conv_1_5, i15 %output_conv_1_6, i15 %output_conv_1_7, i15 %output_conv_1_8, i15 %output_conv_1_9, i15 %output_conv_1_10, i15 %output_conv_1_11, i15 %output_conv_1_12, i15 %output_conv_1_13, i15 %output_conv_1_14, i15 %output_conv_1_15, i15 %output_conv_1_16, i15 %output_conv_1_17, i15 %output_conv_1_18, i15 %output_conv_1_19, i15 %output_conv_1_20, i15 %output_conv_1_21, i15 %output_conv_1_22, i15 %output_conv_1_23, i15 %output_conv_1_24, i15 %output_conv_1_25, i15 %output_conv_1_26, i15 %output_conv_1_27, i16 %kernel_load_9, i22 %shl_i_i28_i_i375_1, i16 %kernel_load_10, i16 %kernel_load_11, i16 %kernel_load_12, i16 %kernel_load_13, i16 %kernel_load_14, i16 %kernel_load_15, i16 %kernel_load_16, i16 %kernel_load_17

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="742" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="5">
<![CDATA[
entry:599 %kernel_load_21 = load i5 %kernel_addr_21

]]></Node>
<StgValue><ssdm name="kernel_load_21"/></StgValue>
</operation>

<operation id="743" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="5">
<![CDATA[
entry:600 %kernel_load_22 = load i5 %kernel_addr_22

]]></Node>
<StgValue><ssdm name="kernel_load_22"/></StgValue>
</operation>

<operation id="744" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="5">
<![CDATA[
entry:601 %kernel_load_23 = load i5 %kernel_addr_23

]]></Node>
<StgValue><ssdm name="kernel_load_23"/></StgValue>
</operation>

<operation id="745" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="5">
<![CDATA[
entry:602 %kernel_load_24 = load i5 %kernel_addr_24

]]></Node>
<StgValue><ssdm name="kernel_load_24"/></StgValue>
</operation>

<operation id="746" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15" op_33_bw="15" op_34_bw="15" op_35_bw="15" op_36_bw="15" op_37_bw="15" op_38_bw="15" op_39_bw="15" op_40_bw="15" op_41_bw="15" op_42_bw="15" op_43_bw="0">
<![CDATA[
entry:606 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_67_11, i15 %flattened_output_13, i15 %flattened_output_12, i15 %flattened_output_11, i15 %flattened_output_10, i15 %flattened_output_9, i15 %flattened_output_8, i15 %flattened_output_7, i15 %flattened_output_6, i15 %flattened_output_5, i15 %flattened_output_4, i15 %flattened_output_3, i15 %flattened_output_2, i15 %flattened_output_1, i15 %flattened_output, i15 %output_conv_0, i15 %output_conv_0_1, i15 %output_conv_0_2, i15 %output_conv_0_3, i15 %output_conv_0_4, i15 %output_conv_0_5, i15 %output_conv_0_6, i15 %output_conv_0_7, i15 %output_conv_0_8, i15 %output_conv_0_9, i15 %output_conv_0_10, i15 %output_conv_0_11, i15 %output_conv_0_12, i15 %output_conv_0_13, i15 %output_conv_0_14, i15 %output_conv_0_15, i15 %output_conv_0_16, i15 %output_conv_0_17, i15 %output_conv_0_18, i15 %output_conv_0_19, i15 %output_conv_0_20, i15 %output_conv_0_21, i15 %output_conv_0_22, i15 %output_conv_0_23, i15 %output_conv_0_24, i15 %output_conv_0_25, i15 %output_conv_0_26, i15 %output_conv_0_27

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="747" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="8">
<![CDATA[
entry:792 %W2_load_12 = load i8 %W2_addr_12

]]></Node>
<StgValue><ssdm name="W2_load_12"/></StgValue>
</operation>

<operation id="748" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="8">
<![CDATA[
entry:876 %W2_load_25 = load i8 %W2_addr_25

]]></Node>
<StgValue><ssdm name="W2_load_25"/></StgValue>
</operation>

<operation id="749" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="8">
<![CDATA[
entry:958 %W2_load_38 = load i8 %W2_addr_38

]]></Node>
<StgValue><ssdm name="W2_load_38"/></StgValue>
</operation>

<operation id="750" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="8">
<![CDATA[
entry:1691 %W2_load_154 = load i8 %W2_addr_154

]]></Node>
<StgValue><ssdm name="W2_load_154"/></StgValue>
</operation>

<operation id="751" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="7">
<![CDATA[
entry:2100 %W3_load_49 = load i7 %W3_addr_49

]]></Node>
<StgValue><ssdm name="W3_load_49"/></StgValue>
</operation>

<operation id="752" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="16" op_0_bw="7">
<![CDATA[
entry:2176 %W3_load_61 = load i7 %W3_addr_61

]]></Node>
<StgValue><ssdm name="W3_load_61"/></StgValue>
</operation>

<operation id="753" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="16" op_0_bw="7">
<![CDATA[
entry:2252 %W3_load_73 = load i7 %W3_addr_73

]]></Node>
<StgValue><ssdm name="W3_load_73"/></StgValue>
</operation>

<operation id="754" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="16" op_0_bw="7">
<![CDATA[
entry:2328 %W3_load_85 = load i7 %W3_addr_85

]]></Node>
<StgValue><ssdm name="W3_load_85"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="755" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %kernel_addr_25 = getelementptr i16 %kernel, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="kernel_addr_25"/></StgValue>
</operation>

<operation id="756" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %kernel_addr_26 = getelementptr i16 %kernel, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="kernel_addr_26"/></StgValue>
</operation>

<operation id="757" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %W2_addr_51 = getelementptr i16 %W2, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="W2_addr_51"/></StgValue>
</operation>

<operation id="758" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %W2_addr_64 = getelementptr i16 %W2, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="W2_addr_64"/></StgValue>
</operation>

<operation id="759" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:306 %W3_addr_97 = getelementptr i16 %W3, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="W3_addr_97"/></StgValue>
</operation>

<operation id="760" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:318 %W3_addr_109 = getelementptr i16 %W3, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="W3_addr_109"/></StgValue>
</operation>

<operation id="761" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="1" op_31_bw="1" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="1" op_61_bw="1" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="1" op_91_bw="15" op_92_bw="15" op_93_bw="15" op_94_bw="15" op_95_bw="15" op_96_bw="15" op_97_bw="15" op_98_bw="15" op_99_bw="15" op_100_bw="15" op_101_bw="15" op_102_bw="15" op_103_bw="15" op_104_bw="15" op_105_bw="15" op_106_bw="15" op_107_bw="15" op_108_bw="15" op_109_bw="15" op_110_bw="15" op_111_bw="15" op_112_bw="15" op_113_bw="15" op_114_bw="15" op_115_bw="15" op_116_bw="15" op_117_bw="15" op_118_bw="15" op_119_bw="16" op_120_bw="22" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
entry:592 %call_ln48 = call void @cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728, i1 %local_input, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i1 %local_input_29, i1 %local_input_30, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i1 %local_input_59, i1 %local_input_60, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i1 %local_input_89, i15 %output_conv_1, i15 %output_conv_1_1, i15 %output_conv_1_2, i15 %output_conv_1_3, i15 %output_conv_1_4, i15 %output_conv_1_5, i15 %output_conv_1_6, i15 %output_conv_1_7, i15 %output_conv_1_8, i15 %output_conv_1_9, i15 %output_conv_1_10, i15 %output_conv_1_11, i15 %output_conv_1_12, i15 %output_conv_1_13, i15 %output_conv_1_14, i15 %output_conv_1_15, i15 %output_conv_1_16, i15 %output_conv_1_17, i15 %output_conv_1_18, i15 %output_conv_1_19, i15 %output_conv_1_20, i15 %output_conv_1_21, i15 %output_conv_1_22, i15 %output_conv_1_23, i15 %output_conv_1_24, i15 %output_conv_1_25, i15 %output_conv_1_26, i15 %output_conv_1_27, i16 %kernel_load_9, i22 %shl_i_i28_i_i375_1, i16 %kernel_load_10, i16 %kernel_load_11, i16 %kernel_load_12, i16 %kernel_load_13, i16 %kernel_load_14, i16 %kernel_load_15, i16 %kernel_load_16, i16 %kernel_load_17

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="762" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:593 %bias_addr_2 = getelementptr i16 %bias, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="bias_addr_2"/></StgValue>
</operation>

<operation id="763" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="2">
<![CDATA[
entry:594 %bias_load_2 = load i2 %bias_addr_2

]]></Node>
<StgValue><ssdm name="bias_load_2"/></StgValue>
</operation>

<operation id="764" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="5">
<![CDATA[
entry:601 %kernel_load_23 = load i5 %kernel_addr_23

]]></Node>
<StgValue><ssdm name="kernel_load_23"/></StgValue>
</operation>

<operation id="765" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="5">
<![CDATA[
entry:602 %kernel_load_24 = load i5 %kernel_addr_24

]]></Node>
<StgValue><ssdm name="kernel_load_24"/></StgValue>
</operation>

<operation id="766" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="5">
<![CDATA[
entry:603 %kernel_load_25 = load i5 %kernel_addr_25

]]></Node>
<StgValue><ssdm name="kernel_load_25"/></StgValue>
</operation>

<operation id="767" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="5">
<![CDATA[
entry:604 %kernel_load_26 = load i5 %kernel_addr_26

]]></Node>
<StgValue><ssdm name="kernel_load_26"/></StgValue>
</operation>

<operation id="768" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15" op_33_bw="15" op_34_bw="15" op_35_bw="15" op_36_bw="15" op_37_bw="15" op_38_bw="15" op_39_bw="15" op_40_bw="15" op_41_bw="15" op_42_bw="15" op_43_bw="0">
<![CDATA[
entry:606 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_67_11, i15 %flattened_output_13, i15 %flattened_output_12, i15 %flattened_output_11, i15 %flattened_output_10, i15 %flattened_output_9, i15 %flattened_output_8, i15 %flattened_output_7, i15 %flattened_output_6, i15 %flattened_output_5, i15 %flattened_output_4, i15 %flattened_output_3, i15 %flattened_output_2, i15 %flattened_output_1, i15 %flattened_output, i15 %output_conv_0, i15 %output_conv_0_1, i15 %output_conv_0_2, i15 %output_conv_0_3, i15 %output_conv_0_4, i15 %output_conv_0_5, i15 %output_conv_0_6, i15 %output_conv_0_7, i15 %output_conv_0_8, i15 %output_conv_0_9, i15 %output_conv_0_10, i15 %output_conv_0_11, i15 %output_conv_0_12, i15 %output_conv_0_13, i15 %output_conv_0_14, i15 %output_conv_0_15, i15 %output_conv_0_16, i15 %output_conv_0_17, i15 %output_conv_0_18, i15 %output_conv_0_19, i15 %output_conv_0_20, i15 %output_conv_0_21, i15 %output_conv_0_22, i15 %output_conv_0_23, i15 %output_conv_0_24, i15 %output_conv_0_25, i15 %output_conv_0_26, i15 %output_conv_0_27

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="769" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="8">
<![CDATA[
entry:876 %W2_load_25 = load i8 %W2_addr_25

]]></Node>
<StgValue><ssdm name="W2_load_25"/></StgValue>
</operation>

<operation id="770" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="8">
<![CDATA[
entry:958 %W2_load_38 = load i8 %W2_addr_38

]]></Node>
<StgValue><ssdm name="W2_load_38"/></StgValue>
</operation>

<operation id="771" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="8">
<![CDATA[
entry:1040 %W2_load_51 = load i8 %W2_addr_51

]]></Node>
<StgValue><ssdm name="W2_load_51"/></StgValue>
</operation>

<operation id="772" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="8">
<![CDATA[
entry:1122 %W2_load_64 = load i8 %W2_addr_64

]]></Node>
<StgValue><ssdm name="W2_load_64"/></StgValue>
</operation>

<operation id="773" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="16" op_0_bw="7">
<![CDATA[
entry:2252 %W3_load_73 = load i7 %W3_addr_73

]]></Node>
<StgValue><ssdm name="W3_load_73"/></StgValue>
</operation>

<operation id="774" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="16" op_0_bw="7">
<![CDATA[
entry:2328 %W3_load_85 = load i7 %W3_addr_85

]]></Node>
<StgValue><ssdm name="W3_load_85"/></StgValue>
</operation>

<operation id="775" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="16" op_0_bw="7">
<![CDATA[
entry:2404 %W3_load_97 = load i7 %W3_addr_97

]]></Node>
<StgValue><ssdm name="W3_load_97"/></StgValue>
</operation>

<operation id="776" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="16" op_0_bw="7">
<![CDATA[
entry:2480 %W3_load_109 = load i7 %W3_addr_109

]]></Node>
<StgValue><ssdm name="W3_load_109"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="777" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:118 %W2_addr_77 = getelementptr i16 %W2, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="W2_addr_77"/></StgValue>
</operation>

<operation id="778" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %W2_addr_90 = getelementptr i16 %W2, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="W2_addr_90"/></StgValue>
</operation>

<operation id="779" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:211 %W3_addr_2 = getelementptr i16 %W3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="W3_addr_2"/></StgValue>
</operation>

<operation id="780" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:223 %W3_addr_14 = getelementptr i16 %W3, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="W3_addr_14"/></StgValue>
</operation>

<operation id="781" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="2">
<![CDATA[
entry:594 %bias_load_2 = load i2 %bias_addr_2

]]></Node>
<StgValue><ssdm name="bias_load_2"/></StgValue>
</operation>

<operation id="782" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:596 %shl_i_i28_i_i375_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %bias_load_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_i_i28_i_i375_2"/></StgValue>
</operation>

<operation id="783" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="5">
<![CDATA[
entry:603 %kernel_load_25 = load i5 %kernel_addr_25

]]></Node>
<StgValue><ssdm name="kernel_load_25"/></StgValue>
</operation>

<operation id="784" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="5">
<![CDATA[
entry:604 %kernel_load_26 = load i5 %kernel_addr_26

]]></Node>
<StgValue><ssdm name="kernel_load_26"/></StgValue>
</operation>

<operation id="785" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="1" op_31_bw="1" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="1" op_61_bw="1" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="1" op_91_bw="15" op_92_bw="15" op_93_bw="15" op_94_bw="15" op_95_bw="15" op_96_bw="15" op_97_bw="15" op_98_bw="15" op_99_bw="15" op_100_bw="15" op_101_bw="15" op_102_bw="15" op_103_bw="15" op_104_bw="15" op_105_bw="15" op_106_bw="15" op_107_bw="15" op_108_bw="15" op_109_bw="15" op_110_bw="15" op_111_bw="15" op_112_bw="15" op_113_bw="15" op_114_bw="15" op_115_bw="15" op_116_bw="15" op_117_bw="15" op_118_bw="15" op_119_bw="16" op_120_bw="22" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
entry:605 %call_ln48 = call void @cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729, i1 %local_input, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i1 %local_input_29, i1 %local_input_30, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i1 %local_input_59, i1 %local_input_60, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i1 %local_input_89, i15 %output_conv_2, i15 %output_conv_2_1, i15 %output_conv_2_2, i15 %output_conv_2_3, i15 %output_conv_2_4, i15 %output_conv_2_5, i15 %output_conv_2_6, i15 %output_conv_2_7, i15 %output_conv_2_8, i15 %output_conv_2_9, i15 %output_conv_2_10, i15 %output_conv_2_11, i15 %output_conv_2_12, i15 %output_conv_2_13, i15 %output_conv_2_14, i15 %output_conv_2_15, i15 %output_conv_2_16, i15 %output_conv_2_17, i15 %output_conv_2_18, i15 %output_conv_2_19, i15 %output_conv_2_20, i15 %output_conv_2_21, i15 %output_conv_2_22, i15 %output_conv_2_23, i15 %output_conv_2_24, i15 %output_conv_2_25, i15 %output_conv_2_26, i15 %output_conv_2_27, i16 %kernel_load_18, i22 %shl_i_i28_i_i375_2, i16 %kernel_load_19, i16 %kernel_load_20, i16 %kernel_load_21, i16 %kernel_load_22, i16 %kernel_load_23, i16 %kernel_load_24, i16 %kernel_load_25, i16 %kernel_load_26

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="786" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15" op_33_bw="15" op_34_bw="15" op_35_bw="15" op_36_bw="15" op_37_bw="15" op_38_bw="15" op_39_bw="15" op_40_bw="15" op_41_bw="15" op_42_bw="15" op_43_bw="0" op_44_bw="0">
<![CDATA[
entry:607 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_67_1130, i15 %flattened_output_13, i15 %flattened_output_12, i15 %flattened_output_11, i15 %flattened_output_10, i15 %flattened_output_9, i15 %flattened_output_8, i15 %flattened_output_7, i15 %flattened_output_6, i15 %flattened_output_5, i15 %flattened_output_4, i15 %flattened_output_3, i15 %flattened_output_2, i15 %flattened_output_1, i15 %flattened_output, i15 %output_conv_1, i15 %output_conv_1_1, i15 %output_conv_1_2, i15 %output_conv_1_3, i15 %output_conv_1_4, i15 %output_conv_1_5, i15 %output_conv_1_6, i15 %output_conv_1_7, i15 %output_conv_1_8, i15 %output_conv_1_9, i15 %output_conv_1_10, i15 %output_conv_1_11, i15 %output_conv_1_12, i15 %output_conv_1_13, i15 %output_conv_1_14, i15 %output_conv_1_15, i15 %output_conv_1_16, i15 %output_conv_1_17, i15 %output_conv_1_18, i15 %output_conv_1_19, i15 %output_conv_1_20, i15 %output_conv_1_21, i15 %output_conv_1_22, i15 %output_conv_1_23, i15 %output_conv_1_24, i15 %output_conv_1_25, i15 %output_conv_1_26, i15 %output_conv_1_27

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="787" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="8">
<![CDATA[
entry:1040 %W2_load_51 = load i8 %W2_addr_51

]]></Node>
<StgValue><ssdm name="W2_load_51"/></StgValue>
</operation>

<operation id="788" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="8">
<![CDATA[
entry:1122 %W2_load_64 = load i8 %W2_addr_64

]]></Node>
<StgValue><ssdm name="W2_load_64"/></StgValue>
</operation>

<operation id="789" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="8">
<![CDATA[
entry:1204 %W2_load_77 = load i8 %W2_addr_77

]]></Node>
<StgValue><ssdm name="W2_load_77"/></StgValue>
</operation>

<operation id="790" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="8">
<![CDATA[
entry:1286 %W2_load_90 = load i8 %W2_addr_90

]]></Node>
<StgValue><ssdm name="W2_load_90"/></StgValue>
</operation>

<operation id="791" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="16" op_0_bw="7">
<![CDATA[
entry:1792 %W3_load_2 = load i7 %W3_addr_2

]]></Node>
<StgValue><ssdm name="W3_load_2"/></StgValue>
</operation>

<operation id="792" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="16" op_0_bw="7">
<![CDATA[
entry:1878 %W3_load_14 = load i7 %W3_addr_14

]]></Node>
<StgValue><ssdm name="W3_load_14"/></StgValue>
</operation>

<operation id="793" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="16" op_0_bw="7">
<![CDATA[
entry:2404 %W3_load_97 = load i7 %W3_addr_97

]]></Node>
<StgValue><ssdm name="W3_load_97"/></StgValue>
</operation>

<operation id="794" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="16" op_0_bw="7">
<![CDATA[
entry:2480 %W3_load_109 = load i7 %W3_addr_109

]]></Node>
<StgValue><ssdm name="W3_load_109"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="795" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:144 %W2_addr_103 = getelementptr i16 %W2, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="W2_addr_103"/></StgValue>
</operation>

<operation id="796" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:157 %W2_addr_116 = getelementptr i16 %W2, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="W2_addr_116"/></StgValue>
</operation>

<operation id="797" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:235 %W3_addr_26 = getelementptr i16 %W3, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="W3_addr_26"/></StgValue>
</operation>

<operation id="798" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:247 %W3_addr_38 = getelementptr i16 %W3, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="W3_addr_38"/></StgValue>
</operation>

<operation id="799" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="1" op_31_bw="1" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="1" op_61_bw="1" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="1" op_91_bw="15" op_92_bw="15" op_93_bw="15" op_94_bw="15" op_95_bw="15" op_96_bw="15" op_97_bw="15" op_98_bw="15" op_99_bw="15" op_100_bw="15" op_101_bw="15" op_102_bw="15" op_103_bw="15" op_104_bw="15" op_105_bw="15" op_106_bw="15" op_107_bw="15" op_108_bw="15" op_109_bw="15" op_110_bw="15" op_111_bw="15" op_112_bw="15" op_113_bw="15" op_114_bw="15" op_115_bw="15" op_116_bw="15" op_117_bw="15" op_118_bw="15" op_119_bw="16" op_120_bw="22" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
entry:605 %call_ln48 = call void @cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729, i1 %local_input, i16 %local_input_1, i16 %local_input_2, i16 %local_input_3, i16 %local_input_4, i16 %local_input_5, i16 %local_input_6, i16 %local_input_7, i16 %local_input_8, i16 %local_input_9, i16 %local_input_10, i16 %local_input_11, i16 %local_input_12, i16 %local_input_13, i16 %local_input_14, i16 %local_input_15, i16 %local_input_16, i16 %local_input_17, i16 %local_input_18, i16 %local_input_19, i16 %local_input_20, i16 %local_input_21, i16 %local_input_22, i16 %local_input_23, i16 %local_input_24, i16 %local_input_25, i16 %local_input_26, i16 %local_input_27, i16 %local_input_28, i1 %local_input_29, i1 %local_input_30, i16 %local_input_31, i16 %local_input_32, i16 %local_input_33, i16 %local_input_34, i16 %local_input_35, i16 %local_input_36, i16 %local_input_37, i16 %local_input_38, i16 %local_input_39, i16 %local_input_40, i16 %local_input_41, i16 %local_input_42, i16 %local_input_43, i16 %local_input_44, i16 %local_input_45, i16 %local_input_46, i16 %local_input_47, i16 %local_input_48, i16 %local_input_49, i16 %local_input_50, i16 %local_input_51, i16 %local_input_52, i16 %local_input_53, i16 %local_input_54, i16 %local_input_55, i16 %local_input_56, i16 %local_input_57, i16 %local_input_58, i1 %local_input_59, i1 %local_input_60, i16 %local_input_61, i16 %local_input_62, i16 %local_input_63, i16 %local_input_64, i16 %local_input_65, i16 %local_input_66, i16 %local_input_67, i16 %local_input_68, i16 %local_input_69, i16 %local_input_70, i16 %local_input_71, i16 %local_input_72, i16 %local_input_73, i16 %local_input_74, i16 %local_input_75, i16 %local_input_76, i16 %local_input_77, i16 %local_input_78, i16 %local_input_79, i16 %local_input_80, i16 %local_input_81, i16 %local_input_82, i16 %local_input_83, i16 %local_input_84, i16 %local_input_85, i16 %local_input_86, i16 %local_input_87, i16 %local_input_88, i1 %local_input_89, i15 %output_conv_2, i15 %output_conv_2_1, i15 %output_conv_2_2, i15 %output_conv_2_3, i15 %output_conv_2_4, i15 %output_conv_2_5, i15 %output_conv_2_6, i15 %output_conv_2_7, i15 %output_conv_2_8, i15 %output_conv_2_9, i15 %output_conv_2_10, i15 %output_conv_2_11, i15 %output_conv_2_12, i15 %output_conv_2_13, i15 %output_conv_2_14, i15 %output_conv_2_15, i15 %output_conv_2_16, i15 %output_conv_2_17, i15 %output_conv_2_18, i15 %output_conv_2_19, i15 %output_conv_2_20, i15 %output_conv_2_21, i15 %output_conv_2_22, i15 %output_conv_2_23, i15 %output_conv_2_24, i15 %output_conv_2_25, i15 %output_conv_2_26, i15 %output_conv_2_27, i16 %kernel_load_18, i22 %shl_i_i28_i_i375_2, i16 %kernel_load_19, i16 %kernel_load_20, i16 %kernel_load_21, i16 %kernel_load_22, i16 %kernel_load_23, i16 %kernel_load_24, i16 %kernel_load_25, i16 %kernel_load_26

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="800" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15" op_33_bw="15" op_34_bw="15" op_35_bw="15" op_36_bw="15" op_37_bw="15" op_38_bw="15" op_39_bw="15" op_40_bw="15" op_41_bw="15" op_42_bw="15" op_43_bw="0" op_44_bw="0">
<![CDATA[
entry:607 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_67_1130, i15 %flattened_output_13, i15 %flattened_output_12, i15 %flattened_output_11, i15 %flattened_output_10, i15 %flattened_output_9, i15 %flattened_output_8, i15 %flattened_output_7, i15 %flattened_output_6, i15 %flattened_output_5, i15 %flattened_output_4, i15 %flattened_output_3, i15 %flattened_output_2, i15 %flattened_output_1, i15 %flattened_output, i15 %output_conv_1, i15 %output_conv_1_1, i15 %output_conv_1_2, i15 %output_conv_1_3, i15 %output_conv_1_4, i15 %output_conv_1_5, i15 %output_conv_1_6, i15 %output_conv_1_7, i15 %output_conv_1_8, i15 %output_conv_1_9, i15 %output_conv_1_10, i15 %output_conv_1_11, i15 %output_conv_1_12, i15 %output_conv_1_13, i15 %output_conv_1_14, i15 %output_conv_1_15, i15 %output_conv_1_16, i15 %output_conv_1_17, i15 %output_conv_1_18, i15 %output_conv_1_19, i15 %output_conv_1_20, i15 %output_conv_1_21, i15 %output_conv_1_22, i15 %output_conv_1_23, i15 %output_conv_1_24, i15 %output_conv_1_25, i15 %output_conv_1_26, i15 %output_conv_1_27

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="801" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="8">
<![CDATA[
entry:1204 %W2_load_77 = load i8 %W2_addr_77

]]></Node>
<StgValue><ssdm name="W2_load_77"/></StgValue>
</operation>

<operation id="802" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="8">
<![CDATA[
entry:1286 %W2_load_90 = load i8 %W2_addr_90

]]></Node>
<StgValue><ssdm name="W2_load_90"/></StgValue>
</operation>

<operation id="803" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="8">
<![CDATA[
entry:1368 %W2_load_103 = load i8 %W2_addr_103

]]></Node>
<StgValue><ssdm name="W2_load_103"/></StgValue>
</operation>

<operation id="804" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="8">
<![CDATA[
entry:1450 %W2_load_116 = load i8 %W2_addr_116

]]></Node>
<StgValue><ssdm name="W2_load_116"/></StgValue>
</operation>

<operation id="805" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="16" op_0_bw="7">
<![CDATA[
entry:1792 %W3_load_2 = load i7 %W3_addr_2

]]></Node>
<StgValue><ssdm name="W3_load_2"/></StgValue>
</operation>

<operation id="806" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="16" op_0_bw="7">
<![CDATA[
entry:1878 %W3_load_14 = load i7 %W3_addr_14

]]></Node>
<StgValue><ssdm name="W3_load_14"/></StgValue>
</operation>

<operation id="807" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="7">
<![CDATA[
entry:1954 %W3_load_26 = load i7 %W3_addr_26

]]></Node>
<StgValue><ssdm name="W3_load_26"/></StgValue>
</operation>

<operation id="808" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="16" op_0_bw="7">
<![CDATA[
entry:2030 %W3_load_38 = load i7 %W3_addr_38

]]></Node>
<StgValue><ssdm name="W3_load_38"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="809" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:170 %W2_addr_129 = getelementptr i16 %W2, i64 0, i64 129

]]></Node>
<StgValue><ssdm name="W2_addr_129"/></StgValue>
</operation>

<operation id="810" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:183 %W2_addr_142 = getelementptr i16 %W2, i64 0, i64 142

]]></Node>
<StgValue><ssdm name="W2_addr_142"/></StgValue>
</operation>

<operation id="811" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:259 %W3_addr_50 = getelementptr i16 %W3, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="W3_addr_50"/></StgValue>
</operation>

<operation id="812" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:271 %W3_addr_62 = getelementptr i16 %W3, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="W3_addr_62"/></StgValue>
</operation>

<operation id="813" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15" op_33_bw="15" op_34_bw="15" op_35_bw="15" op_36_bw="15" op_37_bw="15" op_38_bw="15" op_39_bw="15" op_40_bw="15" op_41_bw="15" op_42_bw="15" op_43_bw="0" op_44_bw="0" op_45_bw="0">
<![CDATA[
entry:608 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_67_1131, i15 %flattened_output_13, i15 %flattened_output_12, i15 %flattened_output_11, i15 %flattened_output_10, i15 %flattened_output_9, i15 %flattened_output_8, i15 %flattened_output_7, i15 %flattened_output_6, i15 %flattened_output_5, i15 %flattened_output_4, i15 %flattened_output_3, i15 %flattened_output_2, i15 %flattened_output_1, i15 %flattened_output, i15 %output_conv_2, i15 %output_conv_2_1, i15 %output_conv_2_2, i15 %output_conv_2_3, i15 %output_conv_2_4, i15 %output_conv_2_5, i15 %output_conv_2_6, i15 %output_conv_2_7, i15 %output_conv_2_8, i15 %output_conv_2_9, i15 %output_conv_2_10, i15 %output_conv_2_11, i15 %output_conv_2_12, i15 %output_conv_2_13, i15 %output_conv_2_14, i15 %output_conv_2_15, i15 %output_conv_2_16, i15 %output_conv_2_17, i15 %output_conv_2_18, i15 %output_conv_2_19, i15 %output_conv_2_20, i15 %output_conv_2_21, i15 %output_conv_2_22, i15 %output_conv_2_23, i15 %output_conv_2_24, i15 %output_conv_2_25, i15 %output_conv_2_26, i15 %output_conv_2_27

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="814" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="8">
<![CDATA[
entry:1368 %W2_load_103 = load i8 %W2_addr_103

]]></Node>
<StgValue><ssdm name="W2_load_103"/></StgValue>
</operation>

<operation id="815" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="8">
<![CDATA[
entry:1450 %W2_load_116 = load i8 %W2_addr_116

]]></Node>
<StgValue><ssdm name="W2_load_116"/></StgValue>
</operation>

<operation id="816" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="16" op_0_bw="8">
<![CDATA[
entry:1532 %W2_load_129 = load i8 %W2_addr_129

]]></Node>
<StgValue><ssdm name="W2_load_129"/></StgValue>
</operation>

<operation id="817" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="8">
<![CDATA[
entry:1614 %W2_load_142 = load i8 %W2_addr_142

]]></Node>
<StgValue><ssdm name="W2_load_142"/></StgValue>
</operation>

<operation id="818" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="7">
<![CDATA[
entry:1954 %W3_load_26 = load i7 %W3_addr_26

]]></Node>
<StgValue><ssdm name="W3_load_26"/></StgValue>
</operation>

<operation id="819" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="16" op_0_bw="7">
<![CDATA[
entry:2030 %W3_load_38 = load i7 %W3_addr_38

]]></Node>
<StgValue><ssdm name="W3_load_38"/></StgValue>
</operation>

<operation id="820" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="16" op_0_bw="7">
<![CDATA[
entry:2106 %W3_load_50 = load i7 %W3_addr_50

]]></Node>
<StgValue><ssdm name="W3_load_50"/></StgValue>
</operation>

<operation id="821" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="16" op_0_bw="7">
<![CDATA[
entry:2182 %W3_load_62 = load i7 %W3_addr_62

]]></Node>
<StgValue><ssdm name="W3_load_62"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="822" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %W2_addr_13 = getelementptr i16 %W2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="W2_addr_13"/></StgValue>
</operation>

<operation id="823" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:196 %W2_addr_155 = getelementptr i16 %W2, i64 0, i64 155

]]></Node>
<StgValue><ssdm name="W2_addr_155"/></StgValue>
</operation>

<operation id="824" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:283 %W3_addr_74 = getelementptr i16 %W3, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="W3_addr_74"/></StgValue>
</operation>

<operation id="825" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:295 %W3_addr_86 = getelementptr i16 %W3, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="W3_addr_86"/></StgValue>
</operation>

<operation id="826" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="15" op_24_bw="15" op_25_bw="15" op_26_bw="15" op_27_bw="15" op_28_bw="15" op_29_bw="15" op_30_bw="15" op_31_bw="15" op_32_bw="15" op_33_bw="15" op_34_bw="15" op_35_bw="15" op_36_bw="15" op_37_bw="15" op_38_bw="15" op_39_bw="15" op_40_bw="15" op_41_bw="15" op_42_bw="15" op_43_bw="0" op_44_bw="0" op_45_bw="0">
<![CDATA[
entry:608 %call_ln0 = call void @cnn_Pipeline_VITIS_LOOP_67_1131, i15 %flattened_output_13, i15 %flattened_output_12, i15 %flattened_output_11, i15 %flattened_output_10, i15 %flattened_output_9, i15 %flattened_output_8, i15 %flattened_output_7, i15 %flattened_output_6, i15 %flattened_output_5, i15 %flattened_output_4, i15 %flattened_output_3, i15 %flattened_output_2, i15 %flattened_output_1, i15 %flattened_output, i15 %output_conv_2, i15 %output_conv_2_1, i15 %output_conv_2_2, i15 %output_conv_2_3, i15 %output_conv_2_4, i15 %output_conv_2_5, i15 %output_conv_2_6, i15 %output_conv_2_7, i15 %output_conv_2_8, i15 %output_conv_2_9, i15 %output_conv_2_10, i15 %output_conv_2_11, i15 %output_conv_2_12, i15 %output_conv_2_13, i15 %output_conv_2_14, i15 %output_conv_2_15, i15 %output_conv_2_16, i15 %output_conv_2_17, i15 %output_conv_2_18, i15 %output_conv_2_19, i15 %output_conv_2_20, i15 %output_conv_2_21, i15 %output_conv_2_22, i15 %output_conv_2_23, i15 %output_conv_2_24, i15 %output_conv_2_25, i15 %output_conv_2_26, i15 %output_conv_2_27

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="827" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:609 %b1_addr = getelementptr i16 %b1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b1_addr"/></StgValue>
</operation>

<operation id="828" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="4">
<![CDATA[
entry:610 %sum = load i4 %b1_addr

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="829" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="8">
<![CDATA[
entry:799 %W2_load_13 = load i8 %W2_addr_13

]]></Node>
<StgValue><ssdm name="W2_load_13"/></StgValue>
</operation>

<operation id="830" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="16" op_0_bw="8">
<![CDATA[
entry:1532 %W2_load_129 = load i8 %W2_addr_129

]]></Node>
<StgValue><ssdm name="W2_load_129"/></StgValue>
</operation>

<operation id="831" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="8">
<![CDATA[
entry:1614 %W2_load_142 = load i8 %W2_addr_142

]]></Node>
<StgValue><ssdm name="W2_load_142"/></StgValue>
</operation>

<operation id="832" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="8">
<![CDATA[
entry:1696 %W2_load_155 = load i8 %W2_addr_155

]]></Node>
<StgValue><ssdm name="W2_load_155"/></StgValue>
</operation>

<operation id="833" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="16" op_0_bw="7">
<![CDATA[
entry:2106 %W3_load_50 = load i7 %W3_addr_50

]]></Node>
<StgValue><ssdm name="W3_load_50"/></StgValue>
</operation>

<operation id="834" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="16" op_0_bw="7">
<![CDATA[
entry:2182 %W3_load_62 = load i7 %W3_addr_62

]]></Node>
<StgValue><ssdm name="W3_load_62"/></StgValue>
</operation>

<operation id="835" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="16" op_0_bw="7">
<![CDATA[
entry:2258 %W3_load_74 = load i7 %W3_addr_74

]]></Node>
<StgValue><ssdm name="W3_load_74"/></StgValue>
</operation>

<operation id="836" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="16" op_0_bw="7">
<![CDATA[
entry:2334 %W3_load_86 = load i7 %W3_addr_86

]]></Node>
<StgValue><ssdm name="W3_load_86"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="837" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %W2_addr_26 = getelementptr i16 %W2, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="W2_addr_26"/></StgValue>
</operation>

<operation id="838" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %W2_addr_39 = getelementptr i16 %W2, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="W2_addr_39"/></StgValue>
</operation>

<operation id="839" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:307 %W3_addr_98 = getelementptr i16 %W3, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="W3_addr_98"/></StgValue>
</operation>

<operation id="840" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:319 %W3_addr_110 = getelementptr i16 %W3, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="W3_addr_110"/></StgValue>
</operation>

<operation id="841" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="4">
<![CDATA[
entry:610 %sum = load i4 %b1_addr

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="842" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:611 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_14, i16 %sum, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_5_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="843" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:707 %b2_addr = getelementptr i16 %b2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b2_addr"/></StgValue>
</operation>

<operation id="844" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="4">
<![CDATA[
entry:708 %sum_27 = load i4 %b2_addr

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="845" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="8">
<![CDATA[
entry:799 %W2_load_13 = load i8 %W2_addr_13

]]></Node>
<StgValue><ssdm name="W2_load_13"/></StgValue>
</operation>

<operation id="846" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:809 %b2_addr_1 = getelementptr i16 %b2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b2_addr_1"/></StgValue>
</operation>

<operation id="847" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="4">
<![CDATA[
entry:810 %sum_28 = load i4 %b2_addr_1

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="848" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="8">
<![CDATA[
entry:882 %W2_load_26 = load i8 %W2_addr_26

]]></Node>
<StgValue><ssdm name="W2_load_26"/></StgValue>
</operation>

<operation id="849" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="8">
<![CDATA[
entry:964 %W2_load_39 = load i8 %W2_addr_39

]]></Node>
<StgValue><ssdm name="W2_load_39"/></StgValue>
</operation>

<operation id="850" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="8">
<![CDATA[
entry:1696 %W2_load_155 = load i8 %W2_addr_155

]]></Node>
<StgValue><ssdm name="W2_load_155"/></StgValue>
</operation>

<operation id="851" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="16" op_0_bw="7">
<![CDATA[
entry:2258 %W3_load_74 = load i7 %W3_addr_74

]]></Node>
<StgValue><ssdm name="W3_load_74"/></StgValue>
</operation>

<operation id="852" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="16" op_0_bw="7">
<![CDATA[
entry:2334 %W3_load_86 = load i7 %W3_addr_86

]]></Node>
<StgValue><ssdm name="W3_load_86"/></StgValue>
</operation>

<operation id="853" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="16" op_0_bw="7">
<![CDATA[
entry:2410 %W3_load_98 = load i7 %W3_addr_98

]]></Node>
<StgValue><ssdm name="W3_load_98"/></StgValue>
</operation>

<operation id="854" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="16" op_0_bw="7">
<![CDATA[
entry:2486 %W3_load_110 = load i7 %W3_addr_110

]]></Node>
<StgValue><ssdm name="W3_load_110"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="855" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:93 %W2_addr_52 = getelementptr i16 %W2, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="W2_addr_52"/></StgValue>
</operation>

<operation id="856" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:106 %W2_addr_65 = getelementptr i16 %W2, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="W2_addr_65"/></StgValue>
</operation>

<operation id="857" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:212 %W3_addr_3 = getelementptr i16 %W3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="W3_addr_3"/></StgValue>
</operation>

<operation id="858" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:224 %W3_addr_15 = getelementptr i16 %W3, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="W3_addr_15"/></StgValue>
</operation>

<operation id="859" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:611 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_14, i16 %sum, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_5_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="860" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:614 %b1_addr_1 = getelementptr i16 %b1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b1_addr_1"/></StgValue>
</operation>

<operation id="861" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="4">
<![CDATA[
entry:615 %sum_12 = load i4 %b1_addr_1

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="862" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="4">
<![CDATA[
entry:708 %sum_27 = load i4 %b2_addr

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="863" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="4">
<![CDATA[
entry:810 %sum_28 = load i4 %b2_addr_1

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="864" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="8">
<![CDATA[
entry:882 %W2_load_26 = load i8 %W2_addr_26

]]></Node>
<StgValue><ssdm name="W2_load_26"/></StgValue>
</operation>

<operation id="865" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:897 %b2_addr_2 = getelementptr i16 %b2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b2_addr_2"/></StgValue>
</operation>

<operation id="866" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="4">
<![CDATA[
entry:898 %sum_29 = load i4 %b2_addr_2

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>

<operation id="867" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="8">
<![CDATA[
entry:964 %W2_load_39 = load i8 %W2_addr_39

]]></Node>
<StgValue><ssdm name="W2_load_39"/></StgValue>
</operation>

<operation id="868" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:985 %b2_addr_3 = getelementptr i16 %b2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b2_addr_3"/></StgValue>
</operation>

<operation id="869" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="4">
<![CDATA[
entry:986 %sum_30 = load i4 %b2_addr_3

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="870" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="8">
<![CDATA[
entry:1046 %W2_load_52 = load i8 %W2_addr_52

]]></Node>
<StgValue><ssdm name="W2_load_52"/></StgValue>
</operation>

<operation id="871" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="8">
<![CDATA[
entry:1128 %W2_load_65 = load i8 %W2_addr_65

]]></Node>
<StgValue><ssdm name="W2_load_65"/></StgValue>
</operation>

<operation id="872" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="16" op_0_bw="7">
<![CDATA[
entry:1799 %W3_load_3 = load i7 %W3_addr_3

]]></Node>
<StgValue><ssdm name="W3_load_3"/></StgValue>
</operation>

<operation id="873" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="16" op_0_bw="7">
<![CDATA[
entry:1884 %W3_load_15 = load i7 %W3_addr_15

]]></Node>
<StgValue><ssdm name="W3_load_15"/></StgValue>
</operation>

<operation id="874" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="16" op_0_bw="7">
<![CDATA[
entry:2410 %W3_load_98 = load i7 %W3_addr_98

]]></Node>
<StgValue><ssdm name="W3_load_98"/></StgValue>
</operation>

<operation id="875" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="16" op_0_bw="7">
<![CDATA[
entry:2486 %W3_load_110 = load i7 %W3_addr_110

]]></Node>
<StgValue><ssdm name="W3_load_110"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="876" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:119 %W2_addr_78 = getelementptr i16 %W2, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="W2_addr_78"/></StgValue>
</operation>

<operation id="877" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:132 %W2_addr_91 = getelementptr i16 %W2, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="W2_addr_91"/></StgValue>
</operation>

<operation id="878" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:236 %W3_addr_27 = getelementptr i16 %W3, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="W3_addr_27"/></StgValue>
</operation>

<operation id="879" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:248 %W3_addr_39 = getelementptr i16 %W3, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="W3_addr_39"/></StgValue>
</operation>

<operation id="880" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:612 %sum_5_loc_load = load i16 %sum_5_loc

]]></Node>
<StgValue><ssdm name="sum_5_loc_load"/></StgValue>
</operation>

<operation id="881" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="15" op_0_bw="16">
<![CDATA[
entry:613 %trunc_ln80 = trunc i16 %sum_5_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="882" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="4">
<![CDATA[
entry:615 %sum_12 = load i4 %b1_addr_1

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="883" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:616 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1432, i16 %sum_12, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_8_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="884" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:634 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_5_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="885" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:635 %output_fc1_14 = select i1 %tmp, i15 0, i15 %trunc_ln80

]]></Node>
<StgValue><ssdm name="output_fc1_14"/></StgValue>
</operation>

<operation id="886" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="22" op_0_bw="16">
<![CDATA[
entry:710 %sext_ln93 = sext i16 %W2_load

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="887" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="22" op_0_bw="15">
<![CDATA[
entry:711 %zext_ln93 = zext i15 %output_fc1_14

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="888" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:713 %mul_ln93 = mul i22 %sext_ln93, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="889" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="22" op_0_bw="16">
<![CDATA[
entry:812 %sext_ln93_14 = sext i16 %W2_load_14

]]></Node>
<StgValue><ssdm name="sext_ln93_14"/></StgValue>
</operation>

<operation id="890" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:814 %mul_ln93_14 = mul i22 %sext_ln93_14, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_14"/></StgValue>
</operation>

<operation id="891" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="4">
<![CDATA[
entry:898 %sum_29 = load i4 %b2_addr_2

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>

<operation id="892" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="22" op_0_bw="16">
<![CDATA[
entry:900 %sext_ln93_28 = sext i16 %W2_load_28

]]></Node>
<StgValue><ssdm name="sext_ln93_28"/></StgValue>
</operation>

<operation id="893" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:902 %mul_ln93_28 = mul i22 %sext_ln93_28, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_28"/></StgValue>
</operation>

<operation id="894" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="4">
<![CDATA[
entry:986 %sum_30 = load i4 %b2_addr_3

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="895" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="22" op_0_bw="16">
<![CDATA[
entry:988 %sext_ln93_42 = sext i16 %W2_load_42

]]></Node>
<StgValue><ssdm name="sext_ln93_42"/></StgValue>
</operation>

<operation id="896" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:990 %mul_ln93_42 = mul i22 %sext_ln93_42, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_42"/></StgValue>
</operation>

<operation id="897" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="8">
<![CDATA[
entry:1046 %W2_load_52 = load i8 %W2_addr_52

]]></Node>
<StgValue><ssdm name="W2_load_52"/></StgValue>
</operation>

<operation id="898" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1073 %b2_addr_4 = getelementptr i16 %b2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b2_addr_4"/></StgValue>
</operation>

<operation id="899" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="4">
<![CDATA[
entry:1074 %sum_31 = load i4 %b2_addr_4

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>

<operation id="900" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="22" op_0_bw="16">
<![CDATA[
entry:1076 %sext_ln93_56 = sext i16 %W2_load_56

]]></Node>
<StgValue><ssdm name="sext_ln93_56"/></StgValue>
</operation>

<operation id="901" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1078 %mul_ln93_56 = mul i22 %sext_ln93_56, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_56"/></StgValue>
</operation>

<operation id="902" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="8">
<![CDATA[
entry:1128 %W2_load_65 = load i8 %W2_addr_65

]]></Node>
<StgValue><ssdm name="W2_load_65"/></StgValue>
</operation>

<operation id="903" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1161 %b2_addr_5 = getelementptr i16 %b2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b2_addr_5"/></StgValue>
</operation>

<operation id="904" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="4">
<![CDATA[
entry:1162 %sum_32 = load i4 %b2_addr_5

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>

<operation id="905" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="22" op_0_bw="16">
<![CDATA[
entry:1164 %sext_ln93_70 = sext i16 %W2_load_70

]]></Node>
<StgValue><ssdm name="sext_ln93_70"/></StgValue>
</operation>

<operation id="906" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1166 %mul_ln93_70 = mul i22 %sext_ln93_70, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_70"/></StgValue>
</operation>

<operation id="907" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="8">
<![CDATA[
entry:1210 %W2_load_78 = load i8 %W2_addr_78

]]></Node>
<StgValue><ssdm name="W2_load_78"/></StgValue>
</operation>

<operation id="908" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="22" op_0_bw="16">
<![CDATA[
entry:1252 %sext_ln93_84 = sext i16 %W2_load_84

]]></Node>
<StgValue><ssdm name="sext_ln93_84"/></StgValue>
</operation>

<operation id="909" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1254 %mul_ln93_84 = mul i22 %sext_ln93_84, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_84"/></StgValue>
</operation>

<operation id="910" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="8">
<![CDATA[
entry:1292 %W2_load_91 = load i8 %W2_addr_91

]]></Node>
<StgValue><ssdm name="W2_load_91"/></StgValue>
</operation>

<operation id="911" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="22" op_0_bw="16">
<![CDATA[
entry:1340 %sext_ln93_98 = sext i16 %W2_load_98

]]></Node>
<StgValue><ssdm name="sext_ln93_98"/></StgValue>
</operation>

<operation id="912" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1342 %mul_ln93_98 = mul i22 %sext_ln93_98, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_98"/></StgValue>
</operation>

<operation id="913" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="16" op_0_bw="7">
<![CDATA[
entry:1799 %W3_load_3 = load i7 %W3_addr_3

]]></Node>
<StgValue><ssdm name="W3_load_3"/></StgValue>
</operation>

<operation id="914" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="16" op_0_bw="7">
<![CDATA[
entry:1884 %W3_load_15 = load i7 %W3_addr_15

]]></Node>
<StgValue><ssdm name="W3_load_15"/></StgValue>
</operation>

<operation id="915" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="7">
<![CDATA[
entry:1960 %W3_load_27 = load i7 %W3_addr_27

]]></Node>
<StgValue><ssdm name="W3_load_27"/></StgValue>
</operation>

<operation id="916" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="16" op_0_bw="7">
<![CDATA[
entry:2036 %W3_load_39 = load i7 %W3_addr_39

]]></Node>
<StgValue><ssdm name="W3_load_39"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="917" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145 %W2_addr_104 = getelementptr i16 %W2, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="W2_addr_104"/></StgValue>
</operation>

<operation id="918" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:158 %W2_addr_117 = getelementptr i16 %W2, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="W2_addr_117"/></StgValue>
</operation>

<operation id="919" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:260 %W3_addr_51 = getelementptr i16 %W3, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="W3_addr_51"/></StgValue>
</operation>

<operation id="920" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:272 %W3_addr_63 = getelementptr i16 %W3, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="W3_addr_63"/></StgValue>
</operation>

<operation id="921" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:616 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1432, i16 %sum_12, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_8_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="922" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:619 %b1_addr_2 = getelementptr i16 %b1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b1_addr_2"/></StgValue>
</operation>

<operation id="923" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="4">
<![CDATA[
entry:620 %sum_14 = load i4 %b1_addr_2

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="924" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:713 %mul_ln93 = mul i22 %sext_ln93, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="925" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:814 %mul_ln93_14 = mul i22 %sext_ln93_14, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_14"/></StgValue>
</operation>

<operation id="926" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:902 %mul_ln93_28 = mul i22 %sext_ln93_28, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_28"/></StgValue>
</operation>

<operation id="927" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:990 %mul_ln93_42 = mul i22 %sext_ln93_42, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_42"/></StgValue>
</operation>

<operation id="928" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="4">
<![CDATA[
entry:1074 %sum_31 = load i4 %b2_addr_4

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>

<operation id="929" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1078 %mul_ln93_56 = mul i22 %sext_ln93_56, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_56"/></StgValue>
</operation>

<operation id="930" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="4">
<![CDATA[
entry:1162 %sum_32 = load i4 %b2_addr_5

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>

<operation id="931" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1166 %mul_ln93_70 = mul i22 %sext_ln93_70, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_70"/></StgValue>
</operation>

<operation id="932" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="8">
<![CDATA[
entry:1210 %W2_load_78 = load i8 %W2_addr_78

]]></Node>
<StgValue><ssdm name="W2_load_78"/></StgValue>
</operation>

<operation id="933" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1249 %b2_addr_6 = getelementptr i16 %b2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b2_addr_6"/></StgValue>
</operation>

<operation id="934" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="4">
<![CDATA[
entry:1250 %sum_33 = load i4 %b2_addr_6

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>

<operation id="935" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1254 %mul_ln93_84 = mul i22 %sext_ln93_84, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_84"/></StgValue>
</operation>

<operation id="936" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="8">
<![CDATA[
entry:1292 %W2_load_91 = load i8 %W2_addr_91

]]></Node>
<StgValue><ssdm name="W2_load_91"/></StgValue>
</operation>

<operation id="937" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1337 %b2_addr_7 = getelementptr i16 %b2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b2_addr_7"/></StgValue>
</operation>

<operation id="938" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="4">
<![CDATA[
entry:1338 %sum_34 = load i4 %b2_addr_7

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>

<operation id="939" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1342 %mul_ln93_98 = mul i22 %sext_ln93_98, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_98"/></StgValue>
</operation>

<operation id="940" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="8">
<![CDATA[
entry:1374 %W2_load_104 = load i8 %W2_addr_104

]]></Node>
<StgValue><ssdm name="W2_load_104"/></StgValue>
</operation>

<operation id="941" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="22" op_0_bw="16">
<![CDATA[
entry:1428 %sext_ln93_112 = sext i16 %W2_load_112

]]></Node>
<StgValue><ssdm name="sext_ln93_112"/></StgValue>
</operation>

<operation id="942" st_id="70" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1430 %mul_ln93_112 = mul i22 %sext_ln93_112, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_112"/></StgValue>
</operation>

<operation id="943" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="8">
<![CDATA[
entry:1456 %W2_load_117 = load i8 %W2_addr_117

]]></Node>
<StgValue><ssdm name="W2_load_117"/></StgValue>
</operation>

<operation id="944" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="22" op_0_bw="16">
<![CDATA[
entry:1516 %sext_ln93_126 = sext i16 %W2_load_126

]]></Node>
<StgValue><ssdm name="sext_ln93_126"/></StgValue>
</operation>

<operation id="945" st_id="70" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1518 %mul_ln93_126 = mul i22 %sext_ln93_126, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_126"/></StgValue>
</operation>

<operation id="946" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="7">
<![CDATA[
entry:1960 %W3_load_27 = load i7 %W3_addr_27

]]></Node>
<StgValue><ssdm name="W3_load_27"/></StgValue>
</operation>

<operation id="947" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="16" op_0_bw="7">
<![CDATA[
entry:2036 %W3_load_39 = load i7 %W3_addr_39

]]></Node>
<StgValue><ssdm name="W3_load_39"/></StgValue>
</operation>

<operation id="948" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="16" op_0_bw="7">
<![CDATA[
entry:2112 %W3_load_51 = load i7 %W3_addr_51

]]></Node>
<StgValue><ssdm name="W3_load_51"/></StgValue>
</operation>

<operation id="949" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="16" op_0_bw="7">
<![CDATA[
entry:2188 %W3_load_63 = load i7 %W3_addr_63

]]></Node>
<StgValue><ssdm name="W3_load_63"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="950" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:171 %W2_addr_130 = getelementptr i16 %W2, i64 0, i64 130

]]></Node>
<StgValue><ssdm name="W2_addr_130"/></StgValue>
</operation>

<operation id="951" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:184 %W2_addr_143 = getelementptr i16 %W2, i64 0, i64 143

]]></Node>
<StgValue><ssdm name="W2_addr_143"/></StgValue>
</operation>

<operation id="952" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:284 %W3_addr_75 = getelementptr i16 %W3, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="W3_addr_75"/></StgValue>
</operation>

<operation id="953" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:296 %W3_addr_87 = getelementptr i16 %W3, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="W3_addr_87"/></StgValue>
</operation>

<operation id="954" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:617 %sum_8_loc_load = load i16 %sum_8_loc

]]></Node>
<StgValue><ssdm name="sum_8_loc_load"/></StgValue>
</operation>

<operation id="955" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="15" op_0_bw="16">
<![CDATA[
entry:618 %trunc_ln80_1 = trunc i16 %sum_8_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_1"/></StgValue>
</operation>

<operation id="956" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="4">
<![CDATA[
entry:620 %sum_14 = load i4 %b1_addr_2

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="957" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:621 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1433, i16 %sum_14, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_11_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="958" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:641 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_8_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="959" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:642 %output_fc1_15 = select i1 %tmp_92, i15 0, i15 %trunc_ln80_1

]]></Node>
<StgValue><ssdm name="output_fc1_15"/></StgValue>
</operation>

<operation id="960" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:712 %shl_ln2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_27, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="961" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:713 %mul_ln93 = mul i22 %sext_ln93, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="962" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:714 %add_ln93 = add i22 %shl_ln2, i22 %mul_ln93

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="963" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="22" op_0_bw="16">
<![CDATA[
entry:716 %sext_ln93_1 = sext i16 %W2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln93_1"/></StgValue>
</operation>

<operation id="964" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="22" op_0_bw="15">
<![CDATA[
entry:717 %zext_ln93_1 = zext i15 %output_fc1_15

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="965" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:720 %mul_ln93_1 = mul i22 %sext_ln93_1, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_1"/></StgValue>
</operation>

<operation id="966" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:813 %shl_ln93_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_28, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_13"/></StgValue>
</operation>

<operation id="967" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:814 %mul_ln93_14 = mul i22 %sext_ln93_14, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_14"/></StgValue>
</operation>

<operation id="968" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:815 %add_ln93_14 = add i22 %shl_ln93_13, i22 %mul_ln93_14

]]></Node>
<StgValue><ssdm name="add_ln93_14"/></StgValue>
</operation>

<operation id="969" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="22" op_0_bw="16">
<![CDATA[
entry:817 %sext_ln93_15 = sext i16 %W2_load_15

]]></Node>
<StgValue><ssdm name="sext_ln93_15"/></StgValue>
</operation>

<operation id="970" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:820 %mul_ln93_15 = mul i22 %sext_ln93_15, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_15"/></StgValue>
</operation>

<operation id="971" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:901 %shl_ln93_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_29, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_27"/></StgValue>
</operation>

<operation id="972" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:902 %mul_ln93_28 = mul i22 %sext_ln93_28, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_28"/></StgValue>
</operation>

<operation id="973" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:903 %add_ln93_28 = add i22 %shl_ln93_27, i22 %mul_ln93_28

]]></Node>
<StgValue><ssdm name="add_ln93_28"/></StgValue>
</operation>

<operation id="974" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="22" op_0_bw="16">
<![CDATA[
entry:905 %sext_ln93_29 = sext i16 %W2_load_29

]]></Node>
<StgValue><ssdm name="sext_ln93_29"/></StgValue>
</operation>

<operation id="975" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:908 %mul_ln93_29 = mul i22 %sext_ln93_29, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_29"/></StgValue>
</operation>

<operation id="976" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:989 %shl_ln93_41 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_30, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_41"/></StgValue>
</operation>

<operation id="977" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:990 %mul_ln93_42 = mul i22 %sext_ln93_42, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_42"/></StgValue>
</operation>

<operation id="978" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:991 %add_ln93_42 = add i22 %shl_ln93_41, i22 %mul_ln93_42

]]></Node>
<StgValue><ssdm name="add_ln93_42"/></StgValue>
</operation>

<operation id="979" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="22" op_0_bw="16">
<![CDATA[
entry:993 %sext_ln93_43 = sext i16 %W2_load_43

]]></Node>
<StgValue><ssdm name="sext_ln93_43"/></StgValue>
</operation>

<operation id="980" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:996 %mul_ln93_43 = mul i22 %sext_ln93_43, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_43"/></StgValue>
</operation>

<operation id="981" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1077 %shl_ln93_55 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_31, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_55"/></StgValue>
</operation>

<operation id="982" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1078 %mul_ln93_56 = mul i22 %sext_ln93_56, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_56"/></StgValue>
</operation>

<operation id="983" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1079 %add_ln93_56 = add i22 %shl_ln93_55, i22 %mul_ln93_56

]]></Node>
<StgValue><ssdm name="add_ln93_56"/></StgValue>
</operation>

<operation id="984" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="22" op_0_bw="16">
<![CDATA[
entry:1081 %sext_ln93_57 = sext i16 %W2_load_57

]]></Node>
<StgValue><ssdm name="sext_ln93_57"/></StgValue>
</operation>

<operation id="985" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1084 %mul_ln93_57 = mul i22 %sext_ln93_57, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_57"/></StgValue>
</operation>

<operation id="986" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1165 %shl_ln93_69 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_32, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_69"/></StgValue>
</operation>

<operation id="987" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1166 %mul_ln93_70 = mul i22 %sext_ln93_70, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_70"/></StgValue>
</operation>

<operation id="988" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1167 %add_ln93_70 = add i22 %shl_ln93_69, i22 %mul_ln93_70

]]></Node>
<StgValue><ssdm name="add_ln93_70"/></StgValue>
</operation>

<operation id="989" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="22" op_0_bw="16">
<![CDATA[
entry:1169 %sext_ln93_71 = sext i16 %W2_load_71

]]></Node>
<StgValue><ssdm name="sext_ln93_71"/></StgValue>
</operation>

<operation id="990" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1172 %mul_ln93_71 = mul i22 %sext_ln93_71, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_71"/></StgValue>
</operation>

<operation id="991" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="4">
<![CDATA[
entry:1250 %sum_33 = load i4 %b2_addr_6

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>

<operation id="992" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1253 %shl_ln93_83 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_33, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_83"/></StgValue>
</operation>

<operation id="993" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1254 %mul_ln93_84 = mul i22 %sext_ln93_84, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_84"/></StgValue>
</operation>

<operation id="994" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1255 %add_ln93_84 = add i22 %shl_ln93_83, i22 %mul_ln93_84

]]></Node>
<StgValue><ssdm name="add_ln93_84"/></StgValue>
</operation>

<operation id="995" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="22" op_0_bw="16">
<![CDATA[
entry:1257 %sext_ln93_85 = sext i16 %W2_load_85

]]></Node>
<StgValue><ssdm name="sext_ln93_85"/></StgValue>
</operation>

<operation id="996" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1260 %mul_ln93_85 = mul i22 %sext_ln93_85, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_85"/></StgValue>
</operation>

<operation id="997" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="4">
<![CDATA[
entry:1338 %sum_34 = load i4 %b2_addr_7

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>

<operation id="998" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1341 %shl_ln93_97 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_34, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_97"/></StgValue>
</operation>

<operation id="999" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1342 %mul_ln93_98 = mul i22 %sext_ln93_98, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_98"/></StgValue>
</operation>

<operation id="1000" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1343 %add_ln93_98 = add i22 %shl_ln93_97, i22 %mul_ln93_98

]]></Node>
<StgValue><ssdm name="add_ln93_98"/></StgValue>
</operation>

<operation id="1001" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="22" op_0_bw="16">
<![CDATA[
entry:1345 %sext_ln93_99 = sext i16 %W2_load_99

]]></Node>
<StgValue><ssdm name="sext_ln93_99"/></StgValue>
</operation>

<operation id="1002" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1348 %mul_ln93_99 = mul i22 %sext_ln93_99, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_99"/></StgValue>
</operation>

<operation id="1003" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="8">
<![CDATA[
entry:1374 %W2_load_104 = load i8 %W2_addr_104

]]></Node>
<StgValue><ssdm name="W2_load_104"/></StgValue>
</operation>

<operation id="1004" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1425 %b2_addr_8 = getelementptr i16 %b2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b2_addr_8"/></StgValue>
</operation>

<operation id="1005" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="4">
<![CDATA[
entry:1426 %sum_35 = load i4 %b2_addr_8

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>

<operation id="1006" st_id="71" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1430 %mul_ln93_112 = mul i22 %sext_ln93_112, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_112"/></StgValue>
</operation>

<operation id="1007" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="22" op_0_bw="16">
<![CDATA[
entry:1433 %sext_ln93_113 = sext i16 %W2_load_113

]]></Node>
<StgValue><ssdm name="sext_ln93_113"/></StgValue>
</operation>

<operation id="1008" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1436 %mul_ln93_113 = mul i22 %sext_ln93_113, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_113"/></StgValue>
</operation>

<operation id="1009" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="8">
<![CDATA[
entry:1456 %W2_load_117 = load i8 %W2_addr_117

]]></Node>
<StgValue><ssdm name="W2_load_117"/></StgValue>
</operation>

<operation id="1010" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1513 %b2_addr_9 = getelementptr i16 %b2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b2_addr_9"/></StgValue>
</operation>

<operation id="1011" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="4">
<![CDATA[
entry:1514 %sum_36 = load i4 %b2_addr_9

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>

<operation id="1012" st_id="71" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1518 %mul_ln93_126 = mul i22 %sext_ln93_126, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_126"/></StgValue>
</operation>

<operation id="1013" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="22" op_0_bw="16">
<![CDATA[
entry:1521 %sext_ln93_127 = sext i16 %W2_load_127

]]></Node>
<StgValue><ssdm name="sext_ln93_127"/></StgValue>
</operation>

<operation id="1014" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1524 %mul_ln93_127 = mul i22 %sext_ln93_127, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_127"/></StgValue>
</operation>

<operation id="1015" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="8">
<![CDATA[
entry:1538 %W2_load_130 = load i8 %W2_addr_130

]]></Node>
<StgValue><ssdm name="W2_load_130"/></StgValue>
</operation>

<operation id="1016" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="22" op_0_bw="16">
<![CDATA[
entry:1604 %sext_ln93_140 = sext i16 %W2_load_140

]]></Node>
<StgValue><ssdm name="sext_ln93_140"/></StgValue>
</operation>

<operation id="1017" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1606 %mul_ln93_140 = mul i22 %sext_ln93_140, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_140"/></StgValue>
</operation>

<operation id="1018" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="8">
<![CDATA[
entry:1620 %W2_load_143 = load i8 %W2_addr_143

]]></Node>
<StgValue><ssdm name="W2_load_143"/></StgValue>
</operation>

<operation id="1019" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="22" op_0_bw="16">
<![CDATA[
entry:1692 %sext_ln93_154 = sext i16 %W2_load_154

]]></Node>
<StgValue><ssdm name="sext_ln93_154"/></StgValue>
</operation>

<operation id="1020" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1694 %mul_ln93_154 = mul i22 %sext_ln93_154, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_154"/></StgValue>
</operation>

<operation id="1021" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="16" op_0_bw="7">
<![CDATA[
entry:2112 %W3_load_51 = load i7 %W3_addr_51

]]></Node>
<StgValue><ssdm name="W3_load_51"/></StgValue>
</operation>

<operation id="1022" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="16" op_0_bw="7">
<![CDATA[
entry:2188 %W3_load_63 = load i7 %W3_addr_63

]]></Node>
<StgValue><ssdm name="W3_load_63"/></StgValue>
</operation>

<operation id="1023" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="16" op_0_bw="7">
<![CDATA[
entry:2264 %W3_load_75 = load i7 %W3_addr_75

]]></Node>
<StgValue><ssdm name="W3_load_75"/></StgValue>
</operation>

<operation id="1024" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="16" op_0_bw="7">
<![CDATA[
entry:2340 %W3_load_87 = load i7 %W3_addr_87

]]></Node>
<StgValue><ssdm name="W3_load_87"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1025" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %W2_addr_27 = getelementptr i16 %W2, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="W2_addr_27"/></StgValue>
</operation>

<operation id="1026" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:197 %W2_addr_156 = getelementptr i16 %W2, i64 0, i64 156

]]></Node>
<StgValue><ssdm name="W2_addr_156"/></StgValue>
</operation>

<operation id="1027" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:308 %W3_addr_99 = getelementptr i16 %W3, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="W3_addr_99"/></StgValue>
</operation>

<operation id="1028" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:320 %W3_addr_111 = getelementptr i16 %W3, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="W3_addr_111"/></StgValue>
</operation>

<operation id="1029" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:621 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1433, i16 %sum_14, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_11_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1030" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:624 %b1_addr_3 = getelementptr i16 %b1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b1_addr_3"/></StgValue>
</operation>

<operation id="1031" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="4">
<![CDATA[
entry:625 %sum_15 = load i4 %b1_addr_3

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="1032" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:714 %add_ln93 = add i22 %shl_ln2, i22 %mul_ln93

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="1033" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:718 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1034" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:720 %mul_ln93_1 = mul i22 %sext_ln93_1, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_1"/></StgValue>
</operation>

<operation id="1035" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:815 %add_ln93_14 = add i22 %shl_ln93_13, i22 %mul_ln93_14

]]></Node>
<StgValue><ssdm name="add_ln93_14"/></StgValue>
</operation>

<operation id="1036" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:818 %tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_14, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1037" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:820 %mul_ln93_15 = mul i22 %sext_ln93_15, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_15"/></StgValue>
</operation>

<operation id="1038" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="8">
<![CDATA[
entry:888 %W2_load_27 = load i8 %W2_addr_27

]]></Node>
<StgValue><ssdm name="W2_load_27"/></StgValue>
</operation>

<operation id="1039" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:903 %add_ln93_28 = add i22 %shl_ln93_27, i22 %mul_ln93_28

]]></Node>
<StgValue><ssdm name="add_ln93_28"/></StgValue>
</operation>

<operation id="1040" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:906 %tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_28, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1041" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:908 %mul_ln93_29 = mul i22 %sext_ln93_29, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_29"/></StgValue>
</operation>

<operation id="1042" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:991 %add_ln93_42 = add i22 %shl_ln93_41, i22 %mul_ln93_42

]]></Node>
<StgValue><ssdm name="add_ln93_42"/></StgValue>
</operation>

<operation id="1043" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:994 %tmp_146 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_42, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1044" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:996 %mul_ln93_43 = mul i22 %sext_ln93_43, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_43"/></StgValue>
</operation>

<operation id="1045" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1079 %add_ln93_56 = add i22 %shl_ln93_55, i22 %mul_ln93_56

]]></Node>
<StgValue><ssdm name="add_ln93_56"/></StgValue>
</operation>

<operation id="1046" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1082 %tmp_160 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_56, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1047" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1084 %mul_ln93_57 = mul i22 %sext_ln93_57, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_57"/></StgValue>
</operation>

<operation id="1048" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1167 %add_ln93_70 = add i22 %shl_ln93_69, i22 %mul_ln93_70

]]></Node>
<StgValue><ssdm name="add_ln93_70"/></StgValue>
</operation>

<operation id="1049" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1170 %tmp_174 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_70, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1050" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1172 %mul_ln93_71 = mul i22 %sext_ln93_71, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_71"/></StgValue>
</operation>

<operation id="1051" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1255 %add_ln93_84 = add i22 %shl_ln93_83, i22 %mul_ln93_84

]]></Node>
<StgValue><ssdm name="add_ln93_84"/></StgValue>
</operation>

<operation id="1052" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1258 %tmp_188 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_84, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1053" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1260 %mul_ln93_85 = mul i22 %sext_ln93_85, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_85"/></StgValue>
</operation>

<operation id="1054" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1343 %add_ln93_98 = add i22 %shl_ln93_97, i22 %mul_ln93_98

]]></Node>
<StgValue><ssdm name="add_ln93_98"/></StgValue>
</operation>

<operation id="1055" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1346 %tmp_202 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_98, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1056" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1348 %mul_ln93_99 = mul i22 %sext_ln93_99, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_99"/></StgValue>
</operation>

<operation id="1057" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="4">
<![CDATA[
entry:1426 %sum_35 = load i4 %b2_addr_8

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>

<operation id="1058" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1429 %shl_ln93_111 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_35, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_111"/></StgValue>
</operation>

<operation id="1059" st_id="72" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1430 %mul_ln93_112 = mul i22 %sext_ln93_112, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_112"/></StgValue>
</operation>

<operation id="1060" st_id="72" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1431 %add_ln93_112 = add i22 %shl_ln93_111, i22 %mul_ln93_112

]]></Node>
<StgValue><ssdm name="add_ln93_112"/></StgValue>
</operation>

<operation id="1061" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1436 %mul_ln93_113 = mul i22 %sext_ln93_113, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_113"/></StgValue>
</operation>

<operation id="1062" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="4">
<![CDATA[
entry:1514 %sum_36 = load i4 %b2_addr_9

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>

<operation id="1063" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1517 %shl_ln93_125 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_36, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_125"/></StgValue>
</operation>

<operation id="1064" st_id="72" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1518 %mul_ln93_126 = mul i22 %sext_ln93_126, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_126"/></StgValue>
</operation>

<operation id="1065" st_id="72" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1519 %add_ln93_126 = add i22 %shl_ln93_125, i22 %mul_ln93_126

]]></Node>
<StgValue><ssdm name="add_ln93_126"/></StgValue>
</operation>

<operation id="1066" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1524 %mul_ln93_127 = mul i22 %sext_ln93_127, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_127"/></StgValue>
</operation>

<operation id="1067" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="8">
<![CDATA[
entry:1538 %W2_load_130 = load i8 %W2_addr_130

]]></Node>
<StgValue><ssdm name="W2_load_130"/></StgValue>
</operation>

<operation id="1068" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1601 %b2_addr_10 = getelementptr i16 %b2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="b2_addr_10"/></StgValue>
</operation>

<operation id="1069" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="4">
<![CDATA[
entry:1602 %sum_37 = load i4 %b2_addr_10

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>

<operation id="1070" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1606 %mul_ln93_140 = mul i22 %sext_ln93_140, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_140"/></StgValue>
</operation>

<operation id="1071" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="22" op_0_bw="16">
<![CDATA[
entry:1609 %sext_ln93_141 = sext i16 %W2_load_141

]]></Node>
<StgValue><ssdm name="sext_ln93_141"/></StgValue>
</operation>

<operation id="1072" st_id="72" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1612 %mul_ln93_141 = mul i22 %sext_ln93_141, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_141"/></StgValue>
</operation>

<operation id="1073" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="8">
<![CDATA[
entry:1620 %W2_load_143 = load i8 %W2_addr_143

]]></Node>
<StgValue><ssdm name="W2_load_143"/></StgValue>
</operation>

<operation id="1074" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1689 %b2_addr_11 = getelementptr i16 %b2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="b2_addr_11"/></StgValue>
</operation>

<operation id="1075" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="16" op_0_bw="4">
<![CDATA[
entry:1690 %sum_38 = load i4 %b2_addr_11

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>

<operation id="1076" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1694 %mul_ln93_154 = mul i22 %sext_ln93_154, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_154"/></StgValue>
</operation>

<operation id="1077" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="22" op_0_bw="16">
<![CDATA[
entry:1697 %sext_ln93_155 = sext i16 %W2_load_155

]]></Node>
<StgValue><ssdm name="sext_ln93_155"/></StgValue>
</operation>

<operation id="1078" st_id="72" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1700 %mul_ln93_155 = mul i22 %sext_ln93_155, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_155"/></StgValue>
</operation>

<operation id="1079" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="8">
<![CDATA[
entry:1702 %W2_load_156 = load i8 %W2_addr_156

]]></Node>
<StgValue><ssdm name="W2_load_156"/></StgValue>
</operation>

<operation id="1080" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="16" op_0_bw="7">
<![CDATA[
entry:2264 %W3_load_75 = load i7 %W3_addr_75

]]></Node>
<StgValue><ssdm name="W3_load_75"/></StgValue>
</operation>

<operation id="1081" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="16" op_0_bw="7">
<![CDATA[
entry:2340 %W3_load_87 = load i7 %W3_addr_87

]]></Node>
<StgValue><ssdm name="W3_load_87"/></StgValue>
</operation>

<operation id="1082" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="16" op_0_bw="7">
<![CDATA[
entry:2416 %W3_load_99 = load i7 %W3_addr_99

]]></Node>
<StgValue><ssdm name="W3_load_99"/></StgValue>
</operation>

<operation id="1083" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="16" op_0_bw="7">
<![CDATA[
entry:2492 %W3_load_111 = load i7 %W3_addr_111

]]></Node>
<StgValue><ssdm name="W3_load_111"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1084" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:81 %W2_addr_40 = getelementptr i16 %W2, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="W2_addr_40"/></StgValue>
</operation>

<operation id="1085" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %W2_addr_53 = getelementptr i16 %W2, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="W2_addr_53"/></StgValue>
</operation>

<operation id="1086" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:213 %W3_addr_4 = getelementptr i16 %W3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="W3_addr_4"/></StgValue>
</operation>

<operation id="1087" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:225 %W3_addr_16 = getelementptr i16 %W3, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="W3_addr_16"/></StgValue>
</operation>

<operation id="1088" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:622 %sum_11_loc_load = load i16 %sum_11_loc

]]></Node>
<StgValue><ssdm name="sum_11_loc_load"/></StgValue>
</operation>

<operation id="1089" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="15" op_0_bw="16">
<![CDATA[
entry:623 %trunc_ln80_2 = trunc i16 %sum_11_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_2"/></StgValue>
</operation>

<operation id="1090" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="4">
<![CDATA[
entry:625 %sum_15 = load i4 %b1_addr_3

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="1091" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:626 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1434, i16 %sum_15, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_14_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1092" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:648 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_11_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1093" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:649 %output_fc1_16 = select i1 %tmp_93, i15 0, i15 %trunc_ln80_2

]]></Node>
<StgValue><ssdm name="output_fc1_16"/></StgValue>
</operation>

<operation id="1094" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:719 %shl_ln93_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_s, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_1"/></StgValue>
</operation>

<operation id="1095" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:720 %mul_ln93_1 = mul i22 %sext_ln93_1, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_1"/></StgValue>
</operation>

<operation id="1096" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:721 %add_ln93_1 = add i22 %shl_ln93_1, i22 %mul_ln93_1

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="1097" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="22" op_0_bw="16">
<![CDATA[
entry:723 %sext_ln93_2 = sext i16 %W2_load_2

]]></Node>
<StgValue><ssdm name="sext_ln93_2"/></StgValue>
</operation>

<operation id="1098" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="22" op_0_bw="15">
<![CDATA[
entry:724 %zext_ln93_2 = zext i15 %output_fc1_16

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="1099" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:727 %mul_ln93_2 = mul i22 %sext_ln93_2, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_2"/></StgValue>
</operation>

<operation id="1100" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:819 %shl_ln93_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_118, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_14"/></StgValue>
</operation>

<operation id="1101" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:820 %mul_ln93_15 = mul i22 %sext_ln93_15, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_15"/></StgValue>
</operation>

<operation id="1102" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:821 %add_ln93_15 = add i22 %shl_ln93_14, i22 %mul_ln93_15

]]></Node>
<StgValue><ssdm name="add_ln93_15"/></StgValue>
</operation>

<operation id="1103" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="22" op_0_bw="16">
<![CDATA[
entry:823 %sext_ln93_16 = sext i16 %W2_load_16

]]></Node>
<StgValue><ssdm name="sext_ln93_16"/></StgValue>
</operation>

<operation id="1104" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:826 %mul_ln93_16 = mul i22 %sext_ln93_16, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_16"/></StgValue>
</operation>

<operation id="1105" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="8">
<![CDATA[
entry:888 %W2_load_27 = load i8 %W2_addr_27

]]></Node>
<StgValue><ssdm name="W2_load_27"/></StgValue>
</operation>

<operation id="1106" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:907 %shl_ln93_28 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_132, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_28"/></StgValue>
</operation>

<operation id="1107" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:908 %mul_ln93_29 = mul i22 %sext_ln93_29, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_29"/></StgValue>
</operation>

<operation id="1108" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:909 %add_ln93_29 = add i22 %shl_ln93_28, i22 %mul_ln93_29

]]></Node>
<StgValue><ssdm name="add_ln93_29"/></StgValue>
</operation>

<operation id="1109" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="22" op_0_bw="16">
<![CDATA[
entry:911 %sext_ln93_30 = sext i16 %W2_load_30

]]></Node>
<StgValue><ssdm name="sext_ln93_30"/></StgValue>
</operation>

<operation id="1110" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:914 %mul_ln93_30 = mul i22 %sext_ln93_30, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_30"/></StgValue>
</operation>

<operation id="1111" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="8">
<![CDATA[
entry:970 %W2_load_40 = load i8 %W2_addr_40

]]></Node>
<StgValue><ssdm name="W2_load_40"/></StgValue>
</operation>

<operation id="1112" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:995 %shl_ln93_42 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_146, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_42"/></StgValue>
</operation>

<operation id="1113" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:996 %mul_ln93_43 = mul i22 %sext_ln93_43, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_43"/></StgValue>
</operation>

<operation id="1114" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:997 %add_ln93_43 = add i22 %shl_ln93_42, i22 %mul_ln93_43

]]></Node>
<StgValue><ssdm name="add_ln93_43"/></StgValue>
</operation>

<operation id="1115" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="22" op_0_bw="16">
<![CDATA[
entry:999 %sext_ln93_44 = sext i16 %W2_load_44

]]></Node>
<StgValue><ssdm name="sext_ln93_44"/></StgValue>
</operation>

<operation id="1116" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1002 %mul_ln93_44 = mul i22 %sext_ln93_44, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_44"/></StgValue>
</operation>

<operation id="1117" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="8">
<![CDATA[
entry:1052 %W2_load_53 = load i8 %W2_addr_53

]]></Node>
<StgValue><ssdm name="W2_load_53"/></StgValue>
</operation>

<operation id="1118" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1083 %shl_ln93_56 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_160, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_56"/></StgValue>
</operation>

<operation id="1119" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1084 %mul_ln93_57 = mul i22 %sext_ln93_57, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_57"/></StgValue>
</operation>

<operation id="1120" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1085 %add_ln93_57 = add i22 %shl_ln93_56, i22 %mul_ln93_57

]]></Node>
<StgValue><ssdm name="add_ln93_57"/></StgValue>
</operation>

<operation id="1121" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="22" op_0_bw="16">
<![CDATA[
entry:1087 %sext_ln93_58 = sext i16 %W2_load_58

]]></Node>
<StgValue><ssdm name="sext_ln93_58"/></StgValue>
</operation>

<operation id="1122" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1090 %mul_ln93_58 = mul i22 %sext_ln93_58, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_58"/></StgValue>
</operation>

<operation id="1123" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1171 %shl_ln93_70 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_174, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_70"/></StgValue>
</operation>

<operation id="1124" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1172 %mul_ln93_71 = mul i22 %sext_ln93_71, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_71"/></StgValue>
</operation>

<operation id="1125" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1173 %add_ln93_71 = add i22 %shl_ln93_70, i22 %mul_ln93_71

]]></Node>
<StgValue><ssdm name="add_ln93_71"/></StgValue>
</operation>

<operation id="1126" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="22" op_0_bw="16">
<![CDATA[
entry:1175 %sext_ln93_72 = sext i16 %W2_load_72

]]></Node>
<StgValue><ssdm name="sext_ln93_72"/></StgValue>
</operation>

<operation id="1127" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1178 %mul_ln93_72 = mul i22 %sext_ln93_72, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_72"/></StgValue>
</operation>

<operation id="1128" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1259 %shl_ln93_84 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_188, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_84"/></StgValue>
</operation>

<operation id="1129" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1260 %mul_ln93_85 = mul i22 %sext_ln93_85, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_85"/></StgValue>
</operation>

<operation id="1130" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1261 %add_ln93_85 = add i22 %shl_ln93_84, i22 %mul_ln93_85

]]></Node>
<StgValue><ssdm name="add_ln93_85"/></StgValue>
</operation>

<operation id="1131" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="22" op_0_bw="16">
<![CDATA[
entry:1263 %sext_ln93_86 = sext i16 %W2_load_86

]]></Node>
<StgValue><ssdm name="sext_ln93_86"/></StgValue>
</operation>

<operation id="1132" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1266 %mul_ln93_86 = mul i22 %sext_ln93_86, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_86"/></StgValue>
</operation>

<operation id="1133" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1347 %shl_ln93_98 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_202, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_98"/></StgValue>
</operation>

<operation id="1134" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1348 %mul_ln93_99 = mul i22 %sext_ln93_99, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_99"/></StgValue>
</operation>

<operation id="1135" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1349 %add_ln93_99 = add i22 %shl_ln93_98, i22 %mul_ln93_99

]]></Node>
<StgValue><ssdm name="add_ln93_99"/></StgValue>
</operation>

<operation id="1136" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="22" op_0_bw="16">
<![CDATA[
entry:1351 %sext_ln93_100 = sext i16 %W2_load_100

]]></Node>
<StgValue><ssdm name="sext_ln93_100"/></StgValue>
</operation>

<operation id="1137" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1354 %mul_ln93_100 = mul i22 %sext_ln93_100, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_100"/></StgValue>
</operation>

<operation id="1138" st_id="73" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1431 %add_ln93_112 = add i22 %shl_ln93_111, i22 %mul_ln93_112

]]></Node>
<StgValue><ssdm name="add_ln93_112"/></StgValue>
</operation>

<operation id="1139" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1434 %tmp_216 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_112, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1140" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1435 %shl_ln93_112 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_216, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_112"/></StgValue>
</operation>

<operation id="1141" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1436 %mul_ln93_113 = mul i22 %sext_ln93_113, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_113"/></StgValue>
</operation>

<operation id="1142" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1437 %add_ln93_113 = add i22 %shl_ln93_112, i22 %mul_ln93_113

]]></Node>
<StgValue><ssdm name="add_ln93_113"/></StgValue>
</operation>

<operation id="1143" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="22" op_0_bw="16">
<![CDATA[
entry:1439 %sext_ln93_114 = sext i16 %W2_load_114

]]></Node>
<StgValue><ssdm name="sext_ln93_114"/></StgValue>
</operation>

<operation id="1144" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1442 %mul_ln93_114 = mul i22 %sext_ln93_114, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_114"/></StgValue>
</operation>

<operation id="1145" st_id="73" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1519 %add_ln93_126 = add i22 %shl_ln93_125, i22 %mul_ln93_126

]]></Node>
<StgValue><ssdm name="add_ln93_126"/></StgValue>
</operation>

<operation id="1146" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1522 %tmp_230 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_126, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1147" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1523 %shl_ln93_126 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_230, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_126"/></StgValue>
</operation>

<operation id="1148" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1524 %mul_ln93_127 = mul i22 %sext_ln93_127, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_127"/></StgValue>
</operation>

<operation id="1149" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1525 %add_ln93_127 = add i22 %shl_ln93_126, i22 %mul_ln93_127

]]></Node>
<StgValue><ssdm name="add_ln93_127"/></StgValue>
</operation>

<operation id="1150" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="22" op_0_bw="16">
<![CDATA[
entry:1527 %sext_ln93_128 = sext i16 %W2_load_128

]]></Node>
<StgValue><ssdm name="sext_ln93_128"/></StgValue>
</operation>

<operation id="1151" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1530 %mul_ln93_128 = mul i22 %sext_ln93_128, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_128"/></StgValue>
</operation>

<operation id="1152" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="4">
<![CDATA[
entry:1602 %sum_37 = load i4 %b2_addr_10

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>

<operation id="1153" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1605 %shl_ln93_139 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_37, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_139"/></StgValue>
</operation>

<operation id="1154" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1606 %mul_ln93_140 = mul i22 %sext_ln93_140, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_140"/></StgValue>
</operation>

<operation id="1155" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1607 %add_ln93_140 = add i22 %shl_ln93_139, i22 %mul_ln93_140

]]></Node>
<StgValue><ssdm name="add_ln93_140"/></StgValue>
</operation>

<operation id="1156" st_id="73" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1612 %mul_ln93_141 = mul i22 %sext_ln93_141, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_141"/></StgValue>
</operation>

<operation id="1157" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="22" op_0_bw="16">
<![CDATA[
entry:1615 %sext_ln93_142 = sext i16 %W2_load_142

]]></Node>
<StgValue><ssdm name="sext_ln93_142"/></StgValue>
</operation>

<operation id="1158" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1618 %mul_ln93_142 = mul i22 %sext_ln93_142, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_142"/></StgValue>
</operation>

<operation id="1159" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="16" op_0_bw="4">
<![CDATA[
entry:1690 %sum_38 = load i4 %b2_addr_11

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>

<operation id="1160" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1693 %shl_ln93_153 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_38, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_153"/></StgValue>
</operation>

<operation id="1161" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1694 %mul_ln93_154 = mul i22 %sext_ln93_154, i22 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_154"/></StgValue>
</operation>

<operation id="1162" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1695 %add_ln93_154 = add i22 %shl_ln93_153, i22 %mul_ln93_154

]]></Node>
<StgValue><ssdm name="add_ln93_154"/></StgValue>
</operation>

<operation id="1163" st_id="73" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1700 %mul_ln93_155 = mul i22 %sext_ln93_155, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_155"/></StgValue>
</operation>

<operation id="1164" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="8">
<![CDATA[
entry:1702 %W2_load_156 = load i8 %W2_addr_156

]]></Node>
<StgValue><ssdm name="W2_load_156"/></StgValue>
</operation>

<operation id="1165" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="22" op_0_bw="16">
<![CDATA[
entry:1703 %sext_ln93_156 = sext i16 %W2_load_156

]]></Node>
<StgValue><ssdm name="sext_ln93_156"/></StgValue>
</operation>

<operation id="1166" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1706 %mul_ln93_156 = mul i22 %sext_ln93_156, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_156"/></StgValue>
</operation>

<operation id="1167" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="7">
<![CDATA[
entry:1806 %W3_load_4 = load i7 %W3_addr_4

]]></Node>
<StgValue><ssdm name="W3_load_4"/></StgValue>
</operation>

<operation id="1168" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="7">
<![CDATA[
entry:1890 %W3_load_16 = load i7 %W3_addr_16

]]></Node>
<StgValue><ssdm name="W3_load_16"/></StgValue>
</operation>

<operation id="1169" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="16" op_0_bw="7">
<![CDATA[
entry:2416 %W3_load_99 = load i7 %W3_addr_99

]]></Node>
<StgValue><ssdm name="W3_load_99"/></StgValue>
</operation>

<operation id="1170" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="16" op_0_bw="7">
<![CDATA[
entry:2492 %W3_load_111 = load i7 %W3_addr_111

]]></Node>
<StgValue><ssdm name="W3_load_111"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1171" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %W2_addr_66 = getelementptr i16 %W2, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="W2_addr_66"/></StgValue>
</operation>

<operation id="1172" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:120 %W2_addr_79 = getelementptr i16 %W2, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="W2_addr_79"/></StgValue>
</operation>

<operation id="1173" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:237 %W3_addr_28 = getelementptr i16 %W3, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="W3_addr_28"/></StgValue>
</operation>

<operation id="1174" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:249 %W3_addr_40 = getelementptr i16 %W3, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="W3_addr_40"/></StgValue>
</operation>

<operation id="1175" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:626 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1434, i16 %sum_15, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_14_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1176" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:629 %b1_addr_4 = getelementptr i16 %b1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b1_addr_4"/></StgValue>
</operation>

<operation id="1177" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="4">
<![CDATA[
entry:630 %sum_17 = load i4 %b1_addr_4

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="1178" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:721 %add_ln93_1 = add i22 %shl_ln93_1, i22 %mul_ln93_1

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="1179" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:725 %tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_1, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1180" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:727 %mul_ln93_2 = mul i22 %sext_ln93_2, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_2"/></StgValue>
</operation>

<operation id="1181" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:821 %add_ln93_15 = add i22 %shl_ln93_14, i22 %mul_ln93_15

]]></Node>
<StgValue><ssdm name="add_ln93_15"/></StgValue>
</operation>

<operation id="1182" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:824 %tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_15, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1183" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:826 %mul_ln93_16 = mul i22 %sext_ln93_16, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_16"/></StgValue>
</operation>

<operation id="1184" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:909 %add_ln93_29 = add i22 %shl_ln93_28, i22 %mul_ln93_29

]]></Node>
<StgValue><ssdm name="add_ln93_29"/></StgValue>
</operation>

<operation id="1185" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:912 %tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_29, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1186" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:914 %mul_ln93_30 = mul i22 %sext_ln93_30, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_30"/></StgValue>
</operation>

<operation id="1187" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="8">
<![CDATA[
entry:970 %W2_load_40 = load i8 %W2_addr_40

]]></Node>
<StgValue><ssdm name="W2_load_40"/></StgValue>
</operation>

<operation id="1188" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:997 %add_ln93_43 = add i22 %shl_ln93_42, i22 %mul_ln93_43

]]></Node>
<StgValue><ssdm name="add_ln93_43"/></StgValue>
</operation>

<operation id="1189" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1000 %tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_43, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1190" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1002 %mul_ln93_44 = mul i22 %sext_ln93_44, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_44"/></StgValue>
</operation>

<operation id="1191" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="8">
<![CDATA[
entry:1052 %W2_load_53 = load i8 %W2_addr_53

]]></Node>
<StgValue><ssdm name="W2_load_53"/></StgValue>
</operation>

<operation id="1192" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1085 %add_ln93_57 = add i22 %shl_ln93_56, i22 %mul_ln93_57

]]></Node>
<StgValue><ssdm name="add_ln93_57"/></StgValue>
</operation>

<operation id="1193" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1088 %tmp_161 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_57, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1194" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1090 %mul_ln93_58 = mul i22 %sext_ln93_58, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_58"/></StgValue>
</operation>

<operation id="1195" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="8">
<![CDATA[
entry:1134 %W2_load_66 = load i8 %W2_addr_66

]]></Node>
<StgValue><ssdm name="W2_load_66"/></StgValue>
</operation>

<operation id="1196" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1173 %add_ln93_71 = add i22 %shl_ln93_70, i22 %mul_ln93_71

]]></Node>
<StgValue><ssdm name="add_ln93_71"/></StgValue>
</operation>

<operation id="1197" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1176 %tmp_175 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_71, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1198" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1178 %mul_ln93_72 = mul i22 %sext_ln93_72, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_72"/></StgValue>
</operation>

<operation id="1199" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="8">
<![CDATA[
entry:1216 %W2_load_79 = load i8 %W2_addr_79

]]></Node>
<StgValue><ssdm name="W2_load_79"/></StgValue>
</operation>

<operation id="1200" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1261 %add_ln93_85 = add i22 %shl_ln93_84, i22 %mul_ln93_85

]]></Node>
<StgValue><ssdm name="add_ln93_85"/></StgValue>
</operation>

<operation id="1201" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1264 %tmp_189 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_85, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1202" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1266 %mul_ln93_86 = mul i22 %sext_ln93_86, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_86"/></StgValue>
</operation>

<operation id="1203" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1349 %add_ln93_99 = add i22 %shl_ln93_98, i22 %mul_ln93_99

]]></Node>
<StgValue><ssdm name="add_ln93_99"/></StgValue>
</operation>

<operation id="1204" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1352 %tmp_203 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_99, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1205" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1354 %mul_ln93_100 = mul i22 %sext_ln93_100, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_100"/></StgValue>
</operation>

<operation id="1206" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1437 %add_ln93_113 = add i22 %shl_ln93_112, i22 %mul_ln93_113

]]></Node>
<StgValue><ssdm name="add_ln93_113"/></StgValue>
</operation>

<operation id="1207" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1440 %tmp_217 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_113, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1208" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1442 %mul_ln93_114 = mul i22 %sext_ln93_114, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_114"/></StgValue>
</operation>

<operation id="1209" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1525 %add_ln93_127 = add i22 %shl_ln93_126, i22 %mul_ln93_127

]]></Node>
<StgValue><ssdm name="add_ln93_127"/></StgValue>
</operation>

<operation id="1210" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1528 %tmp_231 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_127, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1211" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1530 %mul_ln93_128 = mul i22 %sext_ln93_128, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_128"/></StgValue>
</operation>

<operation id="1212" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1607 %add_ln93_140 = add i22 %shl_ln93_139, i22 %mul_ln93_140

]]></Node>
<StgValue><ssdm name="add_ln93_140"/></StgValue>
</operation>

<operation id="1213" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1610 %tmp_244 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_140, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1214" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1611 %shl_ln93_140 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_244, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_140"/></StgValue>
</operation>

<operation id="1215" st_id="74" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1612 %mul_ln93_141 = mul i22 %sext_ln93_141, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_141"/></StgValue>
</operation>

<operation id="1216" st_id="74" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1613 %add_ln93_141 = add i22 %shl_ln93_140, i22 %mul_ln93_141

]]></Node>
<StgValue><ssdm name="add_ln93_141"/></StgValue>
</operation>

<operation id="1217" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1618 %mul_ln93_142 = mul i22 %sext_ln93_142, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_142"/></StgValue>
</operation>

<operation id="1218" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1695 %add_ln93_154 = add i22 %shl_ln93_153, i22 %mul_ln93_154

]]></Node>
<StgValue><ssdm name="add_ln93_154"/></StgValue>
</operation>

<operation id="1219" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1698 %tmp_258 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_154, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1220" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1699 %shl_ln93_154 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_258, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_154"/></StgValue>
</operation>

<operation id="1221" st_id="74" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1700 %mul_ln93_155 = mul i22 %sext_ln93_155, i22 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_155"/></StgValue>
</operation>

<operation id="1222" st_id="74" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1701 %add_ln93_155 = add i22 %shl_ln93_154, i22 %mul_ln93_155

]]></Node>
<StgValue><ssdm name="add_ln93_155"/></StgValue>
</operation>

<operation id="1223" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1706 %mul_ln93_156 = mul i22 %sext_ln93_156, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_156"/></StgValue>
</operation>

<operation id="1224" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="7">
<![CDATA[
entry:1806 %W3_load_4 = load i7 %W3_addr_4

]]></Node>
<StgValue><ssdm name="W3_load_4"/></StgValue>
</operation>

<operation id="1225" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="7">
<![CDATA[
entry:1890 %W3_load_16 = load i7 %W3_addr_16

]]></Node>
<StgValue><ssdm name="W3_load_16"/></StgValue>
</operation>

<operation id="1226" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="7">
<![CDATA[
entry:1966 %W3_load_28 = load i7 %W3_addr_28

]]></Node>
<StgValue><ssdm name="W3_load_28"/></StgValue>
</operation>

<operation id="1227" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="7">
<![CDATA[
entry:2042 %W3_load_40 = load i7 %W3_addr_40

]]></Node>
<StgValue><ssdm name="W3_load_40"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1228" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:133 %W2_addr_92 = getelementptr i16 %W2, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="W2_addr_92"/></StgValue>
</operation>

<operation id="1229" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:146 %W2_addr_105 = getelementptr i16 %W2, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="W2_addr_105"/></StgValue>
</operation>

<operation id="1230" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:261 %W3_addr_52 = getelementptr i16 %W3, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="W3_addr_52"/></StgValue>
</operation>

<operation id="1231" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:273 %W3_addr_64 = getelementptr i16 %W3, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="W3_addr_64"/></StgValue>
</operation>

<operation id="1232" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:627 %sum_14_loc_load = load i16 %sum_14_loc

]]></Node>
<StgValue><ssdm name="sum_14_loc_load"/></StgValue>
</operation>

<operation id="1233" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="15" op_0_bw="16">
<![CDATA[
entry:628 %trunc_ln80_3 = trunc i16 %sum_14_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_3"/></StgValue>
</operation>

<operation id="1234" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="4">
<![CDATA[
entry:630 %sum_17 = load i4 %b1_addr_4

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="1235" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:631 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1435, i16 %sum_17, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_17_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1236" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:655 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_14_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1237" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:656 %output_fc1_17 = select i1 %tmp_94, i15 0, i15 %trunc_ln80_3

]]></Node>
<StgValue><ssdm name="output_fc1_17"/></StgValue>
</operation>

<operation id="1238" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:726 %shl_ln93_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_105, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_2"/></StgValue>
</operation>

<operation id="1239" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:727 %mul_ln93_2 = mul i22 %sext_ln93_2, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_2"/></StgValue>
</operation>

<operation id="1240" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:728 %add_ln93_2 = add i22 %shl_ln93_2, i22 %mul_ln93_2

]]></Node>
<StgValue><ssdm name="add_ln93_2"/></StgValue>
</operation>

<operation id="1241" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="22" op_0_bw="16">
<![CDATA[
entry:730 %sext_ln93_3 = sext i16 %W2_load_3

]]></Node>
<StgValue><ssdm name="sext_ln93_3"/></StgValue>
</operation>

<operation id="1242" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="22" op_0_bw="15">
<![CDATA[
entry:731 %zext_ln93_3 = zext i15 %output_fc1_17

]]></Node>
<StgValue><ssdm name="zext_ln93_3"/></StgValue>
</operation>

<operation id="1243" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:734 %mul_ln93_3 = mul i22 %sext_ln93_3, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_3"/></StgValue>
</operation>

<operation id="1244" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:825 %shl_ln93_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_119, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_15"/></StgValue>
</operation>

<operation id="1245" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:826 %mul_ln93_16 = mul i22 %sext_ln93_16, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_16"/></StgValue>
</operation>

<operation id="1246" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:827 %add_ln93_16 = add i22 %shl_ln93_15, i22 %mul_ln93_16

]]></Node>
<StgValue><ssdm name="add_ln93_16"/></StgValue>
</operation>

<operation id="1247" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="22" op_0_bw="16">
<![CDATA[
entry:829 %sext_ln93_17 = sext i16 %W2_load_17

]]></Node>
<StgValue><ssdm name="sext_ln93_17"/></StgValue>
</operation>

<operation id="1248" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:832 %mul_ln93_17 = mul i22 %sext_ln93_17, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_17"/></StgValue>
</operation>

<operation id="1249" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:913 %shl_ln93_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_133, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_29"/></StgValue>
</operation>

<operation id="1250" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:914 %mul_ln93_30 = mul i22 %sext_ln93_30, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_30"/></StgValue>
</operation>

<operation id="1251" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:915 %add_ln93_30 = add i22 %shl_ln93_29, i22 %mul_ln93_30

]]></Node>
<StgValue><ssdm name="add_ln93_30"/></StgValue>
</operation>

<operation id="1252" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="22" op_0_bw="16">
<![CDATA[
entry:917 %sext_ln93_31 = sext i16 %W2_load_31

]]></Node>
<StgValue><ssdm name="sext_ln93_31"/></StgValue>
</operation>

<operation id="1253" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:920 %mul_ln93_31 = mul i22 %sext_ln93_31, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_31"/></StgValue>
</operation>

<operation id="1254" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1001 %shl_ln93_43 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_147, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_43"/></StgValue>
</operation>

<operation id="1255" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1002 %mul_ln93_44 = mul i22 %sext_ln93_44, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_44"/></StgValue>
</operation>

<operation id="1256" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1003 %add_ln93_44 = add i22 %shl_ln93_43, i22 %mul_ln93_44

]]></Node>
<StgValue><ssdm name="add_ln93_44"/></StgValue>
</operation>

<operation id="1257" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="22" op_0_bw="16">
<![CDATA[
entry:1005 %sext_ln93_45 = sext i16 %W2_load_45

]]></Node>
<StgValue><ssdm name="sext_ln93_45"/></StgValue>
</operation>

<operation id="1258" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1008 %mul_ln93_45 = mul i22 %sext_ln93_45, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_45"/></StgValue>
</operation>

<operation id="1259" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1089 %shl_ln93_57 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_161, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_57"/></StgValue>
</operation>

<operation id="1260" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1090 %mul_ln93_58 = mul i22 %sext_ln93_58, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_58"/></StgValue>
</operation>

<operation id="1261" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1091 %add_ln93_58 = add i22 %shl_ln93_57, i22 %mul_ln93_58

]]></Node>
<StgValue><ssdm name="add_ln93_58"/></StgValue>
</operation>

<operation id="1262" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="22" op_0_bw="16">
<![CDATA[
entry:1093 %sext_ln93_59 = sext i16 %W2_load_59

]]></Node>
<StgValue><ssdm name="sext_ln93_59"/></StgValue>
</operation>

<operation id="1263" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1096 %mul_ln93_59 = mul i22 %sext_ln93_59, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_59"/></StgValue>
</operation>

<operation id="1264" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="8">
<![CDATA[
entry:1134 %W2_load_66 = load i8 %W2_addr_66

]]></Node>
<StgValue><ssdm name="W2_load_66"/></StgValue>
</operation>

<operation id="1265" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1177 %shl_ln93_71 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_175, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_71"/></StgValue>
</operation>

<operation id="1266" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1178 %mul_ln93_72 = mul i22 %sext_ln93_72, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_72"/></StgValue>
</operation>

<operation id="1267" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1179 %add_ln93_72 = add i22 %shl_ln93_71, i22 %mul_ln93_72

]]></Node>
<StgValue><ssdm name="add_ln93_72"/></StgValue>
</operation>

<operation id="1268" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="22" op_0_bw="16">
<![CDATA[
entry:1181 %sext_ln93_73 = sext i16 %W2_load_73

]]></Node>
<StgValue><ssdm name="sext_ln93_73"/></StgValue>
</operation>

<operation id="1269" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1184 %mul_ln93_73 = mul i22 %sext_ln93_73, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_73"/></StgValue>
</operation>

<operation id="1270" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="8">
<![CDATA[
entry:1216 %W2_load_79 = load i8 %W2_addr_79

]]></Node>
<StgValue><ssdm name="W2_load_79"/></StgValue>
</operation>

<operation id="1271" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1265 %shl_ln93_85 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_189, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_85"/></StgValue>
</operation>

<operation id="1272" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1266 %mul_ln93_86 = mul i22 %sext_ln93_86, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_86"/></StgValue>
</operation>

<operation id="1273" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1267 %add_ln93_86 = add i22 %shl_ln93_85, i22 %mul_ln93_86

]]></Node>
<StgValue><ssdm name="add_ln93_86"/></StgValue>
</operation>

<operation id="1274" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="22" op_0_bw="16">
<![CDATA[
entry:1269 %sext_ln93_87 = sext i16 %W2_load_87

]]></Node>
<StgValue><ssdm name="sext_ln93_87"/></StgValue>
</operation>

<operation id="1275" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1272 %mul_ln93_87 = mul i22 %sext_ln93_87, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_87"/></StgValue>
</operation>

<operation id="1276" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="8">
<![CDATA[
entry:1298 %W2_load_92 = load i8 %W2_addr_92

]]></Node>
<StgValue><ssdm name="W2_load_92"/></StgValue>
</operation>

<operation id="1277" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1353 %shl_ln93_99 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_203, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_99"/></StgValue>
</operation>

<operation id="1278" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1354 %mul_ln93_100 = mul i22 %sext_ln93_100, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_100"/></StgValue>
</operation>

<operation id="1279" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1355 %add_ln93_100 = add i22 %shl_ln93_99, i22 %mul_ln93_100

]]></Node>
<StgValue><ssdm name="add_ln93_100"/></StgValue>
</operation>

<operation id="1280" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="22" op_0_bw="16">
<![CDATA[
entry:1357 %sext_ln93_101 = sext i16 %W2_load_101

]]></Node>
<StgValue><ssdm name="sext_ln93_101"/></StgValue>
</operation>

<operation id="1281" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1360 %mul_ln93_101 = mul i22 %sext_ln93_101, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_101"/></StgValue>
</operation>

<operation id="1282" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="8">
<![CDATA[
entry:1380 %W2_load_105 = load i8 %W2_addr_105

]]></Node>
<StgValue><ssdm name="W2_load_105"/></StgValue>
</operation>

<operation id="1283" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1441 %shl_ln93_113 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_217, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_113"/></StgValue>
</operation>

<operation id="1284" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1442 %mul_ln93_114 = mul i22 %sext_ln93_114, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_114"/></StgValue>
</operation>

<operation id="1285" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1443 %add_ln93_114 = add i22 %shl_ln93_113, i22 %mul_ln93_114

]]></Node>
<StgValue><ssdm name="add_ln93_114"/></StgValue>
</operation>

<operation id="1286" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="22" op_0_bw="16">
<![CDATA[
entry:1445 %sext_ln93_115 = sext i16 %W2_load_115

]]></Node>
<StgValue><ssdm name="sext_ln93_115"/></StgValue>
</operation>

<operation id="1287" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1448 %mul_ln93_115 = mul i22 %sext_ln93_115, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_115"/></StgValue>
</operation>

<operation id="1288" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1529 %shl_ln93_127 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_231, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_127"/></StgValue>
</operation>

<operation id="1289" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1530 %mul_ln93_128 = mul i22 %sext_ln93_128, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_128"/></StgValue>
</operation>

<operation id="1290" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1531 %add_ln93_128 = add i22 %shl_ln93_127, i22 %mul_ln93_128

]]></Node>
<StgValue><ssdm name="add_ln93_128"/></StgValue>
</operation>

<operation id="1291" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="22" op_0_bw="16">
<![CDATA[
entry:1533 %sext_ln93_129 = sext i16 %W2_load_129

]]></Node>
<StgValue><ssdm name="sext_ln93_129"/></StgValue>
</operation>

<operation id="1292" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1536 %mul_ln93_129 = mul i22 %sext_ln93_129, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_129"/></StgValue>
</operation>

<operation id="1293" st_id="75" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1613 %add_ln93_141 = add i22 %shl_ln93_140, i22 %mul_ln93_141

]]></Node>
<StgValue><ssdm name="add_ln93_141"/></StgValue>
</operation>

<operation id="1294" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1616 %tmp_245 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_141, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1295" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1617 %shl_ln93_141 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_245, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_141"/></StgValue>
</operation>

<operation id="1296" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1618 %mul_ln93_142 = mul i22 %sext_ln93_142, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_142"/></StgValue>
</operation>

<operation id="1297" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1619 %add_ln93_142 = add i22 %shl_ln93_141, i22 %mul_ln93_142

]]></Node>
<StgValue><ssdm name="add_ln93_142"/></StgValue>
</operation>

<operation id="1298" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="22" op_0_bw="16">
<![CDATA[
entry:1621 %sext_ln93_143 = sext i16 %W2_load_143

]]></Node>
<StgValue><ssdm name="sext_ln93_143"/></StgValue>
</operation>

<operation id="1299" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1624 %mul_ln93_143 = mul i22 %sext_ln93_143, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_143"/></StgValue>
</operation>

<operation id="1300" st_id="75" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1701 %add_ln93_155 = add i22 %shl_ln93_154, i22 %mul_ln93_155

]]></Node>
<StgValue><ssdm name="add_ln93_155"/></StgValue>
</operation>

<operation id="1301" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1704 %tmp_259 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_155, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1302" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1705 %shl_ln93_155 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_259, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_155"/></StgValue>
</operation>

<operation id="1303" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1706 %mul_ln93_156 = mul i22 %sext_ln93_156, i22 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_156"/></StgValue>
</operation>

<operation id="1304" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1707 %add_ln93_156 = add i22 %shl_ln93_155, i22 %mul_ln93_156

]]></Node>
<StgValue><ssdm name="add_ln93_156"/></StgValue>
</operation>

<operation id="1305" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="7">
<![CDATA[
entry:1966 %W3_load_28 = load i7 %W3_addr_28

]]></Node>
<StgValue><ssdm name="W3_load_28"/></StgValue>
</operation>

<operation id="1306" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="7">
<![CDATA[
entry:2042 %W3_load_40 = load i7 %W3_addr_40

]]></Node>
<StgValue><ssdm name="W3_load_40"/></StgValue>
</operation>

<operation id="1307" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="7">
<![CDATA[
entry:2118 %W3_load_52 = load i7 %W3_addr_52

]]></Node>
<StgValue><ssdm name="W3_load_52"/></StgValue>
</operation>

<operation id="1308" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="16" op_0_bw="7">
<![CDATA[
entry:2194 %W3_load_64 = load i7 %W3_addr_64

]]></Node>
<StgValue><ssdm name="W3_load_64"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1309" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:159 %W2_addr_118 = getelementptr i16 %W2, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="W2_addr_118"/></StgValue>
</operation>

<operation id="1310" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:172 %W2_addr_131 = getelementptr i16 %W2, i64 0, i64 131

]]></Node>
<StgValue><ssdm name="W2_addr_131"/></StgValue>
</operation>

<operation id="1311" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:285 %W3_addr_76 = getelementptr i16 %W3, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="W3_addr_76"/></StgValue>
</operation>

<operation id="1312" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:297 %W3_addr_88 = getelementptr i16 %W3, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="W3_addr_88"/></StgValue>
</operation>

<operation id="1313" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:631 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1435, i16 %sum_17, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_17_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1314" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:636 %b1_addr_5 = getelementptr i16 %b1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b1_addr_5"/></StgValue>
</operation>

<operation id="1315" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="4">
<![CDATA[
entry:637 %sum_18 = load i4 %b1_addr_5

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="1316" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:728 %add_ln93_2 = add i22 %shl_ln93_2, i22 %mul_ln93_2

]]></Node>
<StgValue><ssdm name="add_ln93_2"/></StgValue>
</operation>

<operation id="1317" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:732 %tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_2, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1318" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:734 %mul_ln93_3 = mul i22 %sext_ln93_3, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_3"/></StgValue>
</operation>

<operation id="1319" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:827 %add_ln93_16 = add i22 %shl_ln93_15, i22 %mul_ln93_16

]]></Node>
<StgValue><ssdm name="add_ln93_16"/></StgValue>
</operation>

<operation id="1320" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:830 %tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_16, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1321" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:832 %mul_ln93_17 = mul i22 %sext_ln93_17, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_17"/></StgValue>
</operation>

<operation id="1322" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:915 %add_ln93_30 = add i22 %shl_ln93_29, i22 %mul_ln93_30

]]></Node>
<StgValue><ssdm name="add_ln93_30"/></StgValue>
</operation>

<operation id="1323" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:918 %tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_30, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1324" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:920 %mul_ln93_31 = mul i22 %sext_ln93_31, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_31"/></StgValue>
</operation>

<operation id="1325" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1003 %add_ln93_44 = add i22 %shl_ln93_43, i22 %mul_ln93_44

]]></Node>
<StgValue><ssdm name="add_ln93_44"/></StgValue>
</operation>

<operation id="1326" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1006 %tmp_148 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_44, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1327" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1008 %mul_ln93_45 = mul i22 %sext_ln93_45, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_45"/></StgValue>
</operation>

<operation id="1328" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1091 %add_ln93_58 = add i22 %shl_ln93_57, i22 %mul_ln93_58

]]></Node>
<StgValue><ssdm name="add_ln93_58"/></StgValue>
</operation>

<operation id="1329" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1094 %tmp_162 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_58, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1330" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1096 %mul_ln93_59 = mul i22 %sext_ln93_59, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_59"/></StgValue>
</operation>

<operation id="1331" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1179 %add_ln93_72 = add i22 %shl_ln93_71, i22 %mul_ln93_72

]]></Node>
<StgValue><ssdm name="add_ln93_72"/></StgValue>
</operation>

<operation id="1332" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1182 %tmp_176 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_72, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1333" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1184 %mul_ln93_73 = mul i22 %sext_ln93_73, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_73"/></StgValue>
</operation>

<operation id="1334" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1267 %add_ln93_86 = add i22 %shl_ln93_85, i22 %mul_ln93_86

]]></Node>
<StgValue><ssdm name="add_ln93_86"/></StgValue>
</operation>

<operation id="1335" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1270 %tmp_190 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_86, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1336" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1272 %mul_ln93_87 = mul i22 %sext_ln93_87, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_87"/></StgValue>
</operation>

<operation id="1337" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="8">
<![CDATA[
entry:1298 %W2_load_92 = load i8 %W2_addr_92

]]></Node>
<StgValue><ssdm name="W2_load_92"/></StgValue>
</operation>

<operation id="1338" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1355 %add_ln93_100 = add i22 %shl_ln93_99, i22 %mul_ln93_100

]]></Node>
<StgValue><ssdm name="add_ln93_100"/></StgValue>
</operation>

<operation id="1339" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1358 %tmp_204 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_100, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1340" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1360 %mul_ln93_101 = mul i22 %sext_ln93_101, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_101"/></StgValue>
</operation>

<operation id="1341" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="8">
<![CDATA[
entry:1380 %W2_load_105 = load i8 %W2_addr_105

]]></Node>
<StgValue><ssdm name="W2_load_105"/></StgValue>
</operation>

<operation id="1342" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1443 %add_ln93_114 = add i22 %shl_ln93_113, i22 %mul_ln93_114

]]></Node>
<StgValue><ssdm name="add_ln93_114"/></StgValue>
</operation>

<operation id="1343" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1446 %tmp_218 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_114, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1344" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1448 %mul_ln93_115 = mul i22 %sext_ln93_115, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_115"/></StgValue>
</operation>

<operation id="1345" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="8">
<![CDATA[
entry:1462 %W2_load_118 = load i8 %W2_addr_118

]]></Node>
<StgValue><ssdm name="W2_load_118"/></StgValue>
</operation>

<operation id="1346" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1531 %add_ln93_128 = add i22 %shl_ln93_127, i22 %mul_ln93_128

]]></Node>
<StgValue><ssdm name="add_ln93_128"/></StgValue>
</operation>

<operation id="1347" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1534 %tmp_232 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_128, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1348" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1536 %mul_ln93_129 = mul i22 %sext_ln93_129, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_129"/></StgValue>
</operation>

<operation id="1349" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="16" op_0_bw="8">
<![CDATA[
entry:1544 %W2_load_131 = load i8 %W2_addr_131

]]></Node>
<StgValue><ssdm name="W2_load_131"/></StgValue>
</operation>

<operation id="1350" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1619 %add_ln93_142 = add i22 %shl_ln93_141, i22 %mul_ln93_142

]]></Node>
<StgValue><ssdm name="add_ln93_142"/></StgValue>
</operation>

<operation id="1351" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1622 %tmp_246 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_142, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1352" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1624 %mul_ln93_143 = mul i22 %sext_ln93_143, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_143"/></StgValue>
</operation>

<operation id="1353" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1707 %add_ln93_156 = add i22 %shl_ln93_155, i22 %mul_ln93_156

]]></Node>
<StgValue><ssdm name="add_ln93_156"/></StgValue>
</operation>

<operation id="1354" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1710 %tmp_260 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_156, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1355" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="7">
<![CDATA[
entry:2118 %W3_load_52 = load i7 %W3_addr_52

]]></Node>
<StgValue><ssdm name="W3_load_52"/></StgValue>
</operation>

<operation id="1356" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="16" op_0_bw="7">
<![CDATA[
entry:2194 %W3_load_64 = load i7 %W3_addr_64

]]></Node>
<StgValue><ssdm name="W3_load_64"/></StgValue>
</operation>

<operation id="1357" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="16" op_0_bw="7">
<![CDATA[
entry:2270 %W3_load_76 = load i7 %W3_addr_76

]]></Node>
<StgValue><ssdm name="W3_load_76"/></StgValue>
</operation>

<operation id="1358" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="16" op_0_bw="7">
<![CDATA[
entry:2346 %W3_load_88 = load i7 %W3_addr_88

]]></Node>
<StgValue><ssdm name="W3_load_88"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1359" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:185 %W2_addr_144 = getelementptr i16 %W2, i64 0, i64 144

]]></Node>
<StgValue><ssdm name="W2_addr_144"/></StgValue>
</operation>

<operation id="1360" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:198 %W2_addr_157 = getelementptr i16 %W2, i64 0, i64 157

]]></Node>
<StgValue><ssdm name="W2_addr_157"/></StgValue>
</operation>

<operation id="1361" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:309 %W3_addr_100 = getelementptr i16 %W3, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="W3_addr_100"/></StgValue>
</operation>

<operation id="1362" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:321 %W3_addr_112 = getelementptr i16 %W3, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="W3_addr_112"/></StgValue>
</operation>

<operation id="1363" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:632 %sum_17_loc_load = load i16 %sum_17_loc

]]></Node>
<StgValue><ssdm name="sum_17_loc_load"/></StgValue>
</operation>

<operation id="1364" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="15" op_0_bw="16">
<![CDATA[
entry:633 %trunc_ln80_4 = trunc i16 %sum_17_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_4"/></StgValue>
</operation>

<operation id="1365" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="4">
<![CDATA[
entry:637 %sum_18 = load i4 %b1_addr_5

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="1366" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:638 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1436, i16 %sum_18, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_20_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1367" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:662 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_17_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1368" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:663 %output_fc1_18 = select i1 %tmp_95, i15 0, i15 %trunc_ln80_4

]]></Node>
<StgValue><ssdm name="output_fc1_18"/></StgValue>
</operation>

<operation id="1369" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:733 %shl_ln93_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_106, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_3"/></StgValue>
</operation>

<operation id="1370" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:734 %mul_ln93_3 = mul i22 %sext_ln93_3, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_3"/></StgValue>
</operation>

<operation id="1371" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:735 %add_ln93_3 = add i22 %shl_ln93_3, i22 %mul_ln93_3

]]></Node>
<StgValue><ssdm name="add_ln93_3"/></StgValue>
</operation>

<operation id="1372" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="22" op_0_bw="16">
<![CDATA[
entry:737 %sext_ln93_4 = sext i16 %W2_load_4

]]></Node>
<StgValue><ssdm name="sext_ln93_4"/></StgValue>
</operation>

<operation id="1373" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="22" op_0_bw="15">
<![CDATA[
entry:738 %zext_ln93_4 = zext i15 %output_fc1_18

]]></Node>
<StgValue><ssdm name="zext_ln93_4"/></StgValue>
</operation>

<operation id="1374" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:741 %mul_ln93_4 = mul i22 %sext_ln93_4, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_4"/></StgValue>
</operation>

<operation id="1375" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:831 %shl_ln93_16 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_120, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_16"/></StgValue>
</operation>

<operation id="1376" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:832 %mul_ln93_17 = mul i22 %sext_ln93_17, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_17"/></StgValue>
</operation>

<operation id="1377" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:833 %add_ln93_17 = add i22 %shl_ln93_16, i22 %mul_ln93_17

]]></Node>
<StgValue><ssdm name="add_ln93_17"/></StgValue>
</operation>

<operation id="1378" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="22" op_0_bw="16">
<![CDATA[
entry:835 %sext_ln93_18 = sext i16 %W2_load_18

]]></Node>
<StgValue><ssdm name="sext_ln93_18"/></StgValue>
</operation>

<operation id="1379" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:838 %mul_ln93_18 = mul i22 %sext_ln93_18, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_18"/></StgValue>
</operation>

<operation id="1380" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:919 %shl_ln93_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_134, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_30"/></StgValue>
</operation>

<operation id="1381" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:920 %mul_ln93_31 = mul i22 %sext_ln93_31, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_31"/></StgValue>
</operation>

<operation id="1382" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:921 %add_ln93_31 = add i22 %shl_ln93_30, i22 %mul_ln93_31

]]></Node>
<StgValue><ssdm name="add_ln93_31"/></StgValue>
</operation>

<operation id="1383" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="22" op_0_bw="16">
<![CDATA[
entry:923 %sext_ln93_32 = sext i16 %W2_load_32

]]></Node>
<StgValue><ssdm name="sext_ln93_32"/></StgValue>
</operation>

<operation id="1384" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:926 %mul_ln93_32 = mul i22 %sext_ln93_32, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_32"/></StgValue>
</operation>

<operation id="1385" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1007 %shl_ln93_44 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_148, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_44"/></StgValue>
</operation>

<operation id="1386" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1008 %mul_ln93_45 = mul i22 %sext_ln93_45, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_45"/></StgValue>
</operation>

<operation id="1387" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1009 %add_ln93_45 = add i22 %shl_ln93_44, i22 %mul_ln93_45

]]></Node>
<StgValue><ssdm name="add_ln93_45"/></StgValue>
</operation>

<operation id="1388" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="22" op_0_bw="16">
<![CDATA[
entry:1011 %sext_ln93_46 = sext i16 %W2_load_46

]]></Node>
<StgValue><ssdm name="sext_ln93_46"/></StgValue>
</operation>

<operation id="1389" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1014 %mul_ln93_46 = mul i22 %sext_ln93_46, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_46"/></StgValue>
</operation>

<operation id="1390" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1095 %shl_ln93_58 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_162, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_58"/></StgValue>
</operation>

<operation id="1391" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1096 %mul_ln93_59 = mul i22 %sext_ln93_59, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_59"/></StgValue>
</operation>

<operation id="1392" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1097 %add_ln93_59 = add i22 %shl_ln93_58, i22 %mul_ln93_59

]]></Node>
<StgValue><ssdm name="add_ln93_59"/></StgValue>
</operation>

<operation id="1393" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="22" op_0_bw="16">
<![CDATA[
entry:1099 %sext_ln93_60 = sext i16 %W2_load_60

]]></Node>
<StgValue><ssdm name="sext_ln93_60"/></StgValue>
</operation>

<operation id="1394" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1102 %mul_ln93_60 = mul i22 %sext_ln93_60, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_60"/></StgValue>
</operation>

<operation id="1395" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1183 %shl_ln93_72 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_176, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_72"/></StgValue>
</operation>

<operation id="1396" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1184 %mul_ln93_73 = mul i22 %sext_ln93_73, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_73"/></StgValue>
</operation>

<operation id="1397" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1185 %add_ln93_73 = add i22 %shl_ln93_72, i22 %mul_ln93_73

]]></Node>
<StgValue><ssdm name="add_ln93_73"/></StgValue>
</operation>

<operation id="1398" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="22" op_0_bw="16">
<![CDATA[
entry:1187 %sext_ln93_74 = sext i16 %W2_load_74

]]></Node>
<StgValue><ssdm name="sext_ln93_74"/></StgValue>
</operation>

<operation id="1399" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1190 %mul_ln93_74 = mul i22 %sext_ln93_74, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_74"/></StgValue>
</operation>

<operation id="1400" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1271 %shl_ln93_86 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_190, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_86"/></StgValue>
</operation>

<operation id="1401" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1272 %mul_ln93_87 = mul i22 %sext_ln93_87, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_87"/></StgValue>
</operation>

<operation id="1402" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1273 %add_ln93_87 = add i22 %shl_ln93_86, i22 %mul_ln93_87

]]></Node>
<StgValue><ssdm name="add_ln93_87"/></StgValue>
</operation>

<operation id="1403" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="22" op_0_bw="16">
<![CDATA[
entry:1275 %sext_ln93_88 = sext i16 %W2_load_88

]]></Node>
<StgValue><ssdm name="sext_ln93_88"/></StgValue>
</operation>

<operation id="1404" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1278 %mul_ln93_88 = mul i22 %sext_ln93_88, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_88"/></StgValue>
</operation>

<operation id="1405" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1359 %shl_ln93_100 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_204, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_100"/></StgValue>
</operation>

<operation id="1406" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1360 %mul_ln93_101 = mul i22 %sext_ln93_101, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_101"/></StgValue>
</operation>

<operation id="1407" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1361 %add_ln93_101 = add i22 %shl_ln93_100, i22 %mul_ln93_101

]]></Node>
<StgValue><ssdm name="add_ln93_101"/></StgValue>
</operation>

<operation id="1408" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="22" op_0_bw="16">
<![CDATA[
entry:1363 %sext_ln93_102 = sext i16 %W2_load_102

]]></Node>
<StgValue><ssdm name="sext_ln93_102"/></StgValue>
</operation>

<operation id="1409" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1366 %mul_ln93_102 = mul i22 %sext_ln93_102, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_102"/></StgValue>
</operation>

<operation id="1410" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1447 %shl_ln93_114 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_218, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_114"/></StgValue>
</operation>

<operation id="1411" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1448 %mul_ln93_115 = mul i22 %sext_ln93_115, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_115"/></StgValue>
</operation>

<operation id="1412" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1449 %add_ln93_115 = add i22 %shl_ln93_114, i22 %mul_ln93_115

]]></Node>
<StgValue><ssdm name="add_ln93_115"/></StgValue>
</operation>

<operation id="1413" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="22" op_0_bw="16">
<![CDATA[
entry:1451 %sext_ln93_116 = sext i16 %W2_load_116

]]></Node>
<StgValue><ssdm name="sext_ln93_116"/></StgValue>
</operation>

<operation id="1414" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1454 %mul_ln93_116 = mul i22 %sext_ln93_116, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_116"/></StgValue>
</operation>

<operation id="1415" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="8">
<![CDATA[
entry:1462 %W2_load_118 = load i8 %W2_addr_118

]]></Node>
<StgValue><ssdm name="W2_load_118"/></StgValue>
</operation>

<operation id="1416" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1535 %shl_ln93_128 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_232, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_128"/></StgValue>
</operation>

<operation id="1417" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1536 %mul_ln93_129 = mul i22 %sext_ln93_129, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_129"/></StgValue>
</operation>

<operation id="1418" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1537 %add_ln93_129 = add i22 %shl_ln93_128, i22 %mul_ln93_129

]]></Node>
<StgValue><ssdm name="add_ln93_129"/></StgValue>
</operation>

<operation id="1419" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="22" op_0_bw="16">
<![CDATA[
entry:1539 %sext_ln93_130 = sext i16 %W2_load_130

]]></Node>
<StgValue><ssdm name="sext_ln93_130"/></StgValue>
</operation>

<operation id="1420" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1542 %mul_ln93_130 = mul i22 %sext_ln93_130, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_130"/></StgValue>
</operation>

<operation id="1421" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="16" op_0_bw="8">
<![CDATA[
entry:1544 %W2_load_131 = load i8 %W2_addr_131

]]></Node>
<StgValue><ssdm name="W2_load_131"/></StgValue>
</operation>

<operation id="1422" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1623 %shl_ln93_142 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_246, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_142"/></StgValue>
</operation>

<operation id="1423" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1624 %mul_ln93_143 = mul i22 %sext_ln93_143, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_143"/></StgValue>
</operation>

<operation id="1424" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1625 %add_ln93_143 = add i22 %shl_ln93_142, i22 %mul_ln93_143

]]></Node>
<StgValue><ssdm name="add_ln93_143"/></StgValue>
</operation>

<operation id="1425" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="8">
<![CDATA[
entry:1626 %W2_load_144 = load i8 %W2_addr_144

]]></Node>
<StgValue><ssdm name="W2_load_144"/></StgValue>
</operation>

<operation id="1426" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="16" op_0_bw="8">
<![CDATA[
entry:1708 %W2_load_157 = load i8 %W2_addr_157

]]></Node>
<StgValue><ssdm name="W2_load_157"/></StgValue>
</operation>

<operation id="1427" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="16" op_0_bw="7">
<![CDATA[
entry:2270 %W3_load_76 = load i7 %W3_addr_76

]]></Node>
<StgValue><ssdm name="W3_load_76"/></StgValue>
</operation>

<operation id="1428" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="16" op_0_bw="7">
<![CDATA[
entry:2346 %W3_load_88 = load i7 %W3_addr_88

]]></Node>
<StgValue><ssdm name="W3_load_88"/></StgValue>
</operation>

<operation id="1429" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="16" op_0_bw="7">
<![CDATA[
entry:2422 %W3_load_100 = load i7 %W3_addr_100

]]></Node>
<StgValue><ssdm name="W3_load_100"/></StgValue>
</operation>

<operation id="1430" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="16" op_0_bw="7">
<![CDATA[
entry:2498 %W3_load_112 = load i7 %W3_addr_112

]]></Node>
<StgValue><ssdm name="W3_load_112"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1431" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %W2_addr_41 = getelementptr i16 %W2, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="W2_addr_41"/></StgValue>
</operation>

<operation id="1432" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %W2_addr_54 = getelementptr i16 %W2, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="W2_addr_54"/></StgValue>
</operation>

<operation id="1433" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:214 %W3_addr_5 = getelementptr i16 %W3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="W3_addr_5"/></StgValue>
</operation>

<operation id="1434" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:226 %W3_addr_17 = getelementptr i16 %W3, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="W3_addr_17"/></StgValue>
</operation>

<operation id="1435" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:638 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1436, i16 %sum_18, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_20_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1436" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:643 %b1_addr_6 = getelementptr i16 %b1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b1_addr_6"/></StgValue>
</operation>

<operation id="1437" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="4">
<![CDATA[
entry:644 %sum_19 = load i4 %b1_addr_6

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="1438" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:735 %add_ln93_3 = add i22 %shl_ln93_3, i22 %mul_ln93_3

]]></Node>
<StgValue><ssdm name="add_ln93_3"/></StgValue>
</operation>

<operation id="1439" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:739 %tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_3, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1440" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:741 %mul_ln93_4 = mul i22 %sext_ln93_4, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_4"/></StgValue>
</operation>

<operation id="1441" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:833 %add_ln93_17 = add i22 %shl_ln93_16, i22 %mul_ln93_17

]]></Node>
<StgValue><ssdm name="add_ln93_17"/></StgValue>
</operation>

<operation id="1442" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:836 %tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_17, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1443" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:838 %mul_ln93_18 = mul i22 %sext_ln93_18, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_18"/></StgValue>
</operation>

<operation id="1444" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:921 %add_ln93_31 = add i22 %shl_ln93_30, i22 %mul_ln93_31

]]></Node>
<StgValue><ssdm name="add_ln93_31"/></StgValue>
</operation>

<operation id="1445" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:924 %tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_31, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1446" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:926 %mul_ln93_32 = mul i22 %sext_ln93_32, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_32"/></StgValue>
</operation>

<operation id="1447" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="8">
<![CDATA[
entry:976 %W2_load_41 = load i8 %W2_addr_41

]]></Node>
<StgValue><ssdm name="W2_load_41"/></StgValue>
</operation>

<operation id="1448" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1009 %add_ln93_45 = add i22 %shl_ln93_44, i22 %mul_ln93_45

]]></Node>
<StgValue><ssdm name="add_ln93_45"/></StgValue>
</operation>

<operation id="1449" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1012 %tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_45, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1450" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1014 %mul_ln93_46 = mul i22 %sext_ln93_46, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_46"/></StgValue>
</operation>

<operation id="1451" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="8">
<![CDATA[
entry:1058 %W2_load_54 = load i8 %W2_addr_54

]]></Node>
<StgValue><ssdm name="W2_load_54"/></StgValue>
</operation>

<operation id="1452" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1097 %add_ln93_59 = add i22 %shl_ln93_58, i22 %mul_ln93_59

]]></Node>
<StgValue><ssdm name="add_ln93_59"/></StgValue>
</operation>

<operation id="1453" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1100 %tmp_163 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_59, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1454" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1102 %mul_ln93_60 = mul i22 %sext_ln93_60, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_60"/></StgValue>
</operation>

<operation id="1455" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1185 %add_ln93_73 = add i22 %shl_ln93_72, i22 %mul_ln93_73

]]></Node>
<StgValue><ssdm name="add_ln93_73"/></StgValue>
</operation>

<operation id="1456" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1188 %tmp_177 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_73, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1457" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1190 %mul_ln93_74 = mul i22 %sext_ln93_74, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_74"/></StgValue>
</operation>

<operation id="1458" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1273 %add_ln93_87 = add i22 %shl_ln93_86, i22 %mul_ln93_87

]]></Node>
<StgValue><ssdm name="add_ln93_87"/></StgValue>
</operation>

<operation id="1459" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1276 %tmp_191 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_87, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1460" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1278 %mul_ln93_88 = mul i22 %sext_ln93_88, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_88"/></StgValue>
</operation>

<operation id="1461" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1361 %add_ln93_101 = add i22 %shl_ln93_100, i22 %mul_ln93_101

]]></Node>
<StgValue><ssdm name="add_ln93_101"/></StgValue>
</operation>

<operation id="1462" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1364 %tmp_205 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_101, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1463" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1366 %mul_ln93_102 = mul i22 %sext_ln93_102, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_102"/></StgValue>
</operation>

<operation id="1464" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1449 %add_ln93_115 = add i22 %shl_ln93_114, i22 %mul_ln93_115

]]></Node>
<StgValue><ssdm name="add_ln93_115"/></StgValue>
</operation>

<operation id="1465" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1452 %tmp_219 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_115, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1466" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1454 %mul_ln93_116 = mul i22 %sext_ln93_116, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_116"/></StgValue>
</operation>

<operation id="1467" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1537 %add_ln93_129 = add i22 %shl_ln93_128, i22 %mul_ln93_129

]]></Node>
<StgValue><ssdm name="add_ln93_129"/></StgValue>
</operation>

<operation id="1468" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1540 %tmp_233 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_129, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1469" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1542 %mul_ln93_130 = mul i22 %sext_ln93_130, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_130"/></StgValue>
</operation>

<operation id="1470" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1625 %add_ln93_143 = add i22 %shl_ln93_142, i22 %mul_ln93_143

]]></Node>
<StgValue><ssdm name="add_ln93_143"/></StgValue>
</operation>

<operation id="1471" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="8">
<![CDATA[
entry:1626 %W2_load_144 = load i8 %W2_addr_144

]]></Node>
<StgValue><ssdm name="W2_load_144"/></StgValue>
</operation>

<operation id="1472" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="22" op_0_bw="16">
<![CDATA[
entry:1627 %sext_ln93_144 = sext i16 %W2_load_144

]]></Node>
<StgValue><ssdm name="sext_ln93_144"/></StgValue>
</operation>

<operation id="1473" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1628 %tmp_247 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_143, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1474" st_id="78" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1630 %mul_ln93_144 = mul i22 %sext_ln93_144, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_144"/></StgValue>
</operation>

<operation id="1475" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="16" op_0_bw="8">
<![CDATA[
entry:1708 %W2_load_157 = load i8 %W2_addr_157

]]></Node>
<StgValue><ssdm name="W2_load_157"/></StgValue>
</operation>

<operation id="1476" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="22" op_0_bw="16">
<![CDATA[
entry:1709 %sext_ln93_157 = sext i16 %W2_load_157

]]></Node>
<StgValue><ssdm name="sext_ln93_157"/></StgValue>
</operation>

<operation id="1477" st_id="78" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1712 %mul_ln93_157 = mul i22 %sext_ln93_157, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_157"/></StgValue>
</operation>

<operation id="1478" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="16" op_0_bw="7">
<![CDATA[
entry:1813 %W3_load_5 = load i7 %W3_addr_5

]]></Node>
<StgValue><ssdm name="W3_load_5"/></StgValue>
</operation>

<operation id="1479" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="7">
<![CDATA[
entry:1896 %W3_load_17 = load i7 %W3_addr_17

]]></Node>
<StgValue><ssdm name="W3_load_17"/></StgValue>
</operation>

<operation id="1480" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="16" op_0_bw="7">
<![CDATA[
entry:2422 %W3_load_100 = load i7 %W3_addr_100

]]></Node>
<StgValue><ssdm name="W3_load_100"/></StgValue>
</operation>

<operation id="1481" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="16" op_0_bw="7">
<![CDATA[
entry:2498 %W3_load_112 = load i7 %W3_addr_112

]]></Node>
<StgValue><ssdm name="W3_load_112"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1482" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %W2_addr_67 = getelementptr i16 %W2, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="W2_addr_67"/></StgValue>
</operation>

<operation id="1483" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:121 %W2_addr_80 = getelementptr i16 %W2, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="W2_addr_80"/></StgValue>
</operation>

<operation id="1484" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:238 %W3_addr_29 = getelementptr i16 %W3, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="W3_addr_29"/></StgValue>
</operation>

<operation id="1485" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:250 %W3_addr_41 = getelementptr i16 %W3, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="W3_addr_41"/></StgValue>
</operation>

<operation id="1486" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:639 %sum_20_loc_load = load i16 %sum_20_loc

]]></Node>
<StgValue><ssdm name="sum_20_loc_load"/></StgValue>
</operation>

<operation id="1487" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="15" op_0_bw="16">
<![CDATA[
entry:640 %trunc_ln80_5 = trunc i16 %sum_20_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_5"/></StgValue>
</operation>

<operation id="1488" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="4">
<![CDATA[
entry:644 %sum_19 = load i4 %b1_addr_6

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="1489" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:645 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1437, i16 %sum_19, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_23_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1490" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:669 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_20_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1491" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:670 %output_fc1_19 = select i1 %tmp_96, i15 0, i15 %trunc_ln80_5

]]></Node>
<StgValue><ssdm name="output_fc1_19"/></StgValue>
</operation>

<operation id="1492" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:740 %shl_ln93_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_107, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_4"/></StgValue>
</operation>

<operation id="1493" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:741 %mul_ln93_4 = mul i22 %sext_ln93_4, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_4"/></StgValue>
</operation>

<operation id="1494" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:742 %add_ln93_4 = add i22 %shl_ln93_4, i22 %mul_ln93_4

]]></Node>
<StgValue><ssdm name="add_ln93_4"/></StgValue>
</operation>

<operation id="1495" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="22" op_0_bw="16">
<![CDATA[
entry:744 %sext_ln93_5 = sext i16 %W2_load_5

]]></Node>
<StgValue><ssdm name="sext_ln93_5"/></StgValue>
</operation>

<operation id="1496" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="22" op_0_bw="15">
<![CDATA[
entry:745 %zext_ln93_5 = zext i15 %output_fc1_19

]]></Node>
<StgValue><ssdm name="zext_ln93_5"/></StgValue>
</operation>

<operation id="1497" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:748 %mul_ln93_5 = mul i22 %sext_ln93_5, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_5"/></StgValue>
</operation>

<operation id="1498" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:837 %shl_ln93_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_121, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_17"/></StgValue>
</operation>

<operation id="1499" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:838 %mul_ln93_18 = mul i22 %sext_ln93_18, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_18"/></StgValue>
</operation>

<operation id="1500" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:839 %add_ln93_18 = add i22 %shl_ln93_17, i22 %mul_ln93_18

]]></Node>
<StgValue><ssdm name="add_ln93_18"/></StgValue>
</operation>

<operation id="1501" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="22" op_0_bw="16">
<![CDATA[
entry:841 %sext_ln93_19 = sext i16 %W2_load_19

]]></Node>
<StgValue><ssdm name="sext_ln93_19"/></StgValue>
</operation>

<operation id="1502" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:844 %mul_ln93_19 = mul i22 %sext_ln93_19, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_19"/></StgValue>
</operation>

<operation id="1503" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:925 %shl_ln93_31 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_135, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_31"/></StgValue>
</operation>

<operation id="1504" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:926 %mul_ln93_32 = mul i22 %sext_ln93_32, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_32"/></StgValue>
</operation>

<operation id="1505" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:927 %add_ln93_32 = add i22 %shl_ln93_31, i22 %mul_ln93_32

]]></Node>
<StgValue><ssdm name="add_ln93_32"/></StgValue>
</operation>

<operation id="1506" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="22" op_0_bw="16">
<![CDATA[
entry:929 %sext_ln93_33 = sext i16 %W2_load_33

]]></Node>
<StgValue><ssdm name="sext_ln93_33"/></StgValue>
</operation>

<operation id="1507" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:932 %mul_ln93_33 = mul i22 %sext_ln93_33, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_33"/></StgValue>
</operation>

<operation id="1508" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="8">
<![CDATA[
entry:976 %W2_load_41 = load i8 %W2_addr_41

]]></Node>
<StgValue><ssdm name="W2_load_41"/></StgValue>
</operation>

<operation id="1509" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1013 %shl_ln93_45 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_149, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_45"/></StgValue>
</operation>

<operation id="1510" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1014 %mul_ln93_46 = mul i22 %sext_ln93_46, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_46"/></StgValue>
</operation>

<operation id="1511" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1015 %add_ln93_46 = add i22 %shl_ln93_45, i22 %mul_ln93_46

]]></Node>
<StgValue><ssdm name="add_ln93_46"/></StgValue>
</operation>

<operation id="1512" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="22" op_0_bw="16">
<![CDATA[
entry:1017 %sext_ln93_47 = sext i16 %W2_load_47

]]></Node>
<StgValue><ssdm name="sext_ln93_47"/></StgValue>
</operation>

<operation id="1513" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1020 %mul_ln93_47 = mul i22 %sext_ln93_47, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_47"/></StgValue>
</operation>

<operation id="1514" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="8">
<![CDATA[
entry:1058 %W2_load_54 = load i8 %W2_addr_54

]]></Node>
<StgValue><ssdm name="W2_load_54"/></StgValue>
</operation>

<operation id="1515" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1101 %shl_ln93_59 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_163, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_59"/></StgValue>
</operation>

<operation id="1516" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1102 %mul_ln93_60 = mul i22 %sext_ln93_60, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_60"/></StgValue>
</operation>

<operation id="1517" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1103 %add_ln93_60 = add i22 %shl_ln93_59, i22 %mul_ln93_60

]]></Node>
<StgValue><ssdm name="add_ln93_60"/></StgValue>
</operation>

<operation id="1518" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="22" op_0_bw="16">
<![CDATA[
entry:1105 %sext_ln93_61 = sext i16 %W2_load_61

]]></Node>
<StgValue><ssdm name="sext_ln93_61"/></StgValue>
</operation>

<operation id="1519" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1108 %mul_ln93_61 = mul i22 %sext_ln93_61, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_61"/></StgValue>
</operation>

<operation id="1520" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="8">
<![CDATA[
entry:1140 %W2_load_67 = load i8 %W2_addr_67

]]></Node>
<StgValue><ssdm name="W2_load_67"/></StgValue>
</operation>

<operation id="1521" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1189 %shl_ln93_73 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_177, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_73"/></StgValue>
</operation>

<operation id="1522" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1190 %mul_ln93_74 = mul i22 %sext_ln93_74, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_74"/></StgValue>
</operation>

<operation id="1523" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1191 %add_ln93_74 = add i22 %shl_ln93_73, i22 %mul_ln93_74

]]></Node>
<StgValue><ssdm name="add_ln93_74"/></StgValue>
</operation>

<operation id="1524" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="22" op_0_bw="16">
<![CDATA[
entry:1193 %sext_ln93_75 = sext i16 %W2_load_75

]]></Node>
<StgValue><ssdm name="sext_ln93_75"/></StgValue>
</operation>

<operation id="1525" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1196 %mul_ln93_75 = mul i22 %sext_ln93_75, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_75"/></StgValue>
</operation>

<operation id="1526" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="8">
<![CDATA[
entry:1222 %W2_load_80 = load i8 %W2_addr_80

]]></Node>
<StgValue><ssdm name="W2_load_80"/></StgValue>
</operation>

<operation id="1527" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1277 %shl_ln93_87 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_191, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_87"/></StgValue>
</operation>

<operation id="1528" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1278 %mul_ln93_88 = mul i22 %sext_ln93_88, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_88"/></StgValue>
</operation>

<operation id="1529" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1279 %add_ln93_88 = add i22 %shl_ln93_87, i22 %mul_ln93_88

]]></Node>
<StgValue><ssdm name="add_ln93_88"/></StgValue>
</operation>

<operation id="1530" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="22" op_0_bw="16">
<![CDATA[
entry:1281 %sext_ln93_89 = sext i16 %W2_load_89

]]></Node>
<StgValue><ssdm name="sext_ln93_89"/></StgValue>
</operation>

<operation id="1531" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1284 %mul_ln93_89 = mul i22 %sext_ln93_89, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_89"/></StgValue>
</operation>

<operation id="1532" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1365 %shl_ln93_101 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_205, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_101"/></StgValue>
</operation>

<operation id="1533" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1366 %mul_ln93_102 = mul i22 %sext_ln93_102, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_102"/></StgValue>
</operation>

<operation id="1534" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1367 %add_ln93_102 = add i22 %shl_ln93_101, i22 %mul_ln93_102

]]></Node>
<StgValue><ssdm name="add_ln93_102"/></StgValue>
</operation>

<operation id="1535" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="22" op_0_bw="16">
<![CDATA[
entry:1369 %sext_ln93_103 = sext i16 %W2_load_103

]]></Node>
<StgValue><ssdm name="sext_ln93_103"/></StgValue>
</operation>

<operation id="1536" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1372 %mul_ln93_103 = mul i22 %sext_ln93_103, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_103"/></StgValue>
</operation>

<operation id="1537" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1453 %shl_ln93_115 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_219, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_115"/></StgValue>
</operation>

<operation id="1538" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1454 %mul_ln93_116 = mul i22 %sext_ln93_116, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_116"/></StgValue>
</operation>

<operation id="1539" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1455 %add_ln93_116 = add i22 %shl_ln93_115, i22 %mul_ln93_116

]]></Node>
<StgValue><ssdm name="add_ln93_116"/></StgValue>
</operation>

<operation id="1540" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="22" op_0_bw="16">
<![CDATA[
entry:1457 %sext_ln93_117 = sext i16 %W2_load_117

]]></Node>
<StgValue><ssdm name="sext_ln93_117"/></StgValue>
</operation>

<operation id="1541" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1460 %mul_ln93_117 = mul i22 %sext_ln93_117, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_117"/></StgValue>
</operation>

<operation id="1542" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1541 %shl_ln93_129 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_233, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_129"/></StgValue>
</operation>

<operation id="1543" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1542 %mul_ln93_130 = mul i22 %sext_ln93_130, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_130"/></StgValue>
</operation>

<operation id="1544" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1543 %add_ln93_130 = add i22 %shl_ln93_129, i22 %mul_ln93_130

]]></Node>
<StgValue><ssdm name="add_ln93_130"/></StgValue>
</operation>

<operation id="1545" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="22" op_0_bw="16">
<![CDATA[
entry:1545 %sext_ln93_131 = sext i16 %W2_load_131

]]></Node>
<StgValue><ssdm name="sext_ln93_131"/></StgValue>
</operation>

<operation id="1546" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1548 %mul_ln93_131 = mul i22 %sext_ln93_131, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_131"/></StgValue>
</operation>

<operation id="1547" st_id="79" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1630 %mul_ln93_144 = mul i22 %sext_ln93_144, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_144"/></StgValue>
</operation>

<operation id="1548" st_id="79" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1712 %mul_ln93_157 = mul i22 %sext_ln93_157, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_157"/></StgValue>
</operation>

<operation id="1549" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="16" op_0_bw="7">
<![CDATA[
entry:1813 %W3_load_5 = load i7 %W3_addr_5

]]></Node>
<StgValue><ssdm name="W3_load_5"/></StgValue>
</operation>

<operation id="1550" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="7">
<![CDATA[
entry:1896 %W3_load_17 = load i7 %W3_addr_17

]]></Node>
<StgValue><ssdm name="W3_load_17"/></StgValue>
</operation>

<operation id="1551" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="7">
<![CDATA[
entry:1972 %W3_load_29 = load i7 %W3_addr_29

]]></Node>
<StgValue><ssdm name="W3_load_29"/></StgValue>
</operation>

<operation id="1552" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="16" op_0_bw="7">
<![CDATA[
entry:2048 %W3_load_41 = load i7 %W3_addr_41

]]></Node>
<StgValue><ssdm name="W3_load_41"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1553" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:134 %W2_addr_93 = getelementptr i16 %W2, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="W2_addr_93"/></StgValue>
</operation>

<operation id="1554" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:147 %W2_addr_106 = getelementptr i16 %W2, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="W2_addr_106"/></StgValue>
</operation>

<operation id="1555" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:262 %W3_addr_53 = getelementptr i16 %W3, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="W3_addr_53"/></StgValue>
</operation>

<operation id="1556" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:274 %W3_addr_65 = getelementptr i16 %W3, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="W3_addr_65"/></StgValue>
</operation>

<operation id="1557" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:645 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1437, i16 %sum_19, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_23_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1558" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:650 %b1_addr_7 = getelementptr i16 %b1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b1_addr_7"/></StgValue>
</operation>

<operation id="1559" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="4">
<![CDATA[
entry:651 %sum_20 = load i4 %b1_addr_7

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="1560" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:742 %add_ln93_4 = add i22 %shl_ln93_4, i22 %mul_ln93_4

]]></Node>
<StgValue><ssdm name="add_ln93_4"/></StgValue>
</operation>

<operation id="1561" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:746 %tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_4, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1562" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:748 %mul_ln93_5 = mul i22 %sext_ln93_5, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_5"/></StgValue>
</operation>

<operation id="1563" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:839 %add_ln93_18 = add i22 %shl_ln93_17, i22 %mul_ln93_18

]]></Node>
<StgValue><ssdm name="add_ln93_18"/></StgValue>
</operation>

<operation id="1564" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:842 %tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_18, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1565" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:844 %mul_ln93_19 = mul i22 %sext_ln93_19, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_19"/></StgValue>
</operation>

<operation id="1566" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:927 %add_ln93_32 = add i22 %shl_ln93_31, i22 %mul_ln93_32

]]></Node>
<StgValue><ssdm name="add_ln93_32"/></StgValue>
</operation>

<operation id="1567" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:930 %tmp_136 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_32, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1568" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:932 %mul_ln93_33 = mul i22 %sext_ln93_33, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_33"/></StgValue>
</operation>

<operation id="1569" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1015 %add_ln93_46 = add i22 %shl_ln93_45, i22 %mul_ln93_46

]]></Node>
<StgValue><ssdm name="add_ln93_46"/></StgValue>
</operation>

<operation id="1570" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1018 %tmp_150 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_46, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1571" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1020 %mul_ln93_47 = mul i22 %sext_ln93_47, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_47"/></StgValue>
</operation>

<operation id="1572" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1103 %add_ln93_60 = add i22 %shl_ln93_59, i22 %mul_ln93_60

]]></Node>
<StgValue><ssdm name="add_ln93_60"/></StgValue>
</operation>

<operation id="1573" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1106 %tmp_164 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_60, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1574" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1108 %mul_ln93_61 = mul i22 %sext_ln93_61, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_61"/></StgValue>
</operation>

<operation id="1575" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="8">
<![CDATA[
entry:1140 %W2_load_67 = load i8 %W2_addr_67

]]></Node>
<StgValue><ssdm name="W2_load_67"/></StgValue>
</operation>

<operation id="1576" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1191 %add_ln93_74 = add i22 %shl_ln93_73, i22 %mul_ln93_74

]]></Node>
<StgValue><ssdm name="add_ln93_74"/></StgValue>
</operation>

<operation id="1577" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1194 %tmp_178 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_74, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1578" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1196 %mul_ln93_75 = mul i22 %sext_ln93_75, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_75"/></StgValue>
</operation>

<operation id="1579" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="8">
<![CDATA[
entry:1222 %W2_load_80 = load i8 %W2_addr_80

]]></Node>
<StgValue><ssdm name="W2_load_80"/></StgValue>
</operation>

<operation id="1580" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1279 %add_ln93_88 = add i22 %shl_ln93_87, i22 %mul_ln93_88

]]></Node>
<StgValue><ssdm name="add_ln93_88"/></StgValue>
</operation>

<operation id="1581" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1282 %tmp_192 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_88, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1582" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1284 %mul_ln93_89 = mul i22 %sext_ln93_89, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_89"/></StgValue>
</operation>

<operation id="1583" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="8">
<![CDATA[
entry:1304 %W2_load_93 = load i8 %W2_addr_93

]]></Node>
<StgValue><ssdm name="W2_load_93"/></StgValue>
</operation>

<operation id="1584" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1367 %add_ln93_102 = add i22 %shl_ln93_101, i22 %mul_ln93_102

]]></Node>
<StgValue><ssdm name="add_ln93_102"/></StgValue>
</operation>

<operation id="1585" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1370 %tmp_206 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_102, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1586" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1372 %mul_ln93_103 = mul i22 %sext_ln93_103, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_103"/></StgValue>
</operation>

<operation id="1587" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="8">
<![CDATA[
entry:1386 %W2_load_106 = load i8 %W2_addr_106

]]></Node>
<StgValue><ssdm name="W2_load_106"/></StgValue>
</operation>

<operation id="1588" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1455 %add_ln93_116 = add i22 %shl_ln93_115, i22 %mul_ln93_116

]]></Node>
<StgValue><ssdm name="add_ln93_116"/></StgValue>
</operation>

<operation id="1589" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1458 %tmp_220 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_116, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1590" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1460 %mul_ln93_117 = mul i22 %sext_ln93_117, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_117"/></StgValue>
</operation>

<operation id="1591" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1543 %add_ln93_130 = add i22 %shl_ln93_129, i22 %mul_ln93_130

]]></Node>
<StgValue><ssdm name="add_ln93_130"/></StgValue>
</operation>

<operation id="1592" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1546 %tmp_234 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_130, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1593" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1548 %mul_ln93_131 = mul i22 %sext_ln93_131, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_131"/></StgValue>
</operation>

<operation id="1594" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1629 %shl_ln93_143 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_247, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_143"/></StgValue>
</operation>

<operation id="1595" st_id="80" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1630 %mul_ln93_144 = mul i22 %sext_ln93_144, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_144"/></StgValue>
</operation>

<operation id="1596" st_id="80" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1631 %add_ln93_144 = add i22 %shl_ln93_143, i22 %mul_ln93_144

]]></Node>
<StgValue><ssdm name="add_ln93_144"/></StgValue>
</operation>

<operation id="1597" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1711 %shl_ln93_156 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_260, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_156"/></StgValue>
</operation>

<operation id="1598" st_id="80" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1712 %mul_ln93_157 = mul i22 %sext_ln93_157, i22 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_157"/></StgValue>
</operation>

<operation id="1599" st_id="80" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1713 %add_ln93_157 = add i22 %shl_ln93_156, i22 %mul_ln93_157

]]></Node>
<StgValue><ssdm name="add_ln93_157"/></StgValue>
</operation>

<operation id="1600" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="7">
<![CDATA[
entry:1972 %W3_load_29 = load i7 %W3_addr_29

]]></Node>
<StgValue><ssdm name="W3_load_29"/></StgValue>
</operation>

<operation id="1601" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="16" op_0_bw="7">
<![CDATA[
entry:2048 %W3_load_41 = load i7 %W3_addr_41

]]></Node>
<StgValue><ssdm name="W3_load_41"/></StgValue>
</operation>

<operation id="1602" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="16" op_0_bw="7">
<![CDATA[
entry:2124 %W3_load_53 = load i7 %W3_addr_53

]]></Node>
<StgValue><ssdm name="W3_load_53"/></StgValue>
</operation>

<operation id="1603" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="16" op_0_bw="7">
<![CDATA[
entry:2200 %W3_load_65 = load i7 %W3_addr_65

]]></Node>
<StgValue><ssdm name="W3_load_65"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1604" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:160 %W2_addr_119 = getelementptr i16 %W2, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="W2_addr_119"/></StgValue>
</operation>

<operation id="1605" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:173 %W2_addr_132 = getelementptr i16 %W2, i64 0, i64 132

]]></Node>
<StgValue><ssdm name="W2_addr_132"/></StgValue>
</operation>

<operation id="1606" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:286 %W3_addr_77 = getelementptr i16 %W3, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="W3_addr_77"/></StgValue>
</operation>

<operation id="1607" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:298 %W3_addr_89 = getelementptr i16 %W3, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="W3_addr_89"/></StgValue>
</operation>

<operation id="1608" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:646 %sum_23_loc_load = load i16 %sum_23_loc

]]></Node>
<StgValue><ssdm name="sum_23_loc_load"/></StgValue>
</operation>

<operation id="1609" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="15" op_0_bw="16">
<![CDATA[
entry:647 %trunc_ln80_6 = trunc i16 %sum_23_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_6"/></StgValue>
</operation>

<operation id="1610" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="4">
<![CDATA[
entry:651 %sum_20 = load i4 %b1_addr_7

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="1611" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:652 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1438, i16 %sum_20, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_26_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1612" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:676 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_23_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1613" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:677 %output_fc1_20 = select i1 %tmp_97, i15 0, i15 %trunc_ln80_6

]]></Node>
<StgValue><ssdm name="output_fc1_20"/></StgValue>
</operation>

<operation id="1614" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:747 %shl_ln93_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_108, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_5"/></StgValue>
</operation>

<operation id="1615" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:748 %mul_ln93_5 = mul i22 %sext_ln93_5, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_5"/></StgValue>
</operation>

<operation id="1616" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:749 %add_ln93_5 = add i22 %shl_ln93_5, i22 %mul_ln93_5

]]></Node>
<StgValue><ssdm name="add_ln93_5"/></StgValue>
</operation>

<operation id="1617" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="22" op_0_bw="16">
<![CDATA[
entry:751 %sext_ln93_6 = sext i16 %W2_load_6

]]></Node>
<StgValue><ssdm name="sext_ln93_6"/></StgValue>
</operation>

<operation id="1618" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="22" op_0_bw="15">
<![CDATA[
entry:752 %zext_ln93_6 = zext i15 %output_fc1_20

]]></Node>
<StgValue><ssdm name="zext_ln93_6"/></StgValue>
</operation>

<operation id="1619" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:755 %mul_ln93_6 = mul i22 %sext_ln93_6, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_6"/></StgValue>
</operation>

<operation id="1620" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:843 %shl_ln93_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_122, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_18"/></StgValue>
</operation>

<operation id="1621" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:844 %mul_ln93_19 = mul i22 %sext_ln93_19, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_19"/></StgValue>
</operation>

<operation id="1622" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:845 %add_ln93_19 = add i22 %shl_ln93_18, i22 %mul_ln93_19

]]></Node>
<StgValue><ssdm name="add_ln93_19"/></StgValue>
</operation>

<operation id="1623" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="22" op_0_bw="16">
<![CDATA[
entry:847 %sext_ln93_20 = sext i16 %W2_load_20

]]></Node>
<StgValue><ssdm name="sext_ln93_20"/></StgValue>
</operation>

<operation id="1624" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:850 %mul_ln93_20 = mul i22 %sext_ln93_20, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_20"/></StgValue>
</operation>

<operation id="1625" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:931 %shl_ln93_32 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_136, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_32"/></StgValue>
</operation>

<operation id="1626" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:932 %mul_ln93_33 = mul i22 %sext_ln93_33, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_33"/></StgValue>
</operation>

<operation id="1627" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:933 %add_ln93_33 = add i22 %shl_ln93_32, i22 %mul_ln93_33

]]></Node>
<StgValue><ssdm name="add_ln93_33"/></StgValue>
</operation>

<operation id="1628" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="22" op_0_bw="16">
<![CDATA[
entry:935 %sext_ln93_34 = sext i16 %W2_load_34

]]></Node>
<StgValue><ssdm name="sext_ln93_34"/></StgValue>
</operation>

<operation id="1629" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:938 %mul_ln93_34 = mul i22 %sext_ln93_34, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_34"/></StgValue>
</operation>

<operation id="1630" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1019 %shl_ln93_46 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_150, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_46"/></StgValue>
</operation>

<operation id="1631" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1020 %mul_ln93_47 = mul i22 %sext_ln93_47, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_47"/></StgValue>
</operation>

<operation id="1632" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1021 %add_ln93_47 = add i22 %shl_ln93_46, i22 %mul_ln93_47

]]></Node>
<StgValue><ssdm name="add_ln93_47"/></StgValue>
</operation>

<operation id="1633" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="22" op_0_bw="16">
<![CDATA[
entry:1023 %sext_ln93_48 = sext i16 %W2_load_48

]]></Node>
<StgValue><ssdm name="sext_ln93_48"/></StgValue>
</operation>

<operation id="1634" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1026 %mul_ln93_48 = mul i22 %sext_ln93_48, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_48"/></StgValue>
</operation>

<operation id="1635" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1107 %shl_ln93_60 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_164, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_60"/></StgValue>
</operation>

<operation id="1636" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1108 %mul_ln93_61 = mul i22 %sext_ln93_61, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_61"/></StgValue>
</operation>

<operation id="1637" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1109 %add_ln93_61 = add i22 %shl_ln93_60, i22 %mul_ln93_61

]]></Node>
<StgValue><ssdm name="add_ln93_61"/></StgValue>
</operation>

<operation id="1638" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="22" op_0_bw="16">
<![CDATA[
entry:1111 %sext_ln93_62 = sext i16 %W2_load_62

]]></Node>
<StgValue><ssdm name="sext_ln93_62"/></StgValue>
</operation>

<operation id="1639" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1114 %mul_ln93_62 = mul i22 %sext_ln93_62, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_62"/></StgValue>
</operation>

<operation id="1640" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1195 %shl_ln93_74 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_178, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_74"/></StgValue>
</operation>

<operation id="1641" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1196 %mul_ln93_75 = mul i22 %sext_ln93_75, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_75"/></StgValue>
</operation>

<operation id="1642" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1197 %add_ln93_75 = add i22 %shl_ln93_74, i22 %mul_ln93_75

]]></Node>
<StgValue><ssdm name="add_ln93_75"/></StgValue>
</operation>

<operation id="1643" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="22" op_0_bw="16">
<![CDATA[
entry:1199 %sext_ln93_76 = sext i16 %W2_load_76

]]></Node>
<StgValue><ssdm name="sext_ln93_76"/></StgValue>
</operation>

<operation id="1644" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1202 %mul_ln93_76 = mul i22 %sext_ln93_76, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_76"/></StgValue>
</operation>

<operation id="1645" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1283 %shl_ln93_88 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_192, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_88"/></StgValue>
</operation>

<operation id="1646" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1284 %mul_ln93_89 = mul i22 %sext_ln93_89, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_89"/></StgValue>
</operation>

<operation id="1647" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1285 %add_ln93_89 = add i22 %shl_ln93_88, i22 %mul_ln93_89

]]></Node>
<StgValue><ssdm name="add_ln93_89"/></StgValue>
</operation>

<operation id="1648" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="22" op_0_bw="16">
<![CDATA[
entry:1287 %sext_ln93_90 = sext i16 %W2_load_90

]]></Node>
<StgValue><ssdm name="sext_ln93_90"/></StgValue>
</operation>

<operation id="1649" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1290 %mul_ln93_90 = mul i22 %sext_ln93_90, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_90"/></StgValue>
</operation>

<operation id="1650" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="8">
<![CDATA[
entry:1304 %W2_load_93 = load i8 %W2_addr_93

]]></Node>
<StgValue><ssdm name="W2_load_93"/></StgValue>
</operation>

<operation id="1651" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1371 %shl_ln93_102 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_206, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_102"/></StgValue>
</operation>

<operation id="1652" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1372 %mul_ln93_103 = mul i22 %sext_ln93_103, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_103"/></StgValue>
</operation>

<operation id="1653" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1373 %add_ln93_103 = add i22 %shl_ln93_102, i22 %mul_ln93_103

]]></Node>
<StgValue><ssdm name="add_ln93_103"/></StgValue>
</operation>

<operation id="1654" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="22" op_0_bw="16">
<![CDATA[
entry:1375 %sext_ln93_104 = sext i16 %W2_load_104

]]></Node>
<StgValue><ssdm name="sext_ln93_104"/></StgValue>
</operation>

<operation id="1655" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1378 %mul_ln93_104 = mul i22 %sext_ln93_104, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_104"/></StgValue>
</operation>

<operation id="1656" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="8">
<![CDATA[
entry:1386 %W2_load_106 = load i8 %W2_addr_106

]]></Node>
<StgValue><ssdm name="W2_load_106"/></StgValue>
</operation>

<operation id="1657" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1459 %shl_ln93_116 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_220, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_116"/></StgValue>
</operation>

<operation id="1658" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1460 %mul_ln93_117 = mul i22 %sext_ln93_117, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_117"/></StgValue>
</operation>

<operation id="1659" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1461 %add_ln93_117 = add i22 %shl_ln93_116, i22 %mul_ln93_117

]]></Node>
<StgValue><ssdm name="add_ln93_117"/></StgValue>
</operation>

<operation id="1660" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="22" op_0_bw="16">
<![CDATA[
entry:1463 %sext_ln93_118 = sext i16 %W2_load_118

]]></Node>
<StgValue><ssdm name="sext_ln93_118"/></StgValue>
</operation>

<operation id="1661" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1466 %mul_ln93_118 = mul i22 %sext_ln93_118, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_118"/></StgValue>
</operation>

<operation id="1662" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="8">
<![CDATA[
entry:1468 %W2_load_119 = load i8 %W2_addr_119

]]></Node>
<StgValue><ssdm name="W2_load_119"/></StgValue>
</operation>

<operation id="1663" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1547 %shl_ln93_130 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_234, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_130"/></StgValue>
</operation>

<operation id="1664" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1548 %mul_ln93_131 = mul i22 %sext_ln93_131, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_131"/></StgValue>
</operation>

<operation id="1665" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1549 %add_ln93_131 = add i22 %shl_ln93_130, i22 %mul_ln93_131

]]></Node>
<StgValue><ssdm name="add_ln93_131"/></StgValue>
</operation>

<operation id="1666" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="8">
<![CDATA[
entry:1550 %W2_load_132 = load i8 %W2_addr_132

]]></Node>
<StgValue><ssdm name="W2_load_132"/></StgValue>
</operation>

<operation id="1667" st_id="81" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1631 %add_ln93_144 = add i22 %shl_ln93_143, i22 %mul_ln93_144

]]></Node>
<StgValue><ssdm name="add_ln93_144"/></StgValue>
</operation>

<operation id="1668" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1634 %tmp_248 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_144, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1669" st_id="81" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1713 %add_ln93_157 = add i22 %shl_ln93_156, i22 %mul_ln93_157

]]></Node>
<StgValue><ssdm name="add_ln93_157"/></StgValue>
</operation>

<operation id="1670" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1716 %tmp_261 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_157, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1671" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="16" op_0_bw="7">
<![CDATA[
entry:2124 %W3_load_53 = load i7 %W3_addr_53

]]></Node>
<StgValue><ssdm name="W3_load_53"/></StgValue>
</operation>

<operation id="1672" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="16" op_0_bw="7">
<![CDATA[
entry:2200 %W3_load_65 = load i7 %W3_addr_65

]]></Node>
<StgValue><ssdm name="W3_load_65"/></StgValue>
</operation>

<operation id="1673" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="16" op_0_bw="7">
<![CDATA[
entry:2276 %W3_load_77 = load i7 %W3_addr_77

]]></Node>
<StgValue><ssdm name="W3_load_77"/></StgValue>
</operation>

<operation id="1674" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="16" op_0_bw="7">
<![CDATA[
entry:2352 %W3_load_89 = load i7 %W3_addr_89

]]></Node>
<StgValue><ssdm name="W3_load_89"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1675" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:186 %W2_addr_145 = getelementptr i16 %W2, i64 0, i64 145

]]></Node>
<StgValue><ssdm name="W2_addr_145"/></StgValue>
</operation>

<operation id="1676" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:199 %W2_addr_158 = getelementptr i16 %W2, i64 0, i64 158

]]></Node>
<StgValue><ssdm name="W2_addr_158"/></StgValue>
</operation>

<operation id="1677" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:310 %W3_addr_101 = getelementptr i16 %W3, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="W3_addr_101"/></StgValue>
</operation>

<operation id="1678" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:322 %W3_addr_113 = getelementptr i16 %W3, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="W3_addr_113"/></StgValue>
</operation>

<operation id="1679" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:652 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1438, i16 %sum_20, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_26_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1680" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:657 %b1_addr_8 = getelementptr i16 %b1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b1_addr_8"/></StgValue>
</operation>

<operation id="1681" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="4">
<![CDATA[
entry:658 %sum_21 = load i4 %b1_addr_8

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="1682" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:749 %add_ln93_5 = add i22 %shl_ln93_5, i22 %mul_ln93_5

]]></Node>
<StgValue><ssdm name="add_ln93_5"/></StgValue>
</operation>

<operation id="1683" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:753 %tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_5, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1684" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:755 %mul_ln93_6 = mul i22 %sext_ln93_6, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_6"/></StgValue>
</operation>

<operation id="1685" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:845 %add_ln93_19 = add i22 %shl_ln93_18, i22 %mul_ln93_19

]]></Node>
<StgValue><ssdm name="add_ln93_19"/></StgValue>
</operation>

<operation id="1686" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:848 %tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_19, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1687" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:850 %mul_ln93_20 = mul i22 %sext_ln93_20, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_20"/></StgValue>
</operation>

<operation id="1688" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:933 %add_ln93_33 = add i22 %shl_ln93_32, i22 %mul_ln93_33

]]></Node>
<StgValue><ssdm name="add_ln93_33"/></StgValue>
</operation>

<operation id="1689" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:936 %tmp_137 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_33, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1690" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:938 %mul_ln93_34 = mul i22 %sext_ln93_34, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_34"/></StgValue>
</operation>

<operation id="1691" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1021 %add_ln93_47 = add i22 %shl_ln93_46, i22 %mul_ln93_47

]]></Node>
<StgValue><ssdm name="add_ln93_47"/></StgValue>
</operation>

<operation id="1692" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1024 %tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_47, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1693" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1026 %mul_ln93_48 = mul i22 %sext_ln93_48, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_48"/></StgValue>
</operation>

<operation id="1694" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1109 %add_ln93_61 = add i22 %shl_ln93_60, i22 %mul_ln93_61

]]></Node>
<StgValue><ssdm name="add_ln93_61"/></StgValue>
</operation>

<operation id="1695" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1112 %tmp_165 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_61, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1696" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1114 %mul_ln93_62 = mul i22 %sext_ln93_62, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_62"/></StgValue>
</operation>

<operation id="1697" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1197 %add_ln93_75 = add i22 %shl_ln93_74, i22 %mul_ln93_75

]]></Node>
<StgValue><ssdm name="add_ln93_75"/></StgValue>
</operation>

<operation id="1698" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1200 %tmp_179 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_75, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1699" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1202 %mul_ln93_76 = mul i22 %sext_ln93_76, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_76"/></StgValue>
</operation>

<operation id="1700" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1285 %add_ln93_89 = add i22 %shl_ln93_88, i22 %mul_ln93_89

]]></Node>
<StgValue><ssdm name="add_ln93_89"/></StgValue>
</operation>

<operation id="1701" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1288 %tmp_193 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_89, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1702" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1290 %mul_ln93_90 = mul i22 %sext_ln93_90, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_90"/></StgValue>
</operation>

<operation id="1703" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1373 %add_ln93_103 = add i22 %shl_ln93_102, i22 %mul_ln93_103

]]></Node>
<StgValue><ssdm name="add_ln93_103"/></StgValue>
</operation>

<operation id="1704" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1376 %tmp_207 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_103, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1705" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1378 %mul_ln93_104 = mul i22 %sext_ln93_104, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_104"/></StgValue>
</operation>

<operation id="1706" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1461 %add_ln93_117 = add i22 %shl_ln93_116, i22 %mul_ln93_117

]]></Node>
<StgValue><ssdm name="add_ln93_117"/></StgValue>
</operation>

<operation id="1707" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1464 %tmp_221 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_117, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1708" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1466 %mul_ln93_118 = mul i22 %sext_ln93_118, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_118"/></StgValue>
</operation>

<operation id="1709" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="8">
<![CDATA[
entry:1468 %W2_load_119 = load i8 %W2_addr_119

]]></Node>
<StgValue><ssdm name="W2_load_119"/></StgValue>
</operation>

<operation id="1710" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1549 %add_ln93_131 = add i22 %shl_ln93_130, i22 %mul_ln93_131

]]></Node>
<StgValue><ssdm name="add_ln93_131"/></StgValue>
</operation>

<operation id="1711" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="8">
<![CDATA[
entry:1550 %W2_load_132 = load i8 %W2_addr_132

]]></Node>
<StgValue><ssdm name="W2_load_132"/></StgValue>
</operation>

<operation id="1712" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="22" op_0_bw="16">
<![CDATA[
entry:1551 %sext_ln93_132 = sext i16 %W2_load_132

]]></Node>
<StgValue><ssdm name="sext_ln93_132"/></StgValue>
</operation>

<operation id="1713" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1552 %tmp_235 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_131, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1714" st_id="82" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1554 %mul_ln93_132 = mul i22 %sext_ln93_132, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_132"/></StgValue>
</operation>

<operation id="1715" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="8">
<![CDATA[
entry:1632 %W2_load_145 = load i8 %W2_addr_145

]]></Node>
<StgValue><ssdm name="W2_load_145"/></StgValue>
</operation>

<operation id="1716" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="8">
<![CDATA[
entry:1714 %W2_load_158 = load i8 %W2_addr_158

]]></Node>
<StgValue><ssdm name="W2_load_158"/></StgValue>
</operation>

<operation id="1717" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="16" op_0_bw="7">
<![CDATA[
entry:2276 %W3_load_77 = load i7 %W3_addr_77

]]></Node>
<StgValue><ssdm name="W3_load_77"/></StgValue>
</operation>

<operation id="1718" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="16" op_0_bw="7">
<![CDATA[
entry:2352 %W3_load_89 = load i7 %W3_addr_89

]]></Node>
<StgValue><ssdm name="W3_load_89"/></StgValue>
</operation>

<operation id="1719" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="16" op_0_bw="7">
<![CDATA[
entry:2428 %W3_load_101 = load i7 %W3_addr_101

]]></Node>
<StgValue><ssdm name="W3_load_101"/></StgValue>
</operation>

<operation id="1720" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="16" op_0_bw="7">
<![CDATA[
entry:2504 %W3_load_113 = load i7 %W3_addr_113

]]></Node>
<StgValue><ssdm name="W3_load_113"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1721" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %W2_addr_55 = getelementptr i16 %W2, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="W2_addr_55"/></StgValue>
</operation>

<operation id="1722" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %W2_addr_68 = getelementptr i16 %W2, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="W2_addr_68"/></StgValue>
</operation>

<operation id="1723" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:215 %W3_addr_6 = getelementptr i16 %W3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="W3_addr_6"/></StgValue>
</operation>

<operation id="1724" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:227 %W3_addr_18 = getelementptr i16 %W3, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="W3_addr_18"/></StgValue>
</operation>

<operation id="1725" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:653 %sum_26_loc_load = load i16 %sum_26_loc

]]></Node>
<StgValue><ssdm name="sum_26_loc_load"/></StgValue>
</operation>

<operation id="1726" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="15" op_0_bw="16">
<![CDATA[
entry:654 %trunc_ln80_7 = trunc i16 %sum_26_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_7"/></StgValue>
</operation>

<operation id="1727" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="4">
<![CDATA[
entry:658 %sum_21 = load i4 %b1_addr_8

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="1728" st_id="83" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:659 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1439, i16 %sum_21, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_29_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1729" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:683 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_26_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1730" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:684 %output_fc1_21 = select i1 %tmp_98, i15 0, i15 %trunc_ln80_7

]]></Node>
<StgValue><ssdm name="output_fc1_21"/></StgValue>
</operation>

<operation id="1731" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:754 %shl_ln93_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_109, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_6"/></StgValue>
</operation>

<operation id="1732" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:755 %mul_ln93_6 = mul i22 %sext_ln93_6, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_6"/></StgValue>
</operation>

<operation id="1733" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:756 %add_ln93_6 = add i22 %shl_ln93_6, i22 %mul_ln93_6

]]></Node>
<StgValue><ssdm name="add_ln93_6"/></StgValue>
</operation>

<operation id="1734" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="22" op_0_bw="16">
<![CDATA[
entry:758 %sext_ln93_7 = sext i16 %W2_load_7

]]></Node>
<StgValue><ssdm name="sext_ln93_7"/></StgValue>
</operation>

<operation id="1735" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="22" op_0_bw="15">
<![CDATA[
entry:759 %zext_ln93_7 = zext i15 %output_fc1_21

]]></Node>
<StgValue><ssdm name="zext_ln93_7"/></StgValue>
</operation>

<operation id="1736" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:762 %mul_ln93_7 = mul i22 %sext_ln93_7, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_7"/></StgValue>
</operation>

<operation id="1737" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:849 %shl_ln93_19 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_123, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_19"/></StgValue>
</operation>

<operation id="1738" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:850 %mul_ln93_20 = mul i22 %sext_ln93_20, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_20"/></StgValue>
</operation>

<operation id="1739" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:851 %add_ln93_20 = add i22 %shl_ln93_19, i22 %mul_ln93_20

]]></Node>
<StgValue><ssdm name="add_ln93_20"/></StgValue>
</operation>

<operation id="1740" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="22" op_0_bw="16">
<![CDATA[
entry:853 %sext_ln93_21 = sext i16 %W2_load_21

]]></Node>
<StgValue><ssdm name="sext_ln93_21"/></StgValue>
</operation>

<operation id="1741" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:856 %mul_ln93_21 = mul i22 %sext_ln93_21, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_21"/></StgValue>
</operation>

<operation id="1742" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:937 %shl_ln93_33 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_137, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_33"/></StgValue>
</operation>

<operation id="1743" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:938 %mul_ln93_34 = mul i22 %sext_ln93_34, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_34"/></StgValue>
</operation>

<operation id="1744" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:939 %add_ln93_34 = add i22 %shl_ln93_33, i22 %mul_ln93_34

]]></Node>
<StgValue><ssdm name="add_ln93_34"/></StgValue>
</operation>

<operation id="1745" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="22" op_0_bw="16">
<![CDATA[
entry:941 %sext_ln93_35 = sext i16 %W2_load_35

]]></Node>
<StgValue><ssdm name="sext_ln93_35"/></StgValue>
</operation>

<operation id="1746" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:944 %mul_ln93_35 = mul i22 %sext_ln93_35, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_35"/></StgValue>
</operation>

<operation id="1747" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1025 %shl_ln93_47 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_151, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_47"/></StgValue>
</operation>

<operation id="1748" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1026 %mul_ln93_48 = mul i22 %sext_ln93_48, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_48"/></StgValue>
</operation>

<operation id="1749" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1027 %add_ln93_48 = add i22 %shl_ln93_47, i22 %mul_ln93_48

]]></Node>
<StgValue><ssdm name="add_ln93_48"/></StgValue>
</operation>

<operation id="1750" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="22" op_0_bw="16">
<![CDATA[
entry:1029 %sext_ln93_49 = sext i16 %W2_load_49

]]></Node>
<StgValue><ssdm name="sext_ln93_49"/></StgValue>
</operation>

<operation id="1751" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1032 %mul_ln93_49 = mul i22 %sext_ln93_49, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_49"/></StgValue>
</operation>

<operation id="1752" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="8">
<![CDATA[
entry:1064 %W2_load_55 = load i8 %W2_addr_55

]]></Node>
<StgValue><ssdm name="W2_load_55"/></StgValue>
</operation>

<operation id="1753" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1113 %shl_ln93_61 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_165, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_61"/></StgValue>
</operation>

<operation id="1754" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1114 %mul_ln93_62 = mul i22 %sext_ln93_62, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_62"/></StgValue>
</operation>

<operation id="1755" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1115 %add_ln93_62 = add i22 %shl_ln93_61, i22 %mul_ln93_62

]]></Node>
<StgValue><ssdm name="add_ln93_62"/></StgValue>
</operation>

<operation id="1756" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="22" op_0_bw="16">
<![CDATA[
entry:1117 %sext_ln93_63 = sext i16 %W2_load_63

]]></Node>
<StgValue><ssdm name="sext_ln93_63"/></StgValue>
</operation>

<operation id="1757" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1120 %mul_ln93_63 = mul i22 %sext_ln93_63, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_63"/></StgValue>
</operation>

<operation id="1758" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="8">
<![CDATA[
entry:1146 %W2_load_68 = load i8 %W2_addr_68

]]></Node>
<StgValue><ssdm name="W2_load_68"/></StgValue>
</operation>

<operation id="1759" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1201 %shl_ln93_75 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_179, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_75"/></StgValue>
</operation>

<operation id="1760" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1202 %mul_ln93_76 = mul i22 %sext_ln93_76, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_76"/></StgValue>
</operation>

<operation id="1761" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1203 %add_ln93_76 = add i22 %shl_ln93_75, i22 %mul_ln93_76

]]></Node>
<StgValue><ssdm name="add_ln93_76"/></StgValue>
</operation>

<operation id="1762" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="22" op_0_bw="16">
<![CDATA[
entry:1205 %sext_ln93_77 = sext i16 %W2_load_77

]]></Node>
<StgValue><ssdm name="sext_ln93_77"/></StgValue>
</operation>

<operation id="1763" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1208 %mul_ln93_77 = mul i22 %sext_ln93_77, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_77"/></StgValue>
</operation>

<operation id="1764" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1289 %shl_ln93_89 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_193, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_89"/></StgValue>
</operation>

<operation id="1765" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1290 %mul_ln93_90 = mul i22 %sext_ln93_90, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_90"/></StgValue>
</operation>

<operation id="1766" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1291 %add_ln93_90 = add i22 %shl_ln93_89, i22 %mul_ln93_90

]]></Node>
<StgValue><ssdm name="add_ln93_90"/></StgValue>
</operation>

<operation id="1767" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="22" op_0_bw="16">
<![CDATA[
entry:1293 %sext_ln93_91 = sext i16 %W2_load_91

]]></Node>
<StgValue><ssdm name="sext_ln93_91"/></StgValue>
</operation>

<operation id="1768" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1296 %mul_ln93_91 = mul i22 %sext_ln93_91, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_91"/></StgValue>
</operation>

<operation id="1769" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1377 %shl_ln93_103 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_207, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_103"/></StgValue>
</operation>

<operation id="1770" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1378 %mul_ln93_104 = mul i22 %sext_ln93_104, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_104"/></StgValue>
</operation>

<operation id="1771" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1379 %add_ln93_104 = add i22 %shl_ln93_103, i22 %mul_ln93_104

]]></Node>
<StgValue><ssdm name="add_ln93_104"/></StgValue>
</operation>

<operation id="1772" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="22" op_0_bw="16">
<![CDATA[
entry:1381 %sext_ln93_105 = sext i16 %W2_load_105

]]></Node>
<StgValue><ssdm name="sext_ln93_105"/></StgValue>
</operation>

<operation id="1773" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1384 %mul_ln93_105 = mul i22 %sext_ln93_105, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_105"/></StgValue>
</operation>

<operation id="1774" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1465 %shl_ln93_117 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_221, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_117"/></StgValue>
</operation>

<operation id="1775" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1466 %mul_ln93_118 = mul i22 %sext_ln93_118, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_118"/></StgValue>
</operation>

<operation id="1776" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1467 %add_ln93_118 = add i22 %shl_ln93_117, i22 %mul_ln93_118

]]></Node>
<StgValue><ssdm name="add_ln93_118"/></StgValue>
</operation>

<operation id="1777" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="22" op_0_bw="16">
<![CDATA[
entry:1469 %sext_ln93_119 = sext i16 %W2_load_119

]]></Node>
<StgValue><ssdm name="sext_ln93_119"/></StgValue>
</operation>

<operation id="1778" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1472 %mul_ln93_119 = mul i22 %sext_ln93_119, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_119"/></StgValue>
</operation>

<operation id="1779" st_id="83" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1554 %mul_ln93_132 = mul i22 %sext_ln93_132, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_132"/></StgValue>
</operation>

<operation id="1780" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="8">
<![CDATA[
entry:1632 %W2_load_145 = load i8 %W2_addr_145

]]></Node>
<StgValue><ssdm name="W2_load_145"/></StgValue>
</operation>

<operation id="1781" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="22" op_0_bw="16">
<![CDATA[
entry:1633 %sext_ln93_145 = sext i16 %W2_load_145

]]></Node>
<StgValue><ssdm name="sext_ln93_145"/></StgValue>
</operation>

<operation id="1782" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1636 %mul_ln93_145 = mul i22 %sext_ln93_145, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_145"/></StgValue>
</operation>

<operation id="1783" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="8">
<![CDATA[
entry:1714 %W2_load_158 = load i8 %W2_addr_158

]]></Node>
<StgValue><ssdm name="W2_load_158"/></StgValue>
</operation>

<operation id="1784" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="22" op_0_bw="16">
<![CDATA[
entry:1715 %sext_ln93_158 = sext i16 %W2_load_158

]]></Node>
<StgValue><ssdm name="sext_ln93_158"/></StgValue>
</operation>

<operation id="1785" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1718 %mul_ln93_158 = mul i22 %sext_ln93_158, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_158"/></StgValue>
</operation>

<operation id="1786" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="7">
<![CDATA[
entry:1820 %W3_load_6 = load i7 %W3_addr_6

]]></Node>
<StgValue><ssdm name="W3_load_6"/></StgValue>
</operation>

<operation id="1787" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="7">
<![CDATA[
entry:1902 %W3_load_18 = load i7 %W3_addr_18

]]></Node>
<StgValue><ssdm name="W3_load_18"/></StgValue>
</operation>

<operation id="1788" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="16" op_0_bw="7">
<![CDATA[
entry:2428 %W3_load_101 = load i7 %W3_addr_101

]]></Node>
<StgValue><ssdm name="W3_load_101"/></StgValue>
</operation>

<operation id="1789" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="16" op_0_bw="7">
<![CDATA[
entry:2504 %W3_load_113 = load i7 %W3_addr_113

]]></Node>
<StgValue><ssdm name="W3_load_113"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1790" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %W2_addr_81 = getelementptr i16 %W2, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="W2_addr_81"/></StgValue>
</operation>

<operation id="1791" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:135 %W2_addr_94 = getelementptr i16 %W2, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="W2_addr_94"/></StgValue>
</operation>

<operation id="1792" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:239 %W3_addr_30 = getelementptr i16 %W3, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="W3_addr_30"/></StgValue>
</operation>

<operation id="1793" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:251 %W3_addr_42 = getelementptr i16 %W3, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="W3_addr_42"/></StgValue>
</operation>

<operation id="1794" st_id="84" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:659 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1439, i16 %sum_21, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_29_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1795" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:664 %b1_addr_9 = getelementptr i16 %b1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b1_addr_9"/></StgValue>
</operation>

<operation id="1796" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="4">
<![CDATA[
entry:665 %sum_22 = load i4 %b1_addr_9

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="1797" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:756 %add_ln93_6 = add i22 %shl_ln93_6, i22 %mul_ln93_6

]]></Node>
<StgValue><ssdm name="add_ln93_6"/></StgValue>
</operation>

<operation id="1798" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:760 %tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_6, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1799" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:762 %mul_ln93_7 = mul i22 %sext_ln93_7, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_7"/></StgValue>
</operation>

<operation id="1800" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:851 %add_ln93_20 = add i22 %shl_ln93_19, i22 %mul_ln93_20

]]></Node>
<StgValue><ssdm name="add_ln93_20"/></StgValue>
</operation>

<operation id="1801" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:854 %tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_20, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1802" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:856 %mul_ln93_21 = mul i22 %sext_ln93_21, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_21"/></StgValue>
</operation>

<operation id="1803" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:939 %add_ln93_34 = add i22 %shl_ln93_33, i22 %mul_ln93_34

]]></Node>
<StgValue><ssdm name="add_ln93_34"/></StgValue>
</operation>

<operation id="1804" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:942 %tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_34, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1805" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:944 %mul_ln93_35 = mul i22 %sext_ln93_35, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_35"/></StgValue>
</operation>

<operation id="1806" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1027 %add_ln93_48 = add i22 %shl_ln93_47, i22 %mul_ln93_48

]]></Node>
<StgValue><ssdm name="add_ln93_48"/></StgValue>
</operation>

<operation id="1807" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1030 %tmp_152 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_48, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1808" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1032 %mul_ln93_49 = mul i22 %sext_ln93_49, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_49"/></StgValue>
</operation>

<operation id="1809" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="8">
<![CDATA[
entry:1064 %W2_load_55 = load i8 %W2_addr_55

]]></Node>
<StgValue><ssdm name="W2_load_55"/></StgValue>
</operation>

<operation id="1810" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1115 %add_ln93_62 = add i22 %shl_ln93_61, i22 %mul_ln93_62

]]></Node>
<StgValue><ssdm name="add_ln93_62"/></StgValue>
</operation>

<operation id="1811" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1118 %tmp_166 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_62, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1812" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1120 %mul_ln93_63 = mul i22 %sext_ln93_63, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_63"/></StgValue>
</operation>

<operation id="1813" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="8">
<![CDATA[
entry:1146 %W2_load_68 = load i8 %W2_addr_68

]]></Node>
<StgValue><ssdm name="W2_load_68"/></StgValue>
</operation>

<operation id="1814" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1203 %add_ln93_76 = add i22 %shl_ln93_75, i22 %mul_ln93_76

]]></Node>
<StgValue><ssdm name="add_ln93_76"/></StgValue>
</operation>

<operation id="1815" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1206 %tmp_180 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_76, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1816" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1208 %mul_ln93_77 = mul i22 %sext_ln93_77, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_77"/></StgValue>
</operation>

<operation id="1817" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="8">
<![CDATA[
entry:1228 %W2_load_81 = load i8 %W2_addr_81

]]></Node>
<StgValue><ssdm name="W2_load_81"/></StgValue>
</operation>

<operation id="1818" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1291 %add_ln93_90 = add i22 %shl_ln93_89, i22 %mul_ln93_90

]]></Node>
<StgValue><ssdm name="add_ln93_90"/></StgValue>
</operation>

<operation id="1819" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1294 %tmp_194 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_90, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1820" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1296 %mul_ln93_91 = mul i22 %sext_ln93_91, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_91"/></StgValue>
</operation>

<operation id="1821" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="8">
<![CDATA[
entry:1310 %W2_load_94 = load i8 %W2_addr_94

]]></Node>
<StgValue><ssdm name="W2_load_94"/></StgValue>
</operation>

<operation id="1822" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1379 %add_ln93_104 = add i22 %shl_ln93_103, i22 %mul_ln93_104

]]></Node>
<StgValue><ssdm name="add_ln93_104"/></StgValue>
</operation>

<operation id="1823" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1382 %tmp_208 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_104, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1824" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1384 %mul_ln93_105 = mul i22 %sext_ln93_105, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_105"/></StgValue>
</operation>

<operation id="1825" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1467 %add_ln93_118 = add i22 %shl_ln93_117, i22 %mul_ln93_118

]]></Node>
<StgValue><ssdm name="add_ln93_118"/></StgValue>
</operation>

<operation id="1826" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1470 %tmp_222 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_118, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1827" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1472 %mul_ln93_119 = mul i22 %sext_ln93_119, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_119"/></StgValue>
</operation>

<operation id="1828" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1553 %shl_ln93_131 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_235, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_131"/></StgValue>
</operation>

<operation id="1829" st_id="84" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1554 %mul_ln93_132 = mul i22 %sext_ln93_132, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_132"/></StgValue>
</operation>

<operation id="1830" st_id="84" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1555 %add_ln93_132 = add i22 %shl_ln93_131, i22 %mul_ln93_132

]]></Node>
<StgValue><ssdm name="add_ln93_132"/></StgValue>
</operation>

<operation id="1831" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1636 %mul_ln93_145 = mul i22 %sext_ln93_145, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_145"/></StgValue>
</operation>

<operation id="1832" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1718 %mul_ln93_158 = mul i22 %sext_ln93_158, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_158"/></StgValue>
</operation>

<operation id="1833" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="7">
<![CDATA[
entry:1820 %W3_load_6 = load i7 %W3_addr_6

]]></Node>
<StgValue><ssdm name="W3_load_6"/></StgValue>
</operation>

<operation id="1834" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="7">
<![CDATA[
entry:1902 %W3_load_18 = load i7 %W3_addr_18

]]></Node>
<StgValue><ssdm name="W3_load_18"/></StgValue>
</operation>

<operation id="1835" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="16" op_0_bw="7">
<![CDATA[
entry:1978 %W3_load_30 = load i7 %W3_addr_30

]]></Node>
<StgValue><ssdm name="W3_load_30"/></StgValue>
</operation>

<operation id="1836" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="16" op_0_bw="7">
<![CDATA[
entry:2054 %W3_load_42 = load i7 %W3_addr_42

]]></Node>
<StgValue><ssdm name="W3_load_42"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1837" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:148 %W2_addr_107 = getelementptr i16 %W2, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="W2_addr_107"/></StgValue>
</operation>

<operation id="1838" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:161 %W2_addr_120 = getelementptr i16 %W2, i64 0, i64 120

]]></Node>
<StgValue><ssdm name="W2_addr_120"/></StgValue>
</operation>

<operation id="1839" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:263 %W3_addr_54 = getelementptr i16 %W3, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="W3_addr_54"/></StgValue>
</operation>

<operation id="1840" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:275 %W3_addr_66 = getelementptr i16 %W3, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="W3_addr_66"/></StgValue>
</operation>

<operation id="1841" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:660 %sum_29_loc_load = load i16 %sum_29_loc

]]></Node>
<StgValue><ssdm name="sum_29_loc_load"/></StgValue>
</operation>

<operation id="1842" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="15" op_0_bw="16">
<![CDATA[
entry:661 %trunc_ln80_8 = trunc i16 %sum_29_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_8"/></StgValue>
</operation>

<operation id="1843" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="4">
<![CDATA[
entry:665 %sum_22 = load i4 %b1_addr_9

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="1844" st_id="85" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:666 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1440, i16 %sum_22, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_32_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1845" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:690 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_29_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1846" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:691 %output_fc1_22 = select i1 %tmp_99, i15 0, i15 %trunc_ln80_8

]]></Node>
<StgValue><ssdm name="output_fc1_22"/></StgValue>
</operation>

<operation id="1847" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:761 %shl_ln93_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_110, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_7"/></StgValue>
</operation>

<operation id="1848" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:762 %mul_ln93_7 = mul i22 %sext_ln93_7, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_7"/></StgValue>
</operation>

<operation id="1849" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:763 %add_ln93_7 = add i22 %shl_ln93_7, i22 %mul_ln93_7

]]></Node>
<StgValue><ssdm name="add_ln93_7"/></StgValue>
</operation>

<operation id="1850" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="22" op_0_bw="16">
<![CDATA[
entry:765 %sext_ln93_8 = sext i16 %W2_load_8

]]></Node>
<StgValue><ssdm name="sext_ln93_8"/></StgValue>
</operation>

<operation id="1851" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="22" op_0_bw="15">
<![CDATA[
entry:766 %zext_ln93_8 = zext i15 %output_fc1_22

]]></Node>
<StgValue><ssdm name="zext_ln93_8"/></StgValue>
</operation>

<operation id="1852" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:769 %mul_ln93_8 = mul i22 %sext_ln93_8, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_8"/></StgValue>
</operation>

<operation id="1853" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:855 %shl_ln93_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_124, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_20"/></StgValue>
</operation>

<operation id="1854" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:856 %mul_ln93_21 = mul i22 %sext_ln93_21, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_21"/></StgValue>
</operation>

<operation id="1855" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:857 %add_ln93_21 = add i22 %shl_ln93_20, i22 %mul_ln93_21

]]></Node>
<StgValue><ssdm name="add_ln93_21"/></StgValue>
</operation>

<operation id="1856" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="22" op_0_bw="16">
<![CDATA[
entry:859 %sext_ln93_22 = sext i16 %W2_load_22

]]></Node>
<StgValue><ssdm name="sext_ln93_22"/></StgValue>
</operation>

<operation id="1857" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:862 %mul_ln93_22 = mul i22 %sext_ln93_22, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_22"/></StgValue>
</operation>

<operation id="1858" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:943 %shl_ln93_34 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_138, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_34"/></StgValue>
</operation>

<operation id="1859" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:944 %mul_ln93_35 = mul i22 %sext_ln93_35, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_35"/></StgValue>
</operation>

<operation id="1860" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:945 %add_ln93_35 = add i22 %shl_ln93_34, i22 %mul_ln93_35

]]></Node>
<StgValue><ssdm name="add_ln93_35"/></StgValue>
</operation>

<operation id="1861" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="22" op_0_bw="16">
<![CDATA[
entry:947 %sext_ln93_36 = sext i16 %W2_load_36

]]></Node>
<StgValue><ssdm name="sext_ln93_36"/></StgValue>
</operation>

<operation id="1862" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:950 %mul_ln93_36 = mul i22 %sext_ln93_36, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_36"/></StgValue>
</operation>

<operation id="1863" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1031 %shl_ln93_48 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_152, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_48"/></StgValue>
</operation>

<operation id="1864" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1032 %mul_ln93_49 = mul i22 %sext_ln93_49, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_49"/></StgValue>
</operation>

<operation id="1865" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1033 %add_ln93_49 = add i22 %shl_ln93_48, i22 %mul_ln93_49

]]></Node>
<StgValue><ssdm name="add_ln93_49"/></StgValue>
</operation>

<operation id="1866" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="22" op_0_bw="16">
<![CDATA[
entry:1035 %sext_ln93_50 = sext i16 %W2_load_50

]]></Node>
<StgValue><ssdm name="sext_ln93_50"/></StgValue>
</operation>

<operation id="1867" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1038 %mul_ln93_50 = mul i22 %sext_ln93_50, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_50"/></StgValue>
</operation>

<operation id="1868" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1119 %shl_ln93_62 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_166, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_62"/></StgValue>
</operation>

<operation id="1869" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1120 %mul_ln93_63 = mul i22 %sext_ln93_63, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_63"/></StgValue>
</operation>

<operation id="1870" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1121 %add_ln93_63 = add i22 %shl_ln93_62, i22 %mul_ln93_63

]]></Node>
<StgValue><ssdm name="add_ln93_63"/></StgValue>
</operation>

<operation id="1871" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="22" op_0_bw="16">
<![CDATA[
entry:1123 %sext_ln93_64 = sext i16 %W2_load_64

]]></Node>
<StgValue><ssdm name="sext_ln93_64"/></StgValue>
</operation>

<operation id="1872" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1126 %mul_ln93_64 = mul i22 %sext_ln93_64, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_64"/></StgValue>
</operation>

<operation id="1873" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1207 %shl_ln93_76 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_180, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_76"/></StgValue>
</operation>

<operation id="1874" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1208 %mul_ln93_77 = mul i22 %sext_ln93_77, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_77"/></StgValue>
</operation>

<operation id="1875" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1209 %add_ln93_77 = add i22 %shl_ln93_76, i22 %mul_ln93_77

]]></Node>
<StgValue><ssdm name="add_ln93_77"/></StgValue>
</operation>

<operation id="1876" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="22" op_0_bw="16">
<![CDATA[
entry:1211 %sext_ln93_78 = sext i16 %W2_load_78

]]></Node>
<StgValue><ssdm name="sext_ln93_78"/></StgValue>
</operation>

<operation id="1877" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1214 %mul_ln93_78 = mul i22 %sext_ln93_78, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_78"/></StgValue>
</operation>

<operation id="1878" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="8">
<![CDATA[
entry:1228 %W2_load_81 = load i8 %W2_addr_81

]]></Node>
<StgValue><ssdm name="W2_load_81"/></StgValue>
</operation>

<operation id="1879" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1295 %shl_ln93_90 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_194, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_90"/></StgValue>
</operation>

<operation id="1880" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1296 %mul_ln93_91 = mul i22 %sext_ln93_91, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_91"/></StgValue>
</operation>

<operation id="1881" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1297 %add_ln93_91 = add i22 %shl_ln93_90, i22 %mul_ln93_91

]]></Node>
<StgValue><ssdm name="add_ln93_91"/></StgValue>
</operation>

<operation id="1882" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="22" op_0_bw="16">
<![CDATA[
entry:1299 %sext_ln93_92 = sext i16 %W2_load_92

]]></Node>
<StgValue><ssdm name="sext_ln93_92"/></StgValue>
</operation>

<operation id="1883" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1302 %mul_ln93_92 = mul i22 %sext_ln93_92, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_92"/></StgValue>
</operation>

<operation id="1884" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="8">
<![CDATA[
entry:1310 %W2_load_94 = load i8 %W2_addr_94

]]></Node>
<StgValue><ssdm name="W2_load_94"/></StgValue>
</operation>

<operation id="1885" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1383 %shl_ln93_104 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_208, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_104"/></StgValue>
</operation>

<operation id="1886" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1384 %mul_ln93_105 = mul i22 %sext_ln93_105, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_105"/></StgValue>
</operation>

<operation id="1887" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1385 %add_ln93_105 = add i22 %shl_ln93_104, i22 %mul_ln93_105

]]></Node>
<StgValue><ssdm name="add_ln93_105"/></StgValue>
</operation>

<operation id="1888" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="22" op_0_bw="16">
<![CDATA[
entry:1387 %sext_ln93_106 = sext i16 %W2_load_106

]]></Node>
<StgValue><ssdm name="sext_ln93_106"/></StgValue>
</operation>

<operation id="1889" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1390 %mul_ln93_106 = mul i22 %sext_ln93_106, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_106"/></StgValue>
</operation>

<operation id="1890" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="8">
<![CDATA[
entry:1392 %W2_load_107 = load i8 %W2_addr_107

]]></Node>
<StgValue><ssdm name="W2_load_107"/></StgValue>
</operation>

<operation id="1891" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1471 %shl_ln93_118 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_222, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_118"/></StgValue>
</operation>

<operation id="1892" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1472 %mul_ln93_119 = mul i22 %sext_ln93_119, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_119"/></StgValue>
</operation>

<operation id="1893" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1473 %add_ln93_119 = add i22 %shl_ln93_118, i22 %mul_ln93_119

]]></Node>
<StgValue><ssdm name="add_ln93_119"/></StgValue>
</operation>

<operation id="1894" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="8">
<![CDATA[
entry:1474 %W2_load_120 = load i8 %W2_addr_120

]]></Node>
<StgValue><ssdm name="W2_load_120"/></StgValue>
</operation>

<operation id="1895" st_id="85" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1555 %add_ln93_132 = add i22 %shl_ln93_131, i22 %mul_ln93_132

]]></Node>
<StgValue><ssdm name="add_ln93_132"/></StgValue>
</operation>

<operation id="1896" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1558 %tmp_236 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_132, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1897" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1635 %shl_ln93_144 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_248, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_144"/></StgValue>
</operation>

<operation id="1898" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1636 %mul_ln93_145 = mul i22 %sext_ln93_145, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_145"/></StgValue>
</operation>

<operation id="1899" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1637 %add_ln93_145 = add i22 %shl_ln93_144, i22 %mul_ln93_145

]]></Node>
<StgValue><ssdm name="add_ln93_145"/></StgValue>
</operation>

<operation id="1900" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1717 %shl_ln93_157 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_261, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_157"/></StgValue>
</operation>

<operation id="1901" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1718 %mul_ln93_158 = mul i22 %sext_ln93_158, i22 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_158"/></StgValue>
</operation>

<operation id="1902" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1719 %add_ln93_158 = add i22 %shl_ln93_157, i22 %mul_ln93_158

]]></Node>
<StgValue><ssdm name="add_ln93_158"/></StgValue>
</operation>

<operation id="1903" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="16" op_0_bw="7">
<![CDATA[
entry:1978 %W3_load_30 = load i7 %W3_addr_30

]]></Node>
<StgValue><ssdm name="W3_load_30"/></StgValue>
</operation>

<operation id="1904" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="16" op_0_bw="7">
<![CDATA[
entry:2054 %W3_load_42 = load i7 %W3_addr_42

]]></Node>
<StgValue><ssdm name="W3_load_42"/></StgValue>
</operation>

<operation id="1905" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="7">
<![CDATA[
entry:2130 %W3_load_54 = load i7 %W3_addr_54

]]></Node>
<StgValue><ssdm name="W3_load_54"/></StgValue>
</operation>

<operation id="1906" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="16" op_0_bw="7">
<![CDATA[
entry:2206 %W3_load_66 = load i7 %W3_addr_66

]]></Node>
<StgValue><ssdm name="W3_load_66"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1907" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:174 %W2_addr_133 = getelementptr i16 %W2, i64 0, i64 133

]]></Node>
<StgValue><ssdm name="W2_addr_133"/></StgValue>
</operation>

<operation id="1908" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:187 %W2_addr_146 = getelementptr i16 %W2, i64 0, i64 146

]]></Node>
<StgValue><ssdm name="W2_addr_146"/></StgValue>
</operation>

<operation id="1909" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:287 %W3_addr_78 = getelementptr i16 %W3, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="W3_addr_78"/></StgValue>
</operation>

<operation id="1910" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:299 %W3_addr_90 = getelementptr i16 %W3, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="W3_addr_90"/></StgValue>
</operation>

<operation id="1911" st_id="86" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:666 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1440, i16 %sum_22, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_32_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1912" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:671 %b1_addr_10 = getelementptr i16 %b1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="b1_addr_10"/></StgValue>
</operation>

<operation id="1913" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="4">
<![CDATA[
entry:672 %sum_23 = load i4 %b1_addr_10

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="1914" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:763 %add_ln93_7 = add i22 %shl_ln93_7, i22 %mul_ln93_7

]]></Node>
<StgValue><ssdm name="add_ln93_7"/></StgValue>
</operation>

<operation id="1915" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:767 %tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_7, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1916" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:769 %mul_ln93_8 = mul i22 %sext_ln93_8, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_8"/></StgValue>
</operation>

<operation id="1917" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:857 %add_ln93_21 = add i22 %shl_ln93_20, i22 %mul_ln93_21

]]></Node>
<StgValue><ssdm name="add_ln93_21"/></StgValue>
</operation>

<operation id="1918" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:860 %tmp_125 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_21, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1919" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:862 %mul_ln93_22 = mul i22 %sext_ln93_22, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_22"/></StgValue>
</operation>

<operation id="1920" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:945 %add_ln93_35 = add i22 %shl_ln93_34, i22 %mul_ln93_35

]]></Node>
<StgValue><ssdm name="add_ln93_35"/></StgValue>
</operation>

<operation id="1921" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:948 %tmp_139 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_35, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1922" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:950 %mul_ln93_36 = mul i22 %sext_ln93_36, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_36"/></StgValue>
</operation>

<operation id="1923" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1033 %add_ln93_49 = add i22 %shl_ln93_48, i22 %mul_ln93_49

]]></Node>
<StgValue><ssdm name="add_ln93_49"/></StgValue>
</operation>

<operation id="1924" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1036 %tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_49, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1925" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1038 %mul_ln93_50 = mul i22 %sext_ln93_50, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_50"/></StgValue>
</operation>

<operation id="1926" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1121 %add_ln93_63 = add i22 %shl_ln93_62, i22 %mul_ln93_63

]]></Node>
<StgValue><ssdm name="add_ln93_63"/></StgValue>
</operation>

<operation id="1927" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1124 %tmp_167 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_63, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1928" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1126 %mul_ln93_64 = mul i22 %sext_ln93_64, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_64"/></StgValue>
</operation>

<operation id="1929" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1209 %add_ln93_77 = add i22 %shl_ln93_76, i22 %mul_ln93_77

]]></Node>
<StgValue><ssdm name="add_ln93_77"/></StgValue>
</operation>

<operation id="1930" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1212 %tmp_181 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_77, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1931" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1214 %mul_ln93_78 = mul i22 %sext_ln93_78, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_78"/></StgValue>
</operation>

<operation id="1932" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1297 %add_ln93_91 = add i22 %shl_ln93_90, i22 %mul_ln93_91

]]></Node>
<StgValue><ssdm name="add_ln93_91"/></StgValue>
</operation>

<operation id="1933" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1300 %tmp_195 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_91, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1934" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1302 %mul_ln93_92 = mul i22 %sext_ln93_92, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_92"/></StgValue>
</operation>

<operation id="1935" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1385 %add_ln93_105 = add i22 %shl_ln93_104, i22 %mul_ln93_105

]]></Node>
<StgValue><ssdm name="add_ln93_105"/></StgValue>
</operation>

<operation id="1936" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1388 %tmp_209 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_105, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1937" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1390 %mul_ln93_106 = mul i22 %sext_ln93_106, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_106"/></StgValue>
</operation>

<operation id="1938" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="8">
<![CDATA[
entry:1392 %W2_load_107 = load i8 %W2_addr_107

]]></Node>
<StgValue><ssdm name="W2_load_107"/></StgValue>
</operation>

<operation id="1939" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1473 %add_ln93_119 = add i22 %shl_ln93_118, i22 %mul_ln93_119

]]></Node>
<StgValue><ssdm name="add_ln93_119"/></StgValue>
</operation>

<operation id="1940" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="8">
<![CDATA[
entry:1474 %W2_load_120 = load i8 %W2_addr_120

]]></Node>
<StgValue><ssdm name="W2_load_120"/></StgValue>
</operation>

<operation id="1941" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="22" op_0_bw="16">
<![CDATA[
entry:1475 %sext_ln93_120 = sext i16 %W2_load_120

]]></Node>
<StgValue><ssdm name="sext_ln93_120"/></StgValue>
</operation>

<operation id="1942" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1476 %tmp_223 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_119, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1943" st_id="86" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1478 %mul_ln93_120 = mul i22 %sext_ln93_120, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_120"/></StgValue>
</operation>

<operation id="1944" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="8">
<![CDATA[
entry:1556 %W2_load_133 = load i8 %W2_addr_133

]]></Node>
<StgValue><ssdm name="W2_load_133"/></StgValue>
</operation>

<operation id="1945" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1637 %add_ln93_145 = add i22 %shl_ln93_144, i22 %mul_ln93_145

]]></Node>
<StgValue><ssdm name="add_ln93_145"/></StgValue>
</operation>

<operation id="1946" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="8">
<![CDATA[
entry:1638 %W2_load_146 = load i8 %W2_addr_146

]]></Node>
<StgValue><ssdm name="W2_load_146"/></StgValue>
</operation>

<operation id="1947" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1640 %tmp_249 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_145, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1948" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1719 %add_ln93_158 = add i22 %shl_ln93_157, i22 %mul_ln93_158

]]></Node>
<StgValue><ssdm name="add_ln93_158"/></StgValue>
</operation>

<operation id="1949" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1722 %tmp_262 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_158, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1950" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="7">
<![CDATA[
entry:2130 %W3_load_54 = load i7 %W3_addr_54

]]></Node>
<StgValue><ssdm name="W3_load_54"/></StgValue>
</operation>

<operation id="1951" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="16" op_0_bw="7">
<![CDATA[
entry:2206 %W3_load_66 = load i7 %W3_addr_66

]]></Node>
<StgValue><ssdm name="W3_load_66"/></StgValue>
</operation>

<operation id="1952" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="16" op_0_bw="7">
<![CDATA[
entry:2282 %W3_load_78 = load i7 %W3_addr_78

]]></Node>
<StgValue><ssdm name="W3_load_78"/></StgValue>
</operation>

<operation id="1953" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="16" op_0_bw="7">
<![CDATA[
entry:2358 %W3_load_90 = load i7 %W3_addr_90

]]></Node>
<StgValue><ssdm name="W3_load_90"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1954" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:110 %W2_addr_69 = getelementptr i16 %W2, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="W2_addr_69"/></StgValue>
</operation>

<operation id="1955" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:200 %W2_addr_159 = getelementptr i16 %W2, i64 0, i64 159

]]></Node>
<StgValue><ssdm name="W2_addr_159"/></StgValue>
</operation>

<operation id="1956" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:311 %W3_addr_102 = getelementptr i16 %W3, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="W3_addr_102"/></StgValue>
</operation>

<operation id="1957" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:323 %W3_addr_114 = getelementptr i16 %W3, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="W3_addr_114"/></StgValue>
</operation>

<operation id="1958" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:667 %sum_32_loc_load = load i16 %sum_32_loc

]]></Node>
<StgValue><ssdm name="sum_32_loc_load"/></StgValue>
</operation>

<operation id="1959" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="15" op_0_bw="16">
<![CDATA[
entry:668 %trunc_ln80_9 = trunc i16 %sum_32_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_9"/></StgValue>
</operation>

<operation id="1960" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="4">
<![CDATA[
entry:672 %sum_23 = load i4 %b1_addr_10

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="1961" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:673 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1441, i16 %sum_23, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_35_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="1962" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:697 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_32_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1963" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:698 %output_fc1_23 = select i1 %tmp_100, i15 0, i15 %trunc_ln80_9

]]></Node>
<StgValue><ssdm name="output_fc1_23"/></StgValue>
</operation>

<operation id="1964" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:768 %shl_ln93_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_111, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_8"/></StgValue>
</operation>

<operation id="1965" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:769 %mul_ln93_8 = mul i22 %sext_ln93_8, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_8"/></StgValue>
</operation>

<operation id="1966" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:770 %add_ln93_8 = add i22 %shl_ln93_8, i22 %mul_ln93_8

]]></Node>
<StgValue><ssdm name="add_ln93_8"/></StgValue>
</operation>

<operation id="1967" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="22" op_0_bw="16">
<![CDATA[
entry:772 %sext_ln93_9 = sext i16 %W2_load_9

]]></Node>
<StgValue><ssdm name="sext_ln93_9"/></StgValue>
</operation>

<operation id="1968" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="22" op_0_bw="15">
<![CDATA[
entry:773 %zext_ln93_9 = zext i15 %output_fc1_23

]]></Node>
<StgValue><ssdm name="zext_ln93_9"/></StgValue>
</operation>

<operation id="1969" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:776 %mul_ln93_9 = mul i22 %sext_ln93_9, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_9"/></StgValue>
</operation>

<operation id="1970" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:861 %shl_ln93_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_125, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_21"/></StgValue>
</operation>

<operation id="1971" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:862 %mul_ln93_22 = mul i22 %sext_ln93_22, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_22"/></StgValue>
</operation>

<operation id="1972" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:863 %add_ln93_22 = add i22 %shl_ln93_21, i22 %mul_ln93_22

]]></Node>
<StgValue><ssdm name="add_ln93_22"/></StgValue>
</operation>

<operation id="1973" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="22" op_0_bw="16">
<![CDATA[
entry:865 %sext_ln93_23 = sext i16 %W2_load_23

]]></Node>
<StgValue><ssdm name="sext_ln93_23"/></StgValue>
</operation>

<operation id="1974" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:868 %mul_ln93_23 = mul i22 %sext_ln93_23, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_23"/></StgValue>
</operation>

<operation id="1975" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:949 %shl_ln93_35 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_139, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_35"/></StgValue>
</operation>

<operation id="1976" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:950 %mul_ln93_36 = mul i22 %sext_ln93_36, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_36"/></StgValue>
</operation>

<operation id="1977" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:951 %add_ln93_36 = add i22 %shl_ln93_35, i22 %mul_ln93_36

]]></Node>
<StgValue><ssdm name="add_ln93_36"/></StgValue>
</operation>

<operation id="1978" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="22" op_0_bw="16">
<![CDATA[
entry:953 %sext_ln93_37 = sext i16 %W2_load_37

]]></Node>
<StgValue><ssdm name="sext_ln93_37"/></StgValue>
</operation>

<operation id="1979" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:956 %mul_ln93_37 = mul i22 %sext_ln93_37, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_37"/></StgValue>
</operation>

<operation id="1980" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1037 %shl_ln93_49 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_153, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_49"/></StgValue>
</operation>

<operation id="1981" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1038 %mul_ln93_50 = mul i22 %sext_ln93_50, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_50"/></StgValue>
</operation>

<operation id="1982" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1039 %add_ln93_50 = add i22 %shl_ln93_49, i22 %mul_ln93_50

]]></Node>
<StgValue><ssdm name="add_ln93_50"/></StgValue>
</operation>

<operation id="1983" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="22" op_0_bw="16">
<![CDATA[
entry:1041 %sext_ln93_51 = sext i16 %W2_load_51

]]></Node>
<StgValue><ssdm name="sext_ln93_51"/></StgValue>
</operation>

<operation id="1984" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1044 %mul_ln93_51 = mul i22 %sext_ln93_51, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_51"/></StgValue>
</operation>

<operation id="1985" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1125 %shl_ln93_63 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_167, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_63"/></StgValue>
</operation>

<operation id="1986" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1126 %mul_ln93_64 = mul i22 %sext_ln93_64, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_64"/></StgValue>
</operation>

<operation id="1987" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1127 %add_ln93_64 = add i22 %shl_ln93_63, i22 %mul_ln93_64

]]></Node>
<StgValue><ssdm name="add_ln93_64"/></StgValue>
</operation>

<operation id="1988" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="22" op_0_bw="16">
<![CDATA[
entry:1129 %sext_ln93_65 = sext i16 %W2_load_65

]]></Node>
<StgValue><ssdm name="sext_ln93_65"/></StgValue>
</operation>

<operation id="1989" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1132 %mul_ln93_65 = mul i22 %sext_ln93_65, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_65"/></StgValue>
</operation>

<operation id="1990" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="8">
<![CDATA[
entry:1152 %W2_load_69 = load i8 %W2_addr_69

]]></Node>
<StgValue><ssdm name="W2_load_69"/></StgValue>
</operation>

<operation id="1991" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1213 %shl_ln93_77 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_181, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_77"/></StgValue>
</operation>

<operation id="1992" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1214 %mul_ln93_78 = mul i22 %sext_ln93_78, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_78"/></StgValue>
</operation>

<operation id="1993" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1215 %add_ln93_78 = add i22 %shl_ln93_77, i22 %mul_ln93_78

]]></Node>
<StgValue><ssdm name="add_ln93_78"/></StgValue>
</operation>

<operation id="1994" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="22" op_0_bw="16">
<![CDATA[
entry:1217 %sext_ln93_79 = sext i16 %W2_load_79

]]></Node>
<StgValue><ssdm name="sext_ln93_79"/></StgValue>
</operation>

<operation id="1995" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1220 %mul_ln93_79 = mul i22 %sext_ln93_79, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_79"/></StgValue>
</operation>

<operation id="1996" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1301 %shl_ln93_91 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_195, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_91"/></StgValue>
</operation>

<operation id="1997" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1302 %mul_ln93_92 = mul i22 %sext_ln93_92, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_92"/></StgValue>
</operation>

<operation id="1998" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1303 %add_ln93_92 = add i22 %shl_ln93_91, i22 %mul_ln93_92

]]></Node>
<StgValue><ssdm name="add_ln93_92"/></StgValue>
</operation>

<operation id="1999" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="22" op_0_bw="16">
<![CDATA[
entry:1305 %sext_ln93_93 = sext i16 %W2_load_93

]]></Node>
<StgValue><ssdm name="sext_ln93_93"/></StgValue>
</operation>

<operation id="2000" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1308 %mul_ln93_93 = mul i22 %sext_ln93_93, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_93"/></StgValue>
</operation>

<operation id="2001" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1389 %shl_ln93_105 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_209, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_105"/></StgValue>
</operation>

<operation id="2002" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1390 %mul_ln93_106 = mul i22 %sext_ln93_106, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_106"/></StgValue>
</operation>

<operation id="2003" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1391 %add_ln93_106 = add i22 %shl_ln93_105, i22 %mul_ln93_106

]]></Node>
<StgValue><ssdm name="add_ln93_106"/></StgValue>
</operation>

<operation id="2004" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="22" op_0_bw="16">
<![CDATA[
entry:1393 %sext_ln93_107 = sext i16 %W2_load_107

]]></Node>
<StgValue><ssdm name="sext_ln93_107"/></StgValue>
</operation>

<operation id="2005" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1396 %mul_ln93_107 = mul i22 %sext_ln93_107, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_107"/></StgValue>
</operation>

<operation id="2006" st_id="87" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1478 %mul_ln93_120 = mul i22 %sext_ln93_120, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_120"/></StgValue>
</operation>

<operation id="2007" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="8">
<![CDATA[
entry:1556 %W2_load_133 = load i8 %W2_addr_133

]]></Node>
<StgValue><ssdm name="W2_load_133"/></StgValue>
</operation>

<operation id="2008" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="22" op_0_bw="16">
<![CDATA[
entry:1557 %sext_ln93_133 = sext i16 %W2_load_133

]]></Node>
<StgValue><ssdm name="sext_ln93_133"/></StgValue>
</operation>

<operation id="2009" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1560 %mul_ln93_133 = mul i22 %sext_ln93_133, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_133"/></StgValue>
</operation>

<operation id="2010" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="8">
<![CDATA[
entry:1638 %W2_load_146 = load i8 %W2_addr_146

]]></Node>
<StgValue><ssdm name="W2_load_146"/></StgValue>
</operation>

<operation id="2011" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="22" op_0_bw="16">
<![CDATA[
entry:1639 %sext_ln93_146 = sext i16 %W2_load_146

]]></Node>
<StgValue><ssdm name="sext_ln93_146"/></StgValue>
</operation>

<operation id="2012" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1642 %mul_ln93_146 = mul i22 %sext_ln93_146, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_146"/></StgValue>
</operation>

<operation id="2013" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="16" op_0_bw="8">
<![CDATA[
entry:1720 %W2_load_159 = load i8 %W2_addr_159

]]></Node>
<StgValue><ssdm name="W2_load_159"/></StgValue>
</operation>

<operation id="2014" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="16" op_0_bw="7">
<![CDATA[
entry:2282 %W3_load_78 = load i7 %W3_addr_78

]]></Node>
<StgValue><ssdm name="W3_load_78"/></StgValue>
</operation>

<operation id="2015" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="16" op_0_bw="7">
<![CDATA[
entry:2358 %W3_load_90 = load i7 %W3_addr_90

]]></Node>
<StgValue><ssdm name="W3_load_90"/></StgValue>
</operation>

<operation id="2016" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="16" op_0_bw="7">
<![CDATA[
entry:2434 %W3_load_102 = load i7 %W3_addr_102

]]></Node>
<StgValue><ssdm name="W3_load_102"/></StgValue>
</operation>

<operation id="2017" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="16" op_0_bw="7">
<![CDATA[
entry:2510 %W3_load_114 = load i7 %W3_addr_114

]]></Node>
<StgValue><ssdm name="W3_load_114"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2018" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %W2_addr_82 = getelementptr i16 %W2, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="W2_addr_82"/></StgValue>
</operation>

<operation id="2019" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:136 %W2_addr_95 = getelementptr i16 %W2, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="W2_addr_95"/></StgValue>
</operation>

<operation id="2020" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:216 %W3_addr_7 = getelementptr i16 %W3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="W3_addr_7"/></StgValue>
</operation>

<operation id="2021" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:228 %W3_addr_19 = getelementptr i16 %W3, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="W3_addr_19"/></StgValue>
</operation>

<operation id="2022" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:673 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1441, i16 %sum_23, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_35_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="2023" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:678 %b1_addr_11 = getelementptr i16 %b1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="b1_addr_11"/></StgValue>
</operation>

<operation id="2024" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="4">
<![CDATA[
entry:679 %sum_24 = load i4 %b1_addr_11

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="2025" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:770 %add_ln93_8 = add i22 %shl_ln93_8, i22 %mul_ln93_8

]]></Node>
<StgValue><ssdm name="add_ln93_8"/></StgValue>
</operation>

<operation id="2026" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:774 %tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_8, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2027" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:776 %mul_ln93_9 = mul i22 %sext_ln93_9, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_9"/></StgValue>
</operation>

<operation id="2028" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:863 %add_ln93_22 = add i22 %shl_ln93_21, i22 %mul_ln93_22

]]></Node>
<StgValue><ssdm name="add_ln93_22"/></StgValue>
</operation>

<operation id="2029" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:866 %tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_22, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2030" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:868 %mul_ln93_23 = mul i22 %sext_ln93_23, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_23"/></StgValue>
</operation>

<operation id="2031" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:951 %add_ln93_36 = add i22 %shl_ln93_35, i22 %mul_ln93_36

]]></Node>
<StgValue><ssdm name="add_ln93_36"/></StgValue>
</operation>

<operation id="2032" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:954 %tmp_140 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_36, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="2033" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:956 %mul_ln93_37 = mul i22 %sext_ln93_37, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_37"/></StgValue>
</operation>

<operation id="2034" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1039 %add_ln93_50 = add i22 %shl_ln93_49, i22 %mul_ln93_50

]]></Node>
<StgValue><ssdm name="add_ln93_50"/></StgValue>
</operation>

<operation id="2035" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1042 %tmp_154 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_50, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2036" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1044 %mul_ln93_51 = mul i22 %sext_ln93_51, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_51"/></StgValue>
</operation>

<operation id="2037" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1127 %add_ln93_64 = add i22 %shl_ln93_63, i22 %mul_ln93_64

]]></Node>
<StgValue><ssdm name="add_ln93_64"/></StgValue>
</operation>

<operation id="2038" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1130 %tmp_168 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_64, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2039" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1132 %mul_ln93_65 = mul i22 %sext_ln93_65, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_65"/></StgValue>
</operation>

<operation id="2040" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="8">
<![CDATA[
entry:1152 %W2_load_69 = load i8 %W2_addr_69

]]></Node>
<StgValue><ssdm name="W2_load_69"/></StgValue>
</operation>

<operation id="2041" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1215 %add_ln93_78 = add i22 %shl_ln93_77, i22 %mul_ln93_78

]]></Node>
<StgValue><ssdm name="add_ln93_78"/></StgValue>
</operation>

<operation id="2042" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1218 %tmp_182 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_78, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2043" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1220 %mul_ln93_79 = mul i22 %sext_ln93_79, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_79"/></StgValue>
</operation>

<operation id="2044" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="8">
<![CDATA[
entry:1234 %W2_load_82 = load i8 %W2_addr_82

]]></Node>
<StgValue><ssdm name="W2_load_82"/></StgValue>
</operation>

<operation id="2045" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1303 %add_ln93_92 = add i22 %shl_ln93_91, i22 %mul_ln93_92

]]></Node>
<StgValue><ssdm name="add_ln93_92"/></StgValue>
</operation>

<operation id="2046" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1306 %tmp_196 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_92, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2047" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1308 %mul_ln93_93 = mul i22 %sext_ln93_93, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_93"/></StgValue>
</operation>

<operation id="2048" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="8">
<![CDATA[
entry:1316 %W2_load_95 = load i8 %W2_addr_95

]]></Node>
<StgValue><ssdm name="W2_load_95"/></StgValue>
</operation>

<operation id="2049" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1391 %add_ln93_106 = add i22 %shl_ln93_105, i22 %mul_ln93_106

]]></Node>
<StgValue><ssdm name="add_ln93_106"/></StgValue>
</operation>

<operation id="2050" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1394 %tmp_210 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_106, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2051" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1396 %mul_ln93_107 = mul i22 %sext_ln93_107, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_107"/></StgValue>
</operation>

<operation id="2052" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1477 %shl_ln93_119 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_223, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_119"/></StgValue>
</operation>

<operation id="2053" st_id="88" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1478 %mul_ln93_120 = mul i22 %sext_ln93_120, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_120"/></StgValue>
</operation>

<operation id="2054" st_id="88" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1479 %add_ln93_120 = add i22 %shl_ln93_119, i22 %mul_ln93_120

]]></Node>
<StgValue><ssdm name="add_ln93_120"/></StgValue>
</operation>

<operation id="2055" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1560 %mul_ln93_133 = mul i22 %sext_ln93_133, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_133"/></StgValue>
</operation>

<operation id="2056" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1642 %mul_ln93_146 = mul i22 %sext_ln93_146, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_146"/></StgValue>
</operation>

<operation id="2057" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="16" op_0_bw="8">
<![CDATA[
entry:1720 %W2_load_159 = load i8 %W2_addr_159

]]></Node>
<StgValue><ssdm name="W2_load_159"/></StgValue>
</operation>

<operation id="2058" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="22" op_0_bw="16">
<![CDATA[
entry:1721 %sext_ln93_159 = sext i16 %W2_load_159

]]></Node>
<StgValue><ssdm name="sext_ln93_159"/></StgValue>
</operation>

<operation id="2059" st_id="88" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1724 %mul_ln93_159 = mul i22 %sext_ln93_159, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_159"/></StgValue>
</operation>

<operation id="2060" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="16" op_0_bw="7">
<![CDATA[
entry:1827 %W3_load_7 = load i7 %W3_addr_7

]]></Node>
<StgValue><ssdm name="W3_load_7"/></StgValue>
</operation>

<operation id="2061" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="16" op_0_bw="7">
<![CDATA[
entry:1908 %W3_load_19 = load i7 %W3_addr_19

]]></Node>
<StgValue><ssdm name="W3_load_19"/></StgValue>
</operation>

<operation id="2062" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="16" op_0_bw="7">
<![CDATA[
entry:2434 %W3_load_102 = load i7 %W3_addr_102

]]></Node>
<StgValue><ssdm name="W3_load_102"/></StgValue>
</operation>

<operation id="2063" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="16" op_0_bw="7">
<![CDATA[
entry:2510 %W3_load_114 = load i7 %W3_addr_114

]]></Node>
<StgValue><ssdm name="W3_load_114"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2064" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:149 %W2_addr_108 = getelementptr i16 %W2, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="W2_addr_108"/></StgValue>
</operation>

<operation id="2065" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:162 %W2_addr_121 = getelementptr i16 %W2, i64 0, i64 121

]]></Node>
<StgValue><ssdm name="W2_addr_121"/></StgValue>
</operation>

<operation id="2066" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:240 %W3_addr_31 = getelementptr i16 %W3, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="W3_addr_31"/></StgValue>
</operation>

<operation id="2067" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:252 %W3_addr_43 = getelementptr i16 %W3, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="W3_addr_43"/></StgValue>
</operation>

<operation id="2068" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:674 %sum_35_loc_load = load i16 %sum_35_loc

]]></Node>
<StgValue><ssdm name="sum_35_loc_load"/></StgValue>
</operation>

<operation id="2069" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="15" op_0_bw="16">
<![CDATA[
entry:675 %trunc_ln80_10 = trunc i16 %sum_35_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_10"/></StgValue>
</operation>

<operation id="2070" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="4">
<![CDATA[
entry:679 %sum_24 = load i4 %b1_addr_11

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="2071" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:680 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1442, i16 %sum_24, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_38_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="2072" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:699 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_35_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2073" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:700 %output_fc1_24 = select i1 %tmp_101, i15 0, i15 %trunc_ln80_10

]]></Node>
<StgValue><ssdm name="output_fc1_24"/></StgValue>
</operation>

<operation id="2074" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:775 %shl_ln93_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_112, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_9"/></StgValue>
</operation>

<operation id="2075" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:776 %mul_ln93_9 = mul i22 %sext_ln93_9, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_9"/></StgValue>
</operation>

<operation id="2076" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:777 %add_ln93_9 = add i22 %shl_ln93_9, i22 %mul_ln93_9

]]></Node>
<StgValue><ssdm name="add_ln93_9"/></StgValue>
</operation>

<operation id="2077" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="22" op_0_bw="16">
<![CDATA[
entry:779 %sext_ln93_10 = sext i16 %W2_load_10

]]></Node>
<StgValue><ssdm name="sext_ln93_10"/></StgValue>
</operation>

<operation id="2078" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="22" op_0_bw="15">
<![CDATA[
entry:780 %zext_ln93_10 = zext i15 %output_fc1_24

]]></Node>
<StgValue><ssdm name="zext_ln93_10"/></StgValue>
</operation>

<operation id="2079" st_id="89" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:783 %mul_ln93_10 = mul i22 %sext_ln93_10, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_10"/></StgValue>
</operation>

<operation id="2080" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:867 %shl_ln93_22 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_126, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_22"/></StgValue>
</operation>

<operation id="2081" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:868 %mul_ln93_23 = mul i22 %sext_ln93_23, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_23"/></StgValue>
</operation>

<operation id="2082" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:869 %add_ln93_23 = add i22 %shl_ln93_22, i22 %mul_ln93_23

]]></Node>
<StgValue><ssdm name="add_ln93_23"/></StgValue>
</operation>

<operation id="2083" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="22" op_0_bw="16">
<![CDATA[
entry:871 %sext_ln93_24 = sext i16 %W2_load_24

]]></Node>
<StgValue><ssdm name="sext_ln93_24"/></StgValue>
</operation>

<operation id="2084" st_id="89" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:874 %mul_ln93_24 = mul i22 %sext_ln93_24, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_24"/></StgValue>
</operation>

<operation id="2085" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:955 %shl_ln93_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_140, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_36"/></StgValue>
</operation>

<operation id="2086" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:956 %mul_ln93_37 = mul i22 %sext_ln93_37, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_37"/></StgValue>
</operation>

<operation id="2087" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:957 %add_ln93_37 = add i22 %shl_ln93_36, i22 %mul_ln93_37

]]></Node>
<StgValue><ssdm name="add_ln93_37"/></StgValue>
</operation>

<operation id="2088" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="22" op_0_bw="16">
<![CDATA[
entry:959 %sext_ln93_38 = sext i16 %W2_load_38

]]></Node>
<StgValue><ssdm name="sext_ln93_38"/></StgValue>
</operation>

<operation id="2089" st_id="89" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:962 %mul_ln93_38 = mul i22 %sext_ln93_38, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_38"/></StgValue>
</operation>

<operation id="2090" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1043 %shl_ln93_50 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_154, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_50"/></StgValue>
</operation>

<operation id="2091" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1044 %mul_ln93_51 = mul i22 %sext_ln93_51, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_51"/></StgValue>
</operation>

<operation id="2092" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1045 %add_ln93_51 = add i22 %shl_ln93_50, i22 %mul_ln93_51

]]></Node>
<StgValue><ssdm name="add_ln93_51"/></StgValue>
</operation>

<operation id="2093" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="22" op_0_bw="16">
<![CDATA[
entry:1047 %sext_ln93_52 = sext i16 %W2_load_52

]]></Node>
<StgValue><ssdm name="sext_ln93_52"/></StgValue>
</operation>

<operation id="2094" st_id="89" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1050 %mul_ln93_52 = mul i22 %sext_ln93_52, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_52"/></StgValue>
</operation>

<operation id="2095" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1131 %shl_ln93_64 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_168, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_64"/></StgValue>
</operation>

<operation id="2096" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1132 %mul_ln93_65 = mul i22 %sext_ln93_65, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_65"/></StgValue>
</operation>

<operation id="2097" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1133 %add_ln93_65 = add i22 %shl_ln93_64, i22 %mul_ln93_65

]]></Node>
<StgValue><ssdm name="add_ln93_65"/></StgValue>
</operation>

<operation id="2098" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="22" op_0_bw="16">
<![CDATA[
entry:1135 %sext_ln93_66 = sext i16 %W2_load_66

]]></Node>
<StgValue><ssdm name="sext_ln93_66"/></StgValue>
</operation>

<operation id="2099" st_id="89" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1138 %mul_ln93_66 = mul i22 %sext_ln93_66, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_66"/></StgValue>
</operation>

<operation id="2100" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1219 %shl_ln93_78 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_182, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_78"/></StgValue>
</operation>

<operation id="2101" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1220 %mul_ln93_79 = mul i22 %sext_ln93_79, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_79"/></StgValue>
</operation>

<operation id="2102" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1221 %add_ln93_79 = add i22 %shl_ln93_78, i22 %mul_ln93_79

]]></Node>
<StgValue><ssdm name="add_ln93_79"/></StgValue>
</operation>

<operation id="2103" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="22" op_0_bw="16">
<![CDATA[
entry:1223 %sext_ln93_80 = sext i16 %W2_load_80

]]></Node>
<StgValue><ssdm name="sext_ln93_80"/></StgValue>
</operation>

<operation id="2104" st_id="89" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1226 %mul_ln93_80 = mul i22 %sext_ln93_80, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_80"/></StgValue>
</operation>

<operation id="2105" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="8">
<![CDATA[
entry:1234 %W2_load_82 = load i8 %W2_addr_82

]]></Node>
<StgValue><ssdm name="W2_load_82"/></StgValue>
</operation>

<operation id="2106" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1307 %shl_ln93_92 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_196, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_92"/></StgValue>
</operation>

<operation id="2107" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1308 %mul_ln93_93 = mul i22 %sext_ln93_93, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_93"/></StgValue>
</operation>

<operation id="2108" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1309 %add_ln93_93 = add i22 %shl_ln93_92, i22 %mul_ln93_93

]]></Node>
<StgValue><ssdm name="add_ln93_93"/></StgValue>
</operation>

<operation id="2109" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="22" op_0_bw="16">
<![CDATA[
entry:1311 %sext_ln93_94 = sext i16 %W2_load_94

]]></Node>
<StgValue><ssdm name="sext_ln93_94"/></StgValue>
</operation>

<operation id="2110" st_id="89" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1314 %mul_ln93_94 = mul i22 %sext_ln93_94, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_94"/></StgValue>
</operation>

<operation id="2111" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="8">
<![CDATA[
entry:1316 %W2_load_95 = load i8 %W2_addr_95

]]></Node>
<StgValue><ssdm name="W2_load_95"/></StgValue>
</operation>

<operation id="2112" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1395 %shl_ln93_106 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_210, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_106"/></StgValue>
</operation>

<operation id="2113" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1396 %mul_ln93_107 = mul i22 %sext_ln93_107, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_107"/></StgValue>
</operation>

<operation id="2114" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1397 %add_ln93_107 = add i22 %shl_ln93_106, i22 %mul_ln93_107

]]></Node>
<StgValue><ssdm name="add_ln93_107"/></StgValue>
</operation>

<operation id="2115" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="8">
<![CDATA[
entry:1398 %W2_load_108 = load i8 %W2_addr_108

]]></Node>
<StgValue><ssdm name="W2_load_108"/></StgValue>
</operation>

<operation id="2116" st_id="89" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1479 %add_ln93_120 = add i22 %shl_ln93_119, i22 %mul_ln93_120

]]></Node>
<StgValue><ssdm name="add_ln93_120"/></StgValue>
</operation>

<operation id="2117" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="8">
<![CDATA[
entry:1480 %W2_load_121 = load i8 %W2_addr_121

]]></Node>
<StgValue><ssdm name="W2_load_121"/></StgValue>
</operation>

<operation id="2118" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1482 %tmp_224 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_120, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2119" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1559 %shl_ln93_132 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_236, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_132"/></StgValue>
</operation>

<operation id="2120" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1560 %mul_ln93_133 = mul i22 %sext_ln93_133, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_133"/></StgValue>
</operation>

<operation id="2121" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1561 %add_ln93_133 = add i22 %shl_ln93_132, i22 %mul_ln93_133

]]></Node>
<StgValue><ssdm name="add_ln93_133"/></StgValue>
</operation>

<operation id="2122" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1641 %shl_ln93_145 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_249, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_145"/></StgValue>
</operation>

<operation id="2123" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1642 %mul_ln93_146 = mul i22 %sext_ln93_146, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_146"/></StgValue>
</operation>

<operation id="2124" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1643 %add_ln93_146 = add i22 %shl_ln93_145, i22 %mul_ln93_146

]]></Node>
<StgValue><ssdm name="add_ln93_146"/></StgValue>
</operation>

<operation id="2125" st_id="89" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1724 %mul_ln93_159 = mul i22 %sext_ln93_159, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_159"/></StgValue>
</operation>

<operation id="2126" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="16" op_0_bw="7">
<![CDATA[
entry:1827 %W3_load_7 = load i7 %W3_addr_7

]]></Node>
<StgValue><ssdm name="W3_load_7"/></StgValue>
</operation>

<operation id="2127" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="16" op_0_bw="7">
<![CDATA[
entry:1908 %W3_load_19 = load i7 %W3_addr_19

]]></Node>
<StgValue><ssdm name="W3_load_19"/></StgValue>
</operation>

<operation id="2128" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="7">
<![CDATA[
entry:1984 %W3_load_31 = load i7 %W3_addr_31

]]></Node>
<StgValue><ssdm name="W3_load_31"/></StgValue>
</operation>

<operation id="2129" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="7">
<![CDATA[
entry:2060 %W3_load_43 = load i7 %W3_addr_43

]]></Node>
<StgValue><ssdm name="W3_load_43"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2130" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:175 %W2_addr_134 = getelementptr i16 %W2, i64 0, i64 134

]]></Node>
<StgValue><ssdm name="W2_addr_134"/></StgValue>
</operation>

<operation id="2131" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:188 %W2_addr_147 = getelementptr i16 %W2, i64 0, i64 147

]]></Node>
<StgValue><ssdm name="W2_addr_147"/></StgValue>
</operation>

<operation id="2132" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:264 %W3_addr_55 = getelementptr i16 %W3, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="W3_addr_55"/></StgValue>
</operation>

<operation id="2133" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:276 %W3_addr_67 = getelementptr i16 %W3, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="W3_addr_67"/></StgValue>
</operation>

<operation id="2134" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:680 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1442, i16 %sum_24, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_38_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="2135" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:685 %b1_addr_12 = getelementptr i16 %b1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="b1_addr_12"/></StgValue>
</operation>

<operation id="2136" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="4">
<![CDATA[
entry:686 %sum_25 = load i4 %b1_addr_12

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="2137" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:777 %add_ln93_9 = add i22 %shl_ln93_9, i22 %mul_ln93_9

]]></Node>
<StgValue><ssdm name="add_ln93_9"/></StgValue>
</operation>

<operation id="2138" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:781 %tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_9, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2139" st_id="90" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:783 %mul_ln93_10 = mul i22 %sext_ln93_10, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_10"/></StgValue>
</operation>

<operation id="2140" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:869 %add_ln93_23 = add i22 %shl_ln93_22, i22 %mul_ln93_23

]]></Node>
<StgValue><ssdm name="add_ln93_23"/></StgValue>
</operation>

<operation id="2141" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:872 %tmp_127 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_23, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2142" st_id="90" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:874 %mul_ln93_24 = mul i22 %sext_ln93_24, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_24"/></StgValue>
</operation>

<operation id="2143" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:957 %add_ln93_37 = add i22 %shl_ln93_36, i22 %mul_ln93_37

]]></Node>
<StgValue><ssdm name="add_ln93_37"/></StgValue>
</operation>

<operation id="2144" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:960 %tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_37, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2145" st_id="90" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:962 %mul_ln93_38 = mul i22 %sext_ln93_38, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_38"/></StgValue>
</operation>

<operation id="2146" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1045 %add_ln93_51 = add i22 %shl_ln93_50, i22 %mul_ln93_51

]]></Node>
<StgValue><ssdm name="add_ln93_51"/></StgValue>
</operation>

<operation id="2147" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1048 %tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_51, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2148" st_id="90" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1050 %mul_ln93_52 = mul i22 %sext_ln93_52, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_52"/></StgValue>
</operation>

<operation id="2149" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1133 %add_ln93_65 = add i22 %shl_ln93_64, i22 %mul_ln93_65

]]></Node>
<StgValue><ssdm name="add_ln93_65"/></StgValue>
</operation>

<operation id="2150" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1136 %tmp_169 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_65, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2151" st_id="90" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1138 %mul_ln93_66 = mul i22 %sext_ln93_66, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_66"/></StgValue>
</operation>

<operation id="2152" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1221 %add_ln93_79 = add i22 %shl_ln93_78, i22 %mul_ln93_79

]]></Node>
<StgValue><ssdm name="add_ln93_79"/></StgValue>
</operation>

<operation id="2153" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1224 %tmp_183 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_79, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2154" st_id="90" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1226 %mul_ln93_80 = mul i22 %sext_ln93_80, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_80"/></StgValue>
</operation>

<operation id="2155" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1309 %add_ln93_93 = add i22 %shl_ln93_92, i22 %mul_ln93_93

]]></Node>
<StgValue><ssdm name="add_ln93_93"/></StgValue>
</operation>

<operation id="2156" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1312 %tmp_197 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_93, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2157" st_id="90" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1314 %mul_ln93_94 = mul i22 %sext_ln93_94, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_94"/></StgValue>
</operation>

<operation id="2158" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1397 %add_ln93_107 = add i22 %shl_ln93_106, i22 %mul_ln93_107

]]></Node>
<StgValue><ssdm name="add_ln93_107"/></StgValue>
</operation>

<operation id="2159" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="8">
<![CDATA[
entry:1398 %W2_load_108 = load i8 %W2_addr_108

]]></Node>
<StgValue><ssdm name="W2_load_108"/></StgValue>
</operation>

<operation id="2160" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="22" op_0_bw="16">
<![CDATA[
entry:1399 %sext_ln93_108 = sext i16 %W2_load_108

]]></Node>
<StgValue><ssdm name="sext_ln93_108"/></StgValue>
</operation>

<operation id="2161" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1400 %tmp_211 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_107, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2162" st_id="90" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1402 %mul_ln93_108 = mul i22 %sext_ln93_108, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_108"/></StgValue>
</operation>

<operation id="2163" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="8">
<![CDATA[
entry:1480 %W2_load_121 = load i8 %W2_addr_121

]]></Node>
<StgValue><ssdm name="W2_load_121"/></StgValue>
</operation>

<operation id="2164" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="22" op_0_bw="16">
<![CDATA[
entry:1481 %sext_ln93_121 = sext i16 %W2_load_121

]]></Node>
<StgValue><ssdm name="sext_ln93_121"/></StgValue>
</operation>

<operation id="2165" st_id="90" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1484 %mul_ln93_121 = mul i22 %sext_ln93_121, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_121"/></StgValue>
</operation>

<operation id="2166" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1561 %add_ln93_133 = add i22 %shl_ln93_132, i22 %mul_ln93_133

]]></Node>
<StgValue><ssdm name="add_ln93_133"/></StgValue>
</operation>

<operation id="2167" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="8">
<![CDATA[
entry:1562 %W2_load_134 = load i8 %W2_addr_134

]]></Node>
<StgValue><ssdm name="W2_load_134"/></StgValue>
</operation>

<operation id="2168" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1564 %tmp_237 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_133, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="2169" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1643 %add_ln93_146 = add i22 %shl_ln93_145, i22 %mul_ln93_146

]]></Node>
<StgValue><ssdm name="add_ln93_146"/></StgValue>
</operation>

<operation id="2170" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="8">
<![CDATA[
entry:1644 %W2_load_147 = load i8 %W2_addr_147

]]></Node>
<StgValue><ssdm name="W2_load_147"/></StgValue>
</operation>

<operation id="2171" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1646 %tmp_250 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_146, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="2172" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1723 %shl_ln93_158 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_262, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_158"/></StgValue>
</operation>

<operation id="2173" st_id="90" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1724 %mul_ln93_159 = mul i22 %sext_ln93_159, i22 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_159"/></StgValue>
</operation>

<operation id="2174" st_id="90" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1725 %add_ln93_159 = add i22 %shl_ln93_158, i22 %mul_ln93_159

]]></Node>
<StgValue><ssdm name="add_ln93_159"/></StgValue>
</operation>

<operation id="2175" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="7">
<![CDATA[
entry:1984 %W3_load_31 = load i7 %W3_addr_31

]]></Node>
<StgValue><ssdm name="W3_load_31"/></StgValue>
</operation>

<operation id="2176" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="7">
<![CDATA[
entry:2060 %W3_load_43 = load i7 %W3_addr_43

]]></Node>
<StgValue><ssdm name="W3_load_43"/></StgValue>
</operation>

<operation id="2177" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="16" op_0_bw="7">
<![CDATA[
entry:2136 %W3_load_55 = load i7 %W3_addr_55

]]></Node>
<StgValue><ssdm name="W3_load_55"/></StgValue>
</operation>

<operation id="2178" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="16" op_0_bw="7">
<![CDATA[
entry:2212 %W3_load_67 = load i7 %W3_addr_67

]]></Node>
<StgValue><ssdm name="W3_load_67"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2179" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:124 %W2_addr_83 = getelementptr i16 %W2, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="W2_addr_83"/></StgValue>
</operation>

<operation id="2180" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:201 %W2_addr_160 = getelementptr i16 %W2, i64 0, i64 160

]]></Node>
<StgValue><ssdm name="W2_addr_160"/></StgValue>
</operation>

<operation id="2181" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:288 %W3_addr_79 = getelementptr i16 %W3, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="W3_addr_79"/></StgValue>
</operation>

<operation id="2182" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:300 %W3_addr_91 = getelementptr i16 %W3, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="W3_addr_91"/></StgValue>
</operation>

<operation id="2183" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:681 %sum_38_loc_load = load i16 %sum_38_loc

]]></Node>
<StgValue><ssdm name="sum_38_loc_load"/></StgValue>
</operation>

<operation id="2184" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="15" op_0_bw="16">
<![CDATA[
entry:682 %trunc_ln80_11 = trunc i16 %sum_38_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_11"/></StgValue>
</operation>

<operation id="2185" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="4">
<![CDATA[
entry:686 %sum_25 = load i4 %b1_addr_12

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="2186" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:687 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1443, i16 %sum_25, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_41_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="2187" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:701 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_38_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2188" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:702 %output_fc1_25 = select i1 %tmp_102, i15 0, i15 %trunc_ln80_11

]]></Node>
<StgValue><ssdm name="output_fc1_25"/></StgValue>
</operation>

<operation id="2189" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:782 %shl_ln93_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_113, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_s"/></StgValue>
</operation>

<operation id="2190" st_id="91" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:783 %mul_ln93_10 = mul i22 %sext_ln93_10, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_10"/></StgValue>
</operation>

<operation id="2191" st_id="91" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:784 %add_ln93_10 = add i22 %shl_ln93_s, i22 %mul_ln93_10

]]></Node>
<StgValue><ssdm name="add_ln93_10"/></StgValue>
</operation>

<operation id="2192" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="22" op_0_bw="16">
<![CDATA[
entry:786 %sext_ln93_11 = sext i16 %W2_load_11

]]></Node>
<StgValue><ssdm name="sext_ln93_11"/></StgValue>
</operation>

<operation id="2193" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="22" op_0_bw="15">
<![CDATA[
entry:787 %zext_ln93_11 = zext i15 %output_fc1_25

]]></Node>
<StgValue><ssdm name="zext_ln93_11"/></StgValue>
</operation>

<operation id="2194" st_id="91" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:790 %mul_ln93_11 = mul i22 %sext_ln93_11, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_11"/></StgValue>
</operation>

<operation id="2195" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:873 %shl_ln93_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_127, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_23"/></StgValue>
</operation>

<operation id="2196" st_id="91" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:874 %mul_ln93_24 = mul i22 %sext_ln93_24, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_24"/></StgValue>
</operation>

<operation id="2197" st_id="91" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:875 %add_ln93_24 = add i22 %shl_ln93_23, i22 %mul_ln93_24

]]></Node>
<StgValue><ssdm name="add_ln93_24"/></StgValue>
</operation>

<operation id="2198" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="22" op_0_bw="16">
<![CDATA[
entry:877 %sext_ln93_25 = sext i16 %W2_load_25

]]></Node>
<StgValue><ssdm name="sext_ln93_25"/></StgValue>
</operation>

<operation id="2199" st_id="91" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:880 %mul_ln93_25 = mul i22 %sext_ln93_25, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_25"/></StgValue>
</operation>

<operation id="2200" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:961 %shl_ln93_37 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_141, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_37"/></StgValue>
</operation>

<operation id="2201" st_id="91" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:962 %mul_ln93_38 = mul i22 %sext_ln93_38, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_38"/></StgValue>
</operation>

<operation id="2202" st_id="91" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:963 %add_ln93_38 = add i22 %shl_ln93_37, i22 %mul_ln93_38

]]></Node>
<StgValue><ssdm name="add_ln93_38"/></StgValue>
</operation>

<operation id="2203" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="22" op_0_bw="16">
<![CDATA[
entry:965 %sext_ln93_39 = sext i16 %W2_load_39

]]></Node>
<StgValue><ssdm name="sext_ln93_39"/></StgValue>
</operation>

<operation id="2204" st_id="91" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:968 %mul_ln93_39 = mul i22 %sext_ln93_39, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_39"/></StgValue>
</operation>

<operation id="2205" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1049 %shl_ln93_51 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_155, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_51"/></StgValue>
</operation>

<operation id="2206" st_id="91" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1050 %mul_ln93_52 = mul i22 %sext_ln93_52, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_52"/></StgValue>
</operation>

<operation id="2207" st_id="91" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1051 %add_ln93_52 = add i22 %shl_ln93_51, i22 %mul_ln93_52

]]></Node>
<StgValue><ssdm name="add_ln93_52"/></StgValue>
</operation>

<operation id="2208" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="22" op_0_bw="16">
<![CDATA[
entry:1053 %sext_ln93_53 = sext i16 %W2_load_53

]]></Node>
<StgValue><ssdm name="sext_ln93_53"/></StgValue>
</operation>

<operation id="2209" st_id="91" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1056 %mul_ln93_53 = mul i22 %sext_ln93_53, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_53"/></StgValue>
</operation>

<operation id="2210" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1137 %shl_ln93_65 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_169, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_65"/></StgValue>
</operation>

<operation id="2211" st_id="91" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1138 %mul_ln93_66 = mul i22 %sext_ln93_66, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_66"/></StgValue>
</operation>

<operation id="2212" st_id="91" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1139 %add_ln93_66 = add i22 %shl_ln93_65, i22 %mul_ln93_66

]]></Node>
<StgValue><ssdm name="add_ln93_66"/></StgValue>
</operation>

<operation id="2213" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="22" op_0_bw="16">
<![CDATA[
entry:1141 %sext_ln93_67 = sext i16 %W2_load_67

]]></Node>
<StgValue><ssdm name="sext_ln93_67"/></StgValue>
</operation>

<operation id="2214" st_id="91" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1144 %mul_ln93_67 = mul i22 %sext_ln93_67, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_67"/></StgValue>
</operation>

<operation id="2215" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1225 %shl_ln93_79 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_183, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_79"/></StgValue>
</operation>

<operation id="2216" st_id="91" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1226 %mul_ln93_80 = mul i22 %sext_ln93_80, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_80"/></StgValue>
</operation>

<operation id="2217" st_id="91" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1227 %add_ln93_80 = add i22 %shl_ln93_79, i22 %mul_ln93_80

]]></Node>
<StgValue><ssdm name="add_ln93_80"/></StgValue>
</operation>

<operation id="2218" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="22" op_0_bw="16">
<![CDATA[
entry:1229 %sext_ln93_81 = sext i16 %W2_load_81

]]></Node>
<StgValue><ssdm name="sext_ln93_81"/></StgValue>
</operation>

<operation id="2219" st_id="91" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1232 %mul_ln93_81 = mul i22 %sext_ln93_81, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_81"/></StgValue>
</operation>

<operation id="2220" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="8">
<![CDATA[
entry:1240 %W2_load_83 = load i8 %W2_addr_83

]]></Node>
<StgValue><ssdm name="W2_load_83"/></StgValue>
</operation>

<operation id="2221" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1313 %shl_ln93_93 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_197, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_93"/></StgValue>
</operation>

<operation id="2222" st_id="91" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1314 %mul_ln93_94 = mul i22 %sext_ln93_94, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_94"/></StgValue>
</operation>

<operation id="2223" st_id="91" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1315 %add_ln93_94 = add i22 %shl_ln93_93, i22 %mul_ln93_94

]]></Node>
<StgValue><ssdm name="add_ln93_94"/></StgValue>
</operation>

<operation id="2224" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="22" op_0_bw="16">
<![CDATA[
entry:1317 %sext_ln93_95 = sext i16 %W2_load_95

]]></Node>
<StgValue><ssdm name="sext_ln93_95"/></StgValue>
</operation>

<operation id="2225" st_id="91" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1320 %mul_ln93_95 = mul i22 %sext_ln93_95, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_95"/></StgValue>
</operation>

<operation id="2226" st_id="91" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1402 %mul_ln93_108 = mul i22 %sext_ln93_108, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_108"/></StgValue>
</operation>

<operation id="2227" st_id="91" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1484 %mul_ln93_121 = mul i22 %sext_ln93_121, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_121"/></StgValue>
</operation>

<operation id="2228" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="8">
<![CDATA[
entry:1562 %W2_load_134 = load i8 %W2_addr_134

]]></Node>
<StgValue><ssdm name="W2_load_134"/></StgValue>
</operation>

<operation id="2229" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="22" op_0_bw="16">
<![CDATA[
entry:1563 %sext_ln93_134 = sext i16 %W2_load_134

]]></Node>
<StgValue><ssdm name="sext_ln93_134"/></StgValue>
</operation>

<operation id="2230" st_id="91" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1566 %mul_ln93_134 = mul i22 %sext_ln93_134, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_134"/></StgValue>
</operation>

<operation id="2231" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="8">
<![CDATA[
entry:1644 %W2_load_147 = load i8 %W2_addr_147

]]></Node>
<StgValue><ssdm name="W2_load_147"/></StgValue>
</operation>

<operation id="2232" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="22" op_0_bw="16">
<![CDATA[
entry:1645 %sext_ln93_147 = sext i16 %W2_load_147

]]></Node>
<StgValue><ssdm name="sext_ln93_147"/></StgValue>
</operation>

<operation id="2233" st_id="91" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1648 %mul_ln93_147 = mul i22 %sext_ln93_147, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_147"/></StgValue>
</operation>

<operation id="2234" st_id="91" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1725 %add_ln93_159 = add i22 %shl_ln93_158, i22 %mul_ln93_159

]]></Node>
<StgValue><ssdm name="add_ln93_159"/></StgValue>
</operation>

<operation id="2235" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="8">
<![CDATA[
entry:1726 %W2_load_160 = load i8 %W2_addr_160

]]></Node>
<StgValue><ssdm name="W2_load_160"/></StgValue>
</operation>

<operation id="2236" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1728 %tmp_263 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_159, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="2237" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="16" op_0_bw="7">
<![CDATA[
entry:2136 %W3_load_55 = load i7 %W3_addr_55

]]></Node>
<StgValue><ssdm name="W3_load_55"/></StgValue>
</operation>

<operation id="2238" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="16" op_0_bw="7">
<![CDATA[
entry:2212 %W3_load_67 = load i7 %W3_addr_67

]]></Node>
<StgValue><ssdm name="W3_load_67"/></StgValue>
</operation>

<operation id="2239" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="16" op_0_bw="7">
<![CDATA[
entry:2288 %W3_load_79 = load i7 %W3_addr_79

]]></Node>
<StgValue><ssdm name="W3_load_79"/></StgValue>
</operation>

<operation id="2240" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="16" op_0_bw="7">
<![CDATA[
entry:2364 %W3_load_91 = load i7 %W3_addr_91

]]></Node>
<StgValue><ssdm name="W3_load_91"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2241" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:137 %W2_addr_96 = getelementptr i16 %W2, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="W2_addr_96"/></StgValue>
</operation>

<operation id="2242" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:150 %W2_addr_109 = getelementptr i16 %W2, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="W2_addr_109"/></StgValue>
</operation>

<operation id="2243" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:312 %W3_addr_103 = getelementptr i16 %W3, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="W3_addr_103"/></StgValue>
</operation>

<operation id="2244" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:324 %W3_addr_115 = getelementptr i16 %W3, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="W3_addr_115"/></StgValue>
</operation>

<operation id="2245" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:687 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1443, i16 %sum_25, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_41_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="2246" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:692 %b1_addr_13 = getelementptr i16 %b1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="b1_addr_13"/></StgValue>
</operation>

<operation id="2247" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="4">
<![CDATA[
entry:693 %sum_26 = load i4 %b1_addr_13

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="2248" st_id="92" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:784 %add_ln93_10 = add i22 %shl_ln93_s, i22 %mul_ln93_10

]]></Node>
<StgValue><ssdm name="add_ln93_10"/></StgValue>
</operation>

<operation id="2249" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:788 %tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_10, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="2250" st_id="92" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:790 %mul_ln93_11 = mul i22 %sext_ln93_11, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_11"/></StgValue>
</operation>

<operation id="2251" st_id="92" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:875 %add_ln93_24 = add i22 %shl_ln93_23, i22 %mul_ln93_24

]]></Node>
<StgValue><ssdm name="add_ln93_24"/></StgValue>
</operation>

<operation id="2252" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:878 %tmp_128 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_24, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="2253" st_id="92" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:880 %mul_ln93_25 = mul i22 %sext_ln93_25, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_25"/></StgValue>
</operation>

<operation id="2254" st_id="92" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:963 %add_ln93_38 = add i22 %shl_ln93_37, i22 %mul_ln93_38

]]></Node>
<StgValue><ssdm name="add_ln93_38"/></StgValue>
</operation>

<operation id="2255" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:966 %tmp_142 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_38, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2256" st_id="92" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:968 %mul_ln93_39 = mul i22 %sext_ln93_39, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_39"/></StgValue>
</operation>

<operation id="2257" st_id="92" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1051 %add_ln93_52 = add i22 %shl_ln93_51, i22 %mul_ln93_52

]]></Node>
<StgValue><ssdm name="add_ln93_52"/></StgValue>
</operation>

<operation id="2258" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1054 %tmp_156 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_52, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2259" st_id="92" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1056 %mul_ln93_53 = mul i22 %sext_ln93_53, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_53"/></StgValue>
</operation>

<operation id="2260" st_id="92" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1139 %add_ln93_66 = add i22 %shl_ln93_65, i22 %mul_ln93_66

]]></Node>
<StgValue><ssdm name="add_ln93_66"/></StgValue>
</operation>

<operation id="2261" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1142 %tmp_170 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_66, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2262" st_id="92" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1144 %mul_ln93_67 = mul i22 %sext_ln93_67, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_67"/></StgValue>
</operation>

<operation id="2263" st_id="92" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1227 %add_ln93_80 = add i22 %shl_ln93_79, i22 %mul_ln93_80

]]></Node>
<StgValue><ssdm name="add_ln93_80"/></StgValue>
</operation>

<operation id="2264" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1230 %tmp_184 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_80, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2265" st_id="92" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1232 %mul_ln93_81 = mul i22 %sext_ln93_81, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_81"/></StgValue>
</operation>

<operation id="2266" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="8">
<![CDATA[
entry:1240 %W2_load_83 = load i8 %W2_addr_83

]]></Node>
<StgValue><ssdm name="W2_load_83"/></StgValue>
</operation>

<operation id="2267" st_id="92" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1315 %add_ln93_94 = add i22 %shl_ln93_93, i22 %mul_ln93_94

]]></Node>
<StgValue><ssdm name="add_ln93_94"/></StgValue>
</operation>

<operation id="2268" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1318 %tmp_198 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_94, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2269" st_id="92" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1320 %mul_ln93_95 = mul i22 %sext_ln93_95, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_95"/></StgValue>
</operation>

<operation id="2270" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="8">
<![CDATA[
entry:1322 %W2_load_96 = load i8 %W2_addr_96

]]></Node>
<StgValue><ssdm name="W2_load_96"/></StgValue>
</operation>

<operation id="2271" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1401 %shl_ln93_107 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_211, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_107"/></StgValue>
</operation>

<operation id="2272" st_id="92" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1402 %mul_ln93_108 = mul i22 %sext_ln93_108, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_108"/></StgValue>
</operation>

<operation id="2273" st_id="92" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1403 %add_ln93_108 = add i22 %shl_ln93_107, i22 %mul_ln93_108

]]></Node>
<StgValue><ssdm name="add_ln93_108"/></StgValue>
</operation>

<operation id="2274" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="8">
<![CDATA[
entry:1404 %W2_load_109 = load i8 %W2_addr_109

]]></Node>
<StgValue><ssdm name="W2_load_109"/></StgValue>
</operation>

<operation id="2275" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1483 %shl_ln93_120 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_224, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_120"/></StgValue>
</operation>

<operation id="2276" st_id="92" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1484 %mul_ln93_121 = mul i22 %sext_ln93_121, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_121"/></StgValue>
</operation>

<operation id="2277" st_id="92" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1485 %add_ln93_121 = add i22 %shl_ln93_120, i22 %mul_ln93_121

]]></Node>
<StgValue><ssdm name="add_ln93_121"/></StgValue>
</operation>

<operation id="2278" st_id="92" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1566 %mul_ln93_134 = mul i22 %sext_ln93_134, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_134"/></StgValue>
</operation>

<operation id="2279" st_id="92" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1648 %mul_ln93_147 = mul i22 %sext_ln93_147, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_147"/></StgValue>
</operation>

<operation id="2280" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="8">
<![CDATA[
entry:1726 %W2_load_160 = load i8 %W2_addr_160

]]></Node>
<StgValue><ssdm name="W2_load_160"/></StgValue>
</operation>

<operation id="2281" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="22" op_0_bw="16">
<![CDATA[
entry:1727 %sext_ln93_160 = sext i16 %W2_load_160

]]></Node>
<StgValue><ssdm name="sext_ln93_160"/></StgValue>
</operation>

<operation id="2282" st_id="92" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1730 %mul_ln93_160 = mul i22 %sext_ln93_160, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_160"/></StgValue>
</operation>

<operation id="2283" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="16" op_0_bw="7">
<![CDATA[
entry:2288 %W3_load_79 = load i7 %W3_addr_79

]]></Node>
<StgValue><ssdm name="W3_load_79"/></StgValue>
</operation>

<operation id="2284" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="16" op_0_bw="7">
<![CDATA[
entry:2364 %W3_load_91 = load i7 %W3_addr_91

]]></Node>
<StgValue><ssdm name="W3_load_91"/></StgValue>
</operation>

<operation id="2285" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="16" op_0_bw="7">
<![CDATA[
entry:2440 %W3_load_103 = load i7 %W3_addr_103

]]></Node>
<StgValue><ssdm name="W3_load_103"/></StgValue>
</operation>

<operation id="2286" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="16" op_0_bw="7">
<![CDATA[
entry:2516 %W3_load_115 = load i7 %W3_addr_115

]]></Node>
<StgValue><ssdm name="W3_load_115"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2287" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:163 %W2_addr_122 = getelementptr i16 %W2, i64 0, i64 122

]]></Node>
<StgValue><ssdm name="W2_addr_122"/></StgValue>
</operation>

<operation id="2288" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:176 %W2_addr_135 = getelementptr i16 %W2, i64 0, i64 135

]]></Node>
<StgValue><ssdm name="W2_addr_135"/></StgValue>
</operation>

<operation id="2289" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:217 %W3_addr_8 = getelementptr i16 %W3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="W3_addr_8"/></StgValue>
</operation>

<operation id="2290" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:229 %W3_addr_20 = getelementptr i16 %W3, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="W3_addr_20"/></StgValue>
</operation>

<operation id="2291" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:688 %sum_41_loc_load = load i16 %sum_41_loc

]]></Node>
<StgValue><ssdm name="sum_41_loc_load"/></StgValue>
</operation>

<operation id="2292" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="15" op_0_bw="16">
<![CDATA[
entry:689 %trunc_ln80_12 = trunc i16 %sum_41_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_12"/></StgValue>
</operation>

<operation id="2293" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="4">
<![CDATA[
entry:693 %sum_26 = load i4 %b1_addr_13

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="2294" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:694 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1444, i16 %sum_26, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_65_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="2295" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:703 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_41_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2296" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:704 %output_fc1_26 = select i1 %tmp_103, i15 0, i15 %trunc_ln80_12

]]></Node>
<StgValue><ssdm name="output_fc1_26"/></StgValue>
</operation>

<operation id="2297" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:789 %shl_ln93_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_114, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_10"/></StgValue>
</operation>

<operation id="2298" st_id="93" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:790 %mul_ln93_11 = mul i22 %sext_ln93_11, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_11"/></StgValue>
</operation>

<operation id="2299" st_id="93" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:791 %add_ln93_11 = add i22 %shl_ln93_10, i22 %mul_ln93_11

]]></Node>
<StgValue><ssdm name="add_ln93_11"/></StgValue>
</operation>

<operation id="2300" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="22" op_0_bw="16">
<![CDATA[
entry:793 %sext_ln93_12 = sext i16 %W2_load_12

]]></Node>
<StgValue><ssdm name="sext_ln93_12"/></StgValue>
</operation>

<operation id="2301" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="22" op_0_bw="15">
<![CDATA[
entry:794 %zext_ln93_12 = zext i15 %output_fc1_26

]]></Node>
<StgValue><ssdm name="zext_ln93_12"/></StgValue>
</operation>

<operation id="2302" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:797 %mul_ln93_12 = mul i22 %sext_ln93_12, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_12"/></StgValue>
</operation>

<operation id="2303" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:879 %shl_ln93_24 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_128, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_24"/></StgValue>
</operation>

<operation id="2304" st_id="93" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:880 %mul_ln93_25 = mul i22 %sext_ln93_25, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_25"/></StgValue>
</operation>

<operation id="2305" st_id="93" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:881 %add_ln93_25 = add i22 %shl_ln93_24, i22 %mul_ln93_25

]]></Node>
<StgValue><ssdm name="add_ln93_25"/></StgValue>
</operation>

<operation id="2306" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="22" op_0_bw="16">
<![CDATA[
entry:883 %sext_ln93_26 = sext i16 %W2_load_26

]]></Node>
<StgValue><ssdm name="sext_ln93_26"/></StgValue>
</operation>

<operation id="2307" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:886 %mul_ln93_26 = mul i22 %sext_ln93_26, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_26"/></StgValue>
</operation>

<operation id="2308" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:967 %shl_ln93_38 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_142, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_38"/></StgValue>
</operation>

<operation id="2309" st_id="93" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:968 %mul_ln93_39 = mul i22 %sext_ln93_39, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_39"/></StgValue>
</operation>

<operation id="2310" st_id="93" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:969 %add_ln93_39 = add i22 %shl_ln93_38, i22 %mul_ln93_39

]]></Node>
<StgValue><ssdm name="add_ln93_39"/></StgValue>
</operation>

<operation id="2311" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="22" op_0_bw="16">
<![CDATA[
entry:971 %sext_ln93_40 = sext i16 %W2_load_40

]]></Node>
<StgValue><ssdm name="sext_ln93_40"/></StgValue>
</operation>

<operation id="2312" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:974 %mul_ln93_40 = mul i22 %sext_ln93_40, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_40"/></StgValue>
</operation>

<operation id="2313" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1055 %shl_ln93_52 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_156, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_52"/></StgValue>
</operation>

<operation id="2314" st_id="93" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1056 %mul_ln93_53 = mul i22 %sext_ln93_53, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_53"/></StgValue>
</operation>

<operation id="2315" st_id="93" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1057 %add_ln93_53 = add i22 %shl_ln93_52, i22 %mul_ln93_53

]]></Node>
<StgValue><ssdm name="add_ln93_53"/></StgValue>
</operation>

<operation id="2316" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="22" op_0_bw="16">
<![CDATA[
entry:1059 %sext_ln93_54 = sext i16 %W2_load_54

]]></Node>
<StgValue><ssdm name="sext_ln93_54"/></StgValue>
</operation>

<operation id="2317" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1062 %mul_ln93_54 = mul i22 %sext_ln93_54, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_54"/></StgValue>
</operation>

<operation id="2318" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1143 %shl_ln93_66 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_170, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_66"/></StgValue>
</operation>

<operation id="2319" st_id="93" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1144 %mul_ln93_67 = mul i22 %sext_ln93_67, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_67"/></StgValue>
</operation>

<operation id="2320" st_id="93" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1145 %add_ln93_67 = add i22 %shl_ln93_66, i22 %mul_ln93_67

]]></Node>
<StgValue><ssdm name="add_ln93_67"/></StgValue>
</operation>

<operation id="2321" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="22" op_0_bw="16">
<![CDATA[
entry:1147 %sext_ln93_68 = sext i16 %W2_load_68

]]></Node>
<StgValue><ssdm name="sext_ln93_68"/></StgValue>
</operation>

<operation id="2322" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1150 %mul_ln93_68 = mul i22 %sext_ln93_68, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_68"/></StgValue>
</operation>

<operation id="2323" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1231 %shl_ln93_80 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_184, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_80"/></StgValue>
</operation>

<operation id="2324" st_id="93" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1232 %mul_ln93_81 = mul i22 %sext_ln93_81, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_81"/></StgValue>
</operation>

<operation id="2325" st_id="93" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1233 %add_ln93_81 = add i22 %shl_ln93_80, i22 %mul_ln93_81

]]></Node>
<StgValue><ssdm name="add_ln93_81"/></StgValue>
</operation>

<operation id="2326" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="22" op_0_bw="16">
<![CDATA[
entry:1235 %sext_ln93_82 = sext i16 %W2_load_82

]]></Node>
<StgValue><ssdm name="sext_ln93_82"/></StgValue>
</operation>

<operation id="2327" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1238 %mul_ln93_82 = mul i22 %sext_ln93_82, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_82"/></StgValue>
</operation>

<operation id="2328" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1319 %shl_ln93_94 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_198, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_94"/></StgValue>
</operation>

<operation id="2329" st_id="93" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1320 %mul_ln93_95 = mul i22 %sext_ln93_95, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_95"/></StgValue>
</operation>

<operation id="2330" st_id="93" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1321 %add_ln93_95 = add i22 %shl_ln93_94, i22 %mul_ln93_95

]]></Node>
<StgValue><ssdm name="add_ln93_95"/></StgValue>
</operation>

<operation id="2331" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="8">
<![CDATA[
entry:1322 %W2_load_96 = load i8 %W2_addr_96

]]></Node>
<StgValue><ssdm name="W2_load_96"/></StgValue>
</operation>

<operation id="2332" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="22" op_0_bw="16">
<![CDATA[
entry:1323 %sext_ln93_96 = sext i16 %W2_load_96

]]></Node>
<StgValue><ssdm name="sext_ln93_96"/></StgValue>
</operation>

<operation id="2333" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1326 %mul_ln93_96 = mul i22 %sext_ln93_96, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_96"/></StgValue>
</operation>

<operation id="2334" st_id="93" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1403 %add_ln93_108 = add i22 %shl_ln93_107, i22 %mul_ln93_108

]]></Node>
<StgValue><ssdm name="add_ln93_108"/></StgValue>
</operation>

<operation id="2335" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="8">
<![CDATA[
entry:1404 %W2_load_109 = load i8 %W2_addr_109

]]></Node>
<StgValue><ssdm name="W2_load_109"/></StgValue>
</operation>

<operation id="2336" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="22" op_0_bw="16">
<![CDATA[
entry:1405 %sext_ln93_109 = sext i16 %W2_load_109

]]></Node>
<StgValue><ssdm name="sext_ln93_109"/></StgValue>
</operation>

<operation id="2337" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1406 %tmp_212 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_108, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2338" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1408 %mul_ln93_109 = mul i22 %sext_ln93_109, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_109"/></StgValue>
</operation>

<operation id="2339" st_id="93" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1485 %add_ln93_121 = add i22 %shl_ln93_120, i22 %mul_ln93_121

]]></Node>
<StgValue><ssdm name="add_ln93_121"/></StgValue>
</operation>

<operation id="2340" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="8">
<![CDATA[
entry:1486 %W2_load_122 = load i8 %W2_addr_122

]]></Node>
<StgValue><ssdm name="W2_load_122"/></StgValue>
</operation>

<operation id="2341" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1488 %tmp_225 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_121, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2342" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1565 %shl_ln93_133 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_237, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_133"/></StgValue>
</operation>

<operation id="2343" st_id="93" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1566 %mul_ln93_134 = mul i22 %sext_ln93_134, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_134"/></StgValue>
</operation>

<operation id="2344" st_id="93" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1567 %add_ln93_134 = add i22 %shl_ln93_133, i22 %mul_ln93_134

]]></Node>
<StgValue><ssdm name="add_ln93_134"/></StgValue>
</operation>

<operation id="2345" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="8">
<![CDATA[
entry:1568 %W2_load_135 = load i8 %W2_addr_135

]]></Node>
<StgValue><ssdm name="W2_load_135"/></StgValue>
</operation>

<operation id="2346" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1647 %shl_ln93_146 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_250, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_146"/></StgValue>
</operation>

<operation id="2347" st_id="93" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1648 %mul_ln93_147 = mul i22 %sext_ln93_147, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_147"/></StgValue>
</operation>

<operation id="2348" st_id="93" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1649 %add_ln93_147 = add i22 %shl_ln93_146, i22 %mul_ln93_147

]]></Node>
<StgValue><ssdm name="add_ln93_147"/></StgValue>
</operation>

<operation id="2349" st_id="93" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1730 %mul_ln93_160 = mul i22 %sext_ln93_160, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_160"/></StgValue>
</operation>

<operation id="2350" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="7">
<![CDATA[
entry:1834 %W3_load_8 = load i7 %W3_addr_8

]]></Node>
<StgValue><ssdm name="W3_load_8"/></StgValue>
</operation>

<operation id="2351" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="16" op_0_bw="7">
<![CDATA[
entry:1914 %W3_load_20 = load i7 %W3_addr_20

]]></Node>
<StgValue><ssdm name="W3_load_20"/></StgValue>
</operation>

<operation id="2352" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="16" op_0_bw="7">
<![CDATA[
entry:2440 %W3_load_103 = load i7 %W3_addr_103

]]></Node>
<StgValue><ssdm name="W3_load_103"/></StgValue>
</operation>

<operation id="2353" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="16" op_0_bw="7">
<![CDATA[
entry:2516 %W3_load_115 = load i7 %W3_addr_115

]]></Node>
<StgValue><ssdm name="W3_load_115"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2354" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:189 %W2_addr_148 = getelementptr i16 %W2, i64 0, i64 148

]]></Node>
<StgValue><ssdm name="W2_addr_148"/></StgValue>
</operation>

<operation id="2355" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:202 %W2_addr_161 = getelementptr i16 %W2, i64 0, i64 161

]]></Node>
<StgValue><ssdm name="W2_addr_161"/></StgValue>
</operation>

<operation id="2356" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:241 %W3_addr_32 = getelementptr i16 %W3, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="W3_addr_32"/></StgValue>
</operation>

<operation id="2357" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:253 %W3_addr_44 = getelementptr i16 %W3, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="W3_addr_44"/></StgValue>
</operation>

<operation id="2358" st_id="94" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="16" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:694 %call_ln79 = call void @cnn_Pipeline_VITIS_LOOP_80_1444, i16 %sum_26, i16 %W1, i15 %flattened_output, i15 %flattened_output_1, i15 %flattened_output_2, i15 %flattened_output_3, i15 %flattened_output_4, i15 %flattened_output_5, i15 %flattened_output_6, i15 %flattened_output_7, i15 %flattened_output_8, i15 %flattened_output_9, i15 %flattened_output_10, i15 %flattened_output_11, i15 %flattened_output_12, i15 %flattened_output_13, i16 %sum_65_loc

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>

<operation id="2359" st_id="94" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:791 %add_ln93_11 = add i22 %shl_ln93_10, i22 %mul_ln93_11

]]></Node>
<StgValue><ssdm name="add_ln93_11"/></StgValue>
</operation>

<operation id="2360" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:795 %tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_11, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2361" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:797 %mul_ln93_12 = mul i22 %sext_ln93_12, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_12"/></StgValue>
</operation>

<operation id="2362" st_id="94" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:881 %add_ln93_25 = add i22 %shl_ln93_24, i22 %mul_ln93_25

]]></Node>
<StgValue><ssdm name="add_ln93_25"/></StgValue>
</operation>

<operation id="2363" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:884 %tmp_129 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_25, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2364" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:886 %mul_ln93_26 = mul i22 %sext_ln93_26, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_26"/></StgValue>
</operation>

<operation id="2365" st_id="94" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:969 %add_ln93_39 = add i22 %shl_ln93_38, i22 %mul_ln93_39

]]></Node>
<StgValue><ssdm name="add_ln93_39"/></StgValue>
</operation>

<operation id="2366" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:972 %tmp_143 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_39, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2367" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:974 %mul_ln93_40 = mul i22 %sext_ln93_40, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_40"/></StgValue>
</operation>

<operation id="2368" st_id="94" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1057 %add_ln93_53 = add i22 %shl_ln93_52, i22 %mul_ln93_53

]]></Node>
<StgValue><ssdm name="add_ln93_53"/></StgValue>
</operation>

<operation id="2369" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1060 %tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_53, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2370" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1062 %mul_ln93_54 = mul i22 %sext_ln93_54, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_54"/></StgValue>
</operation>

<operation id="2371" st_id="94" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1145 %add_ln93_67 = add i22 %shl_ln93_66, i22 %mul_ln93_67

]]></Node>
<StgValue><ssdm name="add_ln93_67"/></StgValue>
</operation>

<operation id="2372" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1148 %tmp_171 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_67, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2373" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1150 %mul_ln93_68 = mul i22 %sext_ln93_68, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_68"/></StgValue>
</operation>

<operation id="2374" st_id="94" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1233 %add_ln93_81 = add i22 %shl_ln93_80, i22 %mul_ln93_81

]]></Node>
<StgValue><ssdm name="add_ln93_81"/></StgValue>
</operation>

<operation id="2375" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1236 %tmp_185 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_81, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2376" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1238 %mul_ln93_82 = mul i22 %sext_ln93_82, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_82"/></StgValue>
</operation>

<operation id="2377" st_id="94" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1321 %add_ln93_95 = add i22 %shl_ln93_94, i22 %mul_ln93_95

]]></Node>
<StgValue><ssdm name="add_ln93_95"/></StgValue>
</operation>

<operation id="2378" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1324 %tmp_199 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_95, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2379" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1326 %mul_ln93_96 = mul i22 %sext_ln93_96, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_96"/></StgValue>
</operation>

<operation id="2380" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1408 %mul_ln93_109 = mul i22 %sext_ln93_109, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_109"/></StgValue>
</operation>

<operation id="2381" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="8">
<![CDATA[
entry:1486 %W2_load_122 = load i8 %W2_addr_122

]]></Node>
<StgValue><ssdm name="W2_load_122"/></StgValue>
</operation>

<operation id="2382" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="22" op_0_bw="16">
<![CDATA[
entry:1487 %sext_ln93_122 = sext i16 %W2_load_122

]]></Node>
<StgValue><ssdm name="sext_ln93_122"/></StgValue>
</operation>

<operation id="2383" st_id="94" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1490 %mul_ln93_122 = mul i22 %sext_ln93_122, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_122"/></StgValue>
</operation>

<operation id="2384" st_id="94" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1567 %add_ln93_134 = add i22 %shl_ln93_133, i22 %mul_ln93_134

]]></Node>
<StgValue><ssdm name="add_ln93_134"/></StgValue>
</operation>

<operation id="2385" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="8">
<![CDATA[
entry:1568 %W2_load_135 = load i8 %W2_addr_135

]]></Node>
<StgValue><ssdm name="W2_load_135"/></StgValue>
</operation>

<operation id="2386" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="22" op_0_bw="16">
<![CDATA[
entry:1569 %sext_ln93_135 = sext i16 %W2_load_135

]]></Node>
<StgValue><ssdm name="sext_ln93_135"/></StgValue>
</operation>

<operation id="2387" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1570 %tmp_238 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_134, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2388" st_id="94" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1572 %mul_ln93_135 = mul i22 %sext_ln93_135, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_135"/></StgValue>
</operation>

<operation id="2389" st_id="94" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1649 %add_ln93_147 = add i22 %shl_ln93_146, i22 %mul_ln93_147

]]></Node>
<StgValue><ssdm name="add_ln93_147"/></StgValue>
</operation>

<operation id="2390" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="8">
<![CDATA[
entry:1650 %W2_load_148 = load i8 %W2_addr_148

]]></Node>
<StgValue><ssdm name="W2_load_148"/></StgValue>
</operation>

<operation id="2391" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1652 %tmp_251 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_147, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="2392" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1729 %shl_ln93_159 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_263, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_159"/></StgValue>
</operation>

<operation id="2393" st_id="94" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1730 %mul_ln93_160 = mul i22 %sext_ln93_160, i22 %zext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_160"/></StgValue>
</operation>

<operation id="2394" st_id="94" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1731 %add_ln93_160 = add i22 %shl_ln93_159, i22 %mul_ln93_160

]]></Node>
<StgValue><ssdm name="add_ln93_160"/></StgValue>
</operation>

<operation id="2395" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="8">
<![CDATA[
entry:1732 %W2_load_161 = load i8 %W2_addr_161

]]></Node>
<StgValue><ssdm name="W2_load_161"/></StgValue>
</operation>

<operation id="2396" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="7">
<![CDATA[
entry:1834 %W3_load_8 = load i7 %W3_addr_8

]]></Node>
<StgValue><ssdm name="W3_load_8"/></StgValue>
</operation>

<operation id="2397" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="16" op_0_bw="7">
<![CDATA[
entry:1914 %W3_load_20 = load i7 %W3_addr_20

]]></Node>
<StgValue><ssdm name="W3_load_20"/></StgValue>
</operation>

<operation id="2398" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="7">
<![CDATA[
entry:1990 %W3_load_32 = load i7 %W3_addr_32

]]></Node>
<StgValue><ssdm name="W3_load_32"/></StgValue>
</operation>

<operation id="2399" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="7">
<![CDATA[
entry:2066 %W3_load_44 = load i7 %W3_addr_44

]]></Node>
<StgValue><ssdm name="W3_load_44"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2400" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:138 %W2_addr_97 = getelementptr i16 %W2, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="W2_addr_97"/></StgValue>
</operation>

<operation id="2401" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:151 %W2_addr_110 = getelementptr i16 %W2, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="W2_addr_110"/></StgValue>
</operation>

<operation id="2402" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:265 %W3_addr_56 = getelementptr i16 %W3, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="W3_addr_56"/></StgValue>
</operation>

<operation id="2403" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:277 %W3_addr_68 = getelementptr i16 %W3, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="W3_addr_68"/></StgValue>
</operation>

<operation id="2404" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:695 %sum_65_loc_load = load i16 %sum_65_loc

]]></Node>
<StgValue><ssdm name="sum_65_loc_load"/></StgValue>
</operation>

<operation id="2405" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="15" op_0_bw="16">
<![CDATA[
entry:696 %trunc_ln80_13 = trunc i16 %sum_65_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln80_13"/></StgValue>
</operation>

<operation id="2406" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:705 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_65_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2407" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:706 %output_fc1 = select i1 %tmp_104, i15 0, i15 %trunc_ln80_13

]]></Node>
<StgValue><ssdm name="output_fc1"/></StgValue>
</operation>

<operation id="2408" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:796 %shl_ln93_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_115, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_11"/></StgValue>
</operation>

<operation id="2409" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:797 %mul_ln93_12 = mul i22 %sext_ln93_12, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_12"/></StgValue>
</operation>

<operation id="2410" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:798 %add_ln93_12 = add i22 %shl_ln93_11, i22 %mul_ln93_12

]]></Node>
<StgValue><ssdm name="add_ln93_12"/></StgValue>
</operation>

<operation id="2411" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="22" op_0_bw="16">
<![CDATA[
entry:800 %sext_ln93_13 = sext i16 %W2_load_13

]]></Node>
<StgValue><ssdm name="sext_ln93_13"/></StgValue>
</operation>

<operation id="2412" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="22" op_0_bw="15">
<![CDATA[
entry:801 %zext_ln93_13 = zext i15 %output_fc1

]]></Node>
<StgValue><ssdm name="zext_ln93_13"/></StgValue>
</operation>

<operation id="2413" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:804 %mul_ln93_13 = mul i22 %sext_ln93_13, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_13"/></StgValue>
</operation>

<operation id="2414" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:885 %shl_ln93_25 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_129, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_25"/></StgValue>
</operation>

<operation id="2415" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:886 %mul_ln93_26 = mul i22 %sext_ln93_26, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_26"/></StgValue>
</operation>

<operation id="2416" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:887 %add_ln93_26 = add i22 %shl_ln93_25, i22 %mul_ln93_26

]]></Node>
<StgValue><ssdm name="add_ln93_26"/></StgValue>
</operation>

<operation id="2417" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="22" op_0_bw="16">
<![CDATA[
entry:889 %sext_ln93_27 = sext i16 %W2_load_27

]]></Node>
<StgValue><ssdm name="sext_ln93_27"/></StgValue>
</operation>

<operation id="2418" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:892 %mul_ln93_27 = mul i22 %sext_ln93_27, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_27"/></StgValue>
</operation>

<operation id="2419" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:973 %shl_ln93_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_143, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_39"/></StgValue>
</operation>

<operation id="2420" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:974 %mul_ln93_40 = mul i22 %sext_ln93_40, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_40"/></StgValue>
</operation>

<operation id="2421" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:975 %add_ln93_40 = add i22 %shl_ln93_39, i22 %mul_ln93_40

]]></Node>
<StgValue><ssdm name="add_ln93_40"/></StgValue>
</operation>

<operation id="2422" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="22" op_0_bw="16">
<![CDATA[
entry:977 %sext_ln93_41 = sext i16 %W2_load_41

]]></Node>
<StgValue><ssdm name="sext_ln93_41"/></StgValue>
</operation>

<operation id="2423" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:980 %mul_ln93_41 = mul i22 %sext_ln93_41, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_41"/></StgValue>
</operation>

<operation id="2424" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1061 %shl_ln93_53 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_157, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_53"/></StgValue>
</operation>

<operation id="2425" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1062 %mul_ln93_54 = mul i22 %sext_ln93_54, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_54"/></StgValue>
</operation>

<operation id="2426" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1063 %add_ln93_54 = add i22 %shl_ln93_53, i22 %mul_ln93_54

]]></Node>
<StgValue><ssdm name="add_ln93_54"/></StgValue>
</operation>

<operation id="2427" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="22" op_0_bw="16">
<![CDATA[
entry:1065 %sext_ln93_55 = sext i16 %W2_load_55

]]></Node>
<StgValue><ssdm name="sext_ln93_55"/></StgValue>
</operation>

<operation id="2428" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1068 %mul_ln93_55 = mul i22 %sext_ln93_55, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_55"/></StgValue>
</operation>

<operation id="2429" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1149 %shl_ln93_67 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_171, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_67"/></StgValue>
</operation>

<operation id="2430" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1150 %mul_ln93_68 = mul i22 %sext_ln93_68, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_68"/></StgValue>
</operation>

<operation id="2431" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1151 %add_ln93_68 = add i22 %shl_ln93_67, i22 %mul_ln93_68

]]></Node>
<StgValue><ssdm name="add_ln93_68"/></StgValue>
</operation>

<operation id="2432" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="22" op_0_bw="16">
<![CDATA[
entry:1153 %sext_ln93_69 = sext i16 %W2_load_69

]]></Node>
<StgValue><ssdm name="sext_ln93_69"/></StgValue>
</operation>

<operation id="2433" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1156 %mul_ln93_69 = mul i22 %sext_ln93_69, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_69"/></StgValue>
</operation>

<operation id="2434" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1237 %shl_ln93_81 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_185, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_81"/></StgValue>
</operation>

<operation id="2435" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1238 %mul_ln93_82 = mul i22 %sext_ln93_82, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_82"/></StgValue>
</operation>

<operation id="2436" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1239 %add_ln93_82 = add i22 %shl_ln93_81, i22 %mul_ln93_82

]]></Node>
<StgValue><ssdm name="add_ln93_82"/></StgValue>
</operation>

<operation id="2437" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="22" op_0_bw="16">
<![CDATA[
entry:1241 %sext_ln93_83 = sext i16 %W2_load_83

]]></Node>
<StgValue><ssdm name="sext_ln93_83"/></StgValue>
</operation>

<operation id="2438" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1244 %mul_ln93_83 = mul i22 %sext_ln93_83, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_83"/></StgValue>
</operation>

<operation id="2439" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1325 %shl_ln93_95 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_199, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_95"/></StgValue>
</operation>

<operation id="2440" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1326 %mul_ln93_96 = mul i22 %sext_ln93_96, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_96"/></StgValue>
</operation>

<operation id="2441" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1327 %add_ln93_96 = add i22 %shl_ln93_95, i22 %mul_ln93_96

]]></Node>
<StgValue><ssdm name="add_ln93_96"/></StgValue>
</operation>

<operation id="2442" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="8">
<![CDATA[
entry:1328 %W2_load_97 = load i8 %W2_addr_97

]]></Node>
<StgValue><ssdm name="W2_load_97"/></StgValue>
</operation>

<operation id="2443" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1407 %shl_ln93_108 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_212, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_108"/></StgValue>
</operation>

<operation id="2444" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1408 %mul_ln93_109 = mul i22 %sext_ln93_109, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_109"/></StgValue>
</operation>

<operation id="2445" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1409 %add_ln93_109 = add i22 %shl_ln93_108, i22 %mul_ln93_109

]]></Node>
<StgValue><ssdm name="add_ln93_109"/></StgValue>
</operation>

<operation id="2446" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="8">
<![CDATA[
entry:1410 %W2_load_110 = load i8 %W2_addr_110

]]></Node>
<StgValue><ssdm name="W2_load_110"/></StgValue>
</operation>

<operation id="2447" st_id="95" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1490 %mul_ln93_122 = mul i22 %sext_ln93_122, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_122"/></StgValue>
</operation>

<operation id="2448" st_id="95" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1572 %mul_ln93_135 = mul i22 %sext_ln93_135, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_135"/></StgValue>
</operation>

<operation id="2449" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="8">
<![CDATA[
entry:1650 %W2_load_148 = load i8 %W2_addr_148

]]></Node>
<StgValue><ssdm name="W2_load_148"/></StgValue>
</operation>

<operation id="2450" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="22" op_0_bw="16">
<![CDATA[
entry:1651 %sext_ln93_148 = sext i16 %W2_load_148

]]></Node>
<StgValue><ssdm name="sext_ln93_148"/></StgValue>
</operation>

<operation id="2451" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1654 %mul_ln93_148 = mul i22 %sext_ln93_148, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_148"/></StgValue>
</operation>

<operation id="2452" st_id="95" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1731 %add_ln93_160 = add i22 %shl_ln93_159, i22 %mul_ln93_160

]]></Node>
<StgValue><ssdm name="add_ln93_160"/></StgValue>
</operation>

<operation id="2453" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="8">
<![CDATA[
entry:1732 %W2_load_161 = load i8 %W2_addr_161

]]></Node>
<StgValue><ssdm name="W2_load_161"/></StgValue>
</operation>

<operation id="2454" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="22" op_0_bw="16">
<![CDATA[
entry:1733 %sext_ln93_161 = sext i16 %W2_load_161

]]></Node>
<StgValue><ssdm name="sext_ln93_161"/></StgValue>
</operation>

<operation id="2455" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1734 %tmp_264 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_160, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="2456" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1736 %mul_ln93_161 = mul i22 %sext_ln93_161, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_161"/></StgValue>
</operation>

<operation id="2457" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1777 %b3_addr = getelementptr i16 %b3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b3_addr"/></StgValue>
</operation>

<operation id="2458" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="16" op_0_bw="4">
<![CDATA[
entry:1778 %sum_39 = load i4 %b3_addr

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>

<operation id="2459" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1865 %b3_addr_1 = getelementptr i16 %b3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b3_addr_1"/></StgValue>
</operation>

<operation id="2460" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="16" op_0_bw="4">
<![CDATA[
entry:1866 %sum_40 = load i4 %b3_addr_1

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>

<operation id="2461" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="7">
<![CDATA[
entry:1990 %W3_load_32 = load i7 %W3_addr_32

]]></Node>
<StgValue><ssdm name="W3_load_32"/></StgValue>
</operation>

<operation id="2462" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="7">
<![CDATA[
entry:2066 %W3_load_44 = load i7 %W3_addr_44

]]></Node>
<StgValue><ssdm name="W3_load_44"/></StgValue>
</operation>

<operation id="2463" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="7">
<![CDATA[
entry:2142 %W3_load_56 = load i7 %W3_addr_56

]]></Node>
<StgValue><ssdm name="W3_load_56"/></StgValue>
</operation>

<operation id="2464" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="16" op_0_bw="7">
<![CDATA[
entry:2218 %W3_load_68 = load i7 %W3_addr_68

]]></Node>
<StgValue><ssdm name="W3_load_68"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2465" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:164 %W2_addr_123 = getelementptr i16 %W2, i64 0, i64 123

]]></Node>
<StgValue><ssdm name="W2_addr_123"/></StgValue>
</operation>

<operation id="2466" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:177 %W2_addr_136 = getelementptr i16 %W2, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="W2_addr_136"/></StgValue>
</operation>

<operation id="2467" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:289 %W3_addr_80 = getelementptr i16 %W3, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="W3_addr_80"/></StgValue>
</operation>

<operation id="2468" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:301 %W3_addr_92 = getelementptr i16 %W3, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="W3_addr_92"/></StgValue>
</operation>

<operation id="2469" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:798 %add_ln93_12 = add i22 %shl_ln93_11, i22 %mul_ln93_12

]]></Node>
<StgValue><ssdm name="add_ln93_12"/></StgValue>
</operation>

<operation id="2470" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:802 %tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_12, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="2471" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:804 %mul_ln93_13 = mul i22 %sext_ln93_13, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_13"/></StgValue>
</operation>

<operation id="2472" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:887 %add_ln93_26 = add i22 %shl_ln93_25, i22 %mul_ln93_26

]]></Node>
<StgValue><ssdm name="add_ln93_26"/></StgValue>
</operation>

<operation id="2473" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:890 %tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_26, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="2474" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:892 %mul_ln93_27 = mul i22 %sext_ln93_27, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_27"/></StgValue>
</operation>

<operation id="2475" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:975 %add_ln93_40 = add i22 %shl_ln93_39, i22 %mul_ln93_40

]]></Node>
<StgValue><ssdm name="add_ln93_40"/></StgValue>
</operation>

<operation id="2476" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:978 %tmp_144 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_40, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2477" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:980 %mul_ln93_41 = mul i22 %sext_ln93_41, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_41"/></StgValue>
</operation>

<operation id="2478" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1063 %add_ln93_54 = add i22 %shl_ln93_53, i22 %mul_ln93_54

]]></Node>
<StgValue><ssdm name="add_ln93_54"/></StgValue>
</operation>

<operation id="2479" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1066 %tmp_158 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_54, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2480" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1068 %mul_ln93_55 = mul i22 %sext_ln93_55, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_55"/></StgValue>
</operation>

<operation id="2481" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1151 %add_ln93_68 = add i22 %shl_ln93_67, i22 %mul_ln93_68

]]></Node>
<StgValue><ssdm name="add_ln93_68"/></StgValue>
</operation>

<operation id="2482" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1154 %tmp_172 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_68, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2483" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1156 %mul_ln93_69 = mul i22 %sext_ln93_69, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_69"/></StgValue>
</operation>

<operation id="2484" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1239 %add_ln93_82 = add i22 %shl_ln93_81, i22 %mul_ln93_82

]]></Node>
<StgValue><ssdm name="add_ln93_82"/></StgValue>
</operation>

<operation id="2485" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1242 %tmp_186 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_82, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2486" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1244 %mul_ln93_83 = mul i22 %sext_ln93_83, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_83"/></StgValue>
</operation>

<operation id="2487" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1327 %add_ln93_96 = add i22 %shl_ln93_95, i22 %mul_ln93_96

]]></Node>
<StgValue><ssdm name="add_ln93_96"/></StgValue>
</operation>

<operation id="2488" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="8">
<![CDATA[
entry:1328 %W2_load_97 = load i8 %W2_addr_97

]]></Node>
<StgValue><ssdm name="W2_load_97"/></StgValue>
</operation>

<operation id="2489" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="22" op_0_bw="16">
<![CDATA[
entry:1329 %sext_ln93_97 = sext i16 %W2_load_97

]]></Node>
<StgValue><ssdm name="sext_ln93_97"/></StgValue>
</operation>

<operation id="2490" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1330 %tmp_200 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_96, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2491" st_id="96" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1332 %mul_ln93_97 = mul i22 %sext_ln93_97, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_97"/></StgValue>
</operation>

<operation id="2492" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1409 %add_ln93_109 = add i22 %shl_ln93_108, i22 %mul_ln93_109

]]></Node>
<StgValue><ssdm name="add_ln93_109"/></StgValue>
</operation>

<operation id="2493" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="8">
<![CDATA[
entry:1410 %W2_load_110 = load i8 %W2_addr_110

]]></Node>
<StgValue><ssdm name="W2_load_110"/></StgValue>
</operation>

<operation id="2494" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="22" op_0_bw="16">
<![CDATA[
entry:1411 %sext_ln93_110 = sext i16 %W2_load_110

]]></Node>
<StgValue><ssdm name="sext_ln93_110"/></StgValue>
</operation>

<operation id="2495" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1412 %tmp_213 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_109, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2496" st_id="96" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1414 %mul_ln93_110 = mul i22 %sext_ln93_110, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_110"/></StgValue>
</operation>

<operation id="2497" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1489 %shl_ln93_121 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_225, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_121"/></StgValue>
</operation>

<operation id="2498" st_id="96" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1490 %mul_ln93_122 = mul i22 %sext_ln93_122, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_122"/></StgValue>
</operation>

<operation id="2499" st_id="96" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1491 %add_ln93_122 = add i22 %shl_ln93_121, i22 %mul_ln93_122

]]></Node>
<StgValue><ssdm name="add_ln93_122"/></StgValue>
</operation>

<operation id="2500" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="8">
<![CDATA[
entry:1492 %W2_load_123 = load i8 %W2_addr_123

]]></Node>
<StgValue><ssdm name="W2_load_123"/></StgValue>
</operation>

<operation id="2501" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1571 %shl_ln93_134 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_238, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_134"/></StgValue>
</operation>

<operation id="2502" st_id="96" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1572 %mul_ln93_135 = mul i22 %sext_ln93_135, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_135"/></StgValue>
</operation>

<operation id="2503" st_id="96" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1573 %add_ln93_135 = add i22 %shl_ln93_134, i22 %mul_ln93_135

]]></Node>
<StgValue><ssdm name="add_ln93_135"/></StgValue>
</operation>

<operation id="2504" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="8">
<![CDATA[
entry:1574 %W2_load_136 = load i8 %W2_addr_136

]]></Node>
<StgValue><ssdm name="W2_load_136"/></StgValue>
</operation>

<operation id="2505" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1654 %mul_ln93_148 = mul i22 %sext_ln93_148, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_148"/></StgValue>
</operation>

<operation id="2506" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1736 %mul_ln93_161 = mul i22 %sext_ln93_161, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_161"/></StgValue>
</operation>

<operation id="2507" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="16" op_0_bw="4">
<![CDATA[
entry:1778 %sum_39 = load i4 %b3_addr

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>

<operation id="2508" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="16" op_0_bw="4">
<![CDATA[
entry:1866 %sum_40 = load i4 %b3_addr_1

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>

<operation id="2509" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1941 %b3_addr_2 = getelementptr i16 %b3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b3_addr_2"/></StgValue>
</operation>

<operation id="2510" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="16" op_0_bw="4">
<![CDATA[
entry:1942 %sum_41 = load i4 %b3_addr_2

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>

<operation id="2511" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2017 %b3_addr_3 = getelementptr i16 %b3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b3_addr_3"/></StgValue>
</operation>

<operation id="2512" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="16" op_0_bw="4">
<![CDATA[
entry:2018 %sum_42 = load i4 %b3_addr_3

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>

<operation id="2513" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="7">
<![CDATA[
entry:2142 %W3_load_56 = load i7 %W3_addr_56

]]></Node>
<StgValue><ssdm name="W3_load_56"/></StgValue>
</operation>

<operation id="2514" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="16" op_0_bw="7">
<![CDATA[
entry:2218 %W3_load_68 = load i7 %W3_addr_68

]]></Node>
<StgValue><ssdm name="W3_load_68"/></StgValue>
</operation>

<operation id="2515" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="16" op_0_bw="7">
<![CDATA[
entry:2294 %W3_load_80 = load i7 %W3_addr_80

]]></Node>
<StgValue><ssdm name="W3_load_80"/></StgValue>
</operation>

<operation id="2516" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="16" op_0_bw="7">
<![CDATA[
entry:2370 %W3_load_92 = load i7 %W3_addr_92

]]></Node>
<StgValue><ssdm name="W3_load_92"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2517" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:190 %W2_addr_149 = getelementptr i16 %W2, i64 0, i64 149

]]></Node>
<StgValue><ssdm name="W2_addr_149"/></StgValue>
</operation>

<operation id="2518" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:203 %W2_addr_162 = getelementptr i16 %W2, i64 0, i64 162

]]></Node>
<StgValue><ssdm name="W2_addr_162"/></StgValue>
</operation>

<operation id="2519" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:313 %W3_addr_104 = getelementptr i16 %W3, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="W3_addr_104"/></StgValue>
</operation>

<operation id="2520" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:325 %W3_addr_116 = getelementptr i16 %W3, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="W3_addr_116"/></StgValue>
</operation>

<operation id="2521" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:803 %shl_ln93_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_116, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_12"/></StgValue>
</operation>

<operation id="2522" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:804 %mul_ln93_13 = mul i22 %sext_ln93_13, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_13"/></StgValue>
</operation>

<operation id="2523" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:805 %add_ln93_13 = add i22 %shl_ln93_12, i22 %mul_ln93_13

]]></Node>
<StgValue><ssdm name="add_ln93_13"/></StgValue>
</operation>

<operation id="2524" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:891 %shl_ln93_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_130, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_26"/></StgValue>
</operation>

<operation id="2525" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:892 %mul_ln93_27 = mul i22 %sext_ln93_27, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_27"/></StgValue>
</operation>

<operation id="2526" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:893 %add_ln93_27 = add i22 %shl_ln93_26, i22 %mul_ln93_27

]]></Node>
<StgValue><ssdm name="add_ln93_27"/></StgValue>
</operation>

<operation id="2527" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:979 %shl_ln93_40 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_144, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_40"/></StgValue>
</operation>

<operation id="2528" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:980 %mul_ln93_41 = mul i22 %sext_ln93_41, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_41"/></StgValue>
</operation>

<operation id="2529" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:981 %add_ln93_41 = add i22 %shl_ln93_40, i22 %mul_ln93_41

]]></Node>
<StgValue><ssdm name="add_ln93_41"/></StgValue>
</operation>

<operation id="2530" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1067 %shl_ln93_54 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_158, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_54"/></StgValue>
</operation>

<operation id="2531" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1068 %mul_ln93_55 = mul i22 %sext_ln93_55, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_55"/></StgValue>
</operation>

<operation id="2532" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1069 %add_ln93_55 = add i22 %shl_ln93_54, i22 %mul_ln93_55

]]></Node>
<StgValue><ssdm name="add_ln93_55"/></StgValue>
</operation>

<operation id="2533" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1155 %shl_ln93_68 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_172, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_68"/></StgValue>
</operation>

<operation id="2534" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1156 %mul_ln93_69 = mul i22 %sext_ln93_69, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_69"/></StgValue>
</operation>

<operation id="2535" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1157 %add_ln93_69 = add i22 %shl_ln93_68, i22 %mul_ln93_69

]]></Node>
<StgValue><ssdm name="add_ln93_69"/></StgValue>
</operation>

<operation id="2536" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1243 %shl_ln93_82 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_186, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_82"/></StgValue>
</operation>

<operation id="2537" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1244 %mul_ln93_83 = mul i22 %sext_ln93_83, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_83"/></StgValue>
</operation>

<operation id="2538" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1245 %add_ln93_83 = add i22 %shl_ln93_82, i22 %mul_ln93_83

]]></Node>
<StgValue><ssdm name="add_ln93_83"/></StgValue>
</operation>

<operation id="2539" st_id="97" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1332 %mul_ln93_97 = mul i22 %sext_ln93_97, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_97"/></StgValue>
</operation>

<operation id="2540" st_id="97" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1414 %mul_ln93_110 = mul i22 %sext_ln93_110, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_110"/></StgValue>
</operation>

<operation id="2541" st_id="97" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1491 %add_ln93_122 = add i22 %shl_ln93_121, i22 %mul_ln93_122

]]></Node>
<StgValue><ssdm name="add_ln93_122"/></StgValue>
</operation>

<operation id="2542" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="8">
<![CDATA[
entry:1492 %W2_load_123 = load i8 %W2_addr_123

]]></Node>
<StgValue><ssdm name="W2_load_123"/></StgValue>
</operation>

<operation id="2543" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="22" op_0_bw="16">
<![CDATA[
entry:1493 %sext_ln93_123 = sext i16 %W2_load_123

]]></Node>
<StgValue><ssdm name="sext_ln93_123"/></StgValue>
</operation>

<operation id="2544" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1494 %tmp_226 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_122, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="2545" st_id="97" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1496 %mul_ln93_123 = mul i22 %sext_ln93_123, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_123"/></StgValue>
</operation>

<operation id="2546" st_id="97" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1573 %add_ln93_135 = add i22 %shl_ln93_134, i22 %mul_ln93_135

]]></Node>
<StgValue><ssdm name="add_ln93_135"/></StgValue>
</operation>

<operation id="2547" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="8">
<![CDATA[
entry:1574 %W2_load_136 = load i8 %W2_addr_136

]]></Node>
<StgValue><ssdm name="W2_load_136"/></StgValue>
</operation>

<operation id="2548" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="22" op_0_bw="16">
<![CDATA[
entry:1575 %sext_ln93_136 = sext i16 %W2_load_136

]]></Node>
<StgValue><ssdm name="sext_ln93_136"/></StgValue>
</operation>

<operation id="2549" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1576 %tmp_239 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_135, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2550" st_id="97" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1578 %mul_ln93_136 = mul i22 %sext_ln93_136, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_136"/></StgValue>
</operation>

<operation id="2551" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1653 %shl_ln93_147 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_251, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_147"/></StgValue>
</operation>

<operation id="2552" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1654 %mul_ln93_148 = mul i22 %sext_ln93_148, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_148"/></StgValue>
</operation>

<operation id="2553" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1655 %add_ln93_148 = add i22 %shl_ln93_147, i22 %mul_ln93_148

]]></Node>
<StgValue><ssdm name="add_ln93_148"/></StgValue>
</operation>

<operation id="2554" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="8">
<![CDATA[
entry:1656 %W2_load_149 = load i8 %W2_addr_149

]]></Node>
<StgValue><ssdm name="W2_load_149"/></StgValue>
</operation>

<operation id="2555" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1735 %shl_ln93_160 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_264, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_160"/></StgValue>
</operation>

<operation id="2556" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1736 %mul_ln93_161 = mul i22 %sext_ln93_161, i22 %zext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_161"/></StgValue>
</operation>

<operation id="2557" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1737 %add_ln93_161 = add i22 %shl_ln93_160, i22 %mul_ln93_161

]]></Node>
<StgValue><ssdm name="add_ln93_161"/></StgValue>
</operation>

<operation id="2558" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="16" op_0_bw="8">
<![CDATA[
entry:1738 %W2_load_162 = load i8 %W2_addr_162

]]></Node>
<StgValue><ssdm name="W2_load_162"/></StgValue>
</operation>

<operation id="2559" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="16" op_0_bw="4">
<![CDATA[
entry:1942 %sum_41 = load i4 %b3_addr_2

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>

<operation id="2560" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="16" op_0_bw="4">
<![CDATA[
entry:2018 %sum_42 = load i4 %b3_addr_3

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>

<operation id="2561" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2093 %b3_addr_4 = getelementptr i16 %b3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b3_addr_4"/></StgValue>
</operation>

<operation id="2562" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="16" op_0_bw="4">
<![CDATA[
entry:2094 %sum_43 = load i4 %b3_addr_4

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>

<operation id="2563" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2169 %b3_addr_5 = getelementptr i16 %b3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b3_addr_5"/></StgValue>
</operation>

<operation id="2564" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="16" op_0_bw="4">
<![CDATA[
entry:2170 %sum_44 = load i4 %b3_addr_5

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>

<operation id="2565" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="16" op_0_bw="7">
<![CDATA[
entry:2294 %W3_load_80 = load i7 %W3_addr_80

]]></Node>
<StgValue><ssdm name="W3_load_80"/></StgValue>
</operation>

<operation id="2566" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="16" op_0_bw="7">
<![CDATA[
entry:2370 %W3_load_92 = load i7 %W3_addr_92

]]></Node>
<StgValue><ssdm name="W3_load_92"/></StgValue>
</operation>

<operation id="2567" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="16" op_0_bw="7">
<![CDATA[
entry:2446 %W3_load_104 = load i7 %W3_addr_104

]]></Node>
<StgValue><ssdm name="W3_load_104"/></StgValue>
</operation>

<operation id="2568" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="16" op_0_bw="7">
<![CDATA[
entry:2522 %W3_load_116 = load i7 %W3_addr_116

]]></Node>
<StgValue><ssdm name="W3_load_116"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2569" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:152 %W2_addr_111 = getelementptr i16 %W2, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="W2_addr_111"/></StgValue>
</operation>

<operation id="2570" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:165 %W2_addr_124 = getelementptr i16 %W2, i64 0, i64 124

]]></Node>
<StgValue><ssdm name="W2_addr_124"/></StgValue>
</operation>

<operation id="2571" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:218 %W3_addr_9 = getelementptr i16 %W3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="W3_addr_9"/></StgValue>
</operation>

<operation id="2572" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:230 %W3_addr_21 = getelementptr i16 %W3, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="W3_addr_21"/></StgValue>
</operation>

<operation id="2573" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:805 %add_ln93_13 = add i22 %shl_ln93_12, i22 %mul_ln93_13

]]></Node>
<StgValue><ssdm name="add_ln93_13"/></StgValue>
</operation>

<operation id="2574" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:806 %trunc_ln8 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_13, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="2575" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
entry:807 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_13, i32 21

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2576" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:808 %output_fc2 = select i1 %tmp_117, i15 0, i15 %trunc_ln8

]]></Node>
<StgValue><ssdm name="output_fc2"/></StgValue>
</operation>

<operation id="2577" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:893 %add_ln93_27 = add i22 %shl_ln93_26, i22 %mul_ln93_27

]]></Node>
<StgValue><ssdm name="add_ln93_27"/></StgValue>
</operation>

<operation id="2578" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:894 %trunc_ln95_1 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_27, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln95_1"/></StgValue>
</operation>

<operation id="2579" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
entry:895 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_27, i32 21

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2580" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:896 %output_fc2_1 = select i1 %tmp_131, i15 0, i15 %trunc_ln95_1

]]></Node>
<StgValue><ssdm name="output_fc2_1"/></StgValue>
</operation>

<operation id="2581" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:981 %add_ln93_41 = add i22 %shl_ln93_40, i22 %mul_ln93_41

]]></Node>
<StgValue><ssdm name="add_ln93_41"/></StgValue>
</operation>

<operation id="2582" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:982 %trunc_ln95_2 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_41, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln95_2"/></StgValue>
</operation>

<operation id="2583" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
entry:983 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_41, i32 21

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2584" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:984 %output_fc2_2 = select i1 %tmp_145, i15 0, i15 %trunc_ln95_2

]]></Node>
<StgValue><ssdm name="output_fc2_2"/></StgValue>
</operation>

<operation id="2585" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1069 %add_ln93_55 = add i22 %shl_ln93_54, i22 %mul_ln93_55

]]></Node>
<StgValue><ssdm name="add_ln93_55"/></StgValue>
</operation>

<operation id="2586" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1070 %trunc_ln95_3 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_55, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln95_3"/></StgValue>
</operation>

<operation id="2587" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
entry:1071 %tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_55, i32 21

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2588" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1072 %output_fc2_3 = select i1 %tmp_159, i15 0, i15 %trunc_ln95_3

]]></Node>
<StgValue><ssdm name="output_fc2_3"/></StgValue>
</operation>

<operation id="2589" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1157 %add_ln93_69 = add i22 %shl_ln93_68, i22 %mul_ln93_69

]]></Node>
<StgValue><ssdm name="add_ln93_69"/></StgValue>
</operation>

<operation id="2590" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1158 %trunc_ln95_4 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_69, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln95_4"/></StgValue>
</operation>

<operation id="2591" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
entry:1159 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_69, i32 21

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2592" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1160 %output_fc2_4 = select i1 %tmp_173, i15 0, i15 %trunc_ln95_4

]]></Node>
<StgValue><ssdm name="output_fc2_4"/></StgValue>
</operation>

<operation id="2593" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1245 %add_ln93_83 = add i22 %shl_ln93_82, i22 %mul_ln93_83

]]></Node>
<StgValue><ssdm name="add_ln93_83"/></StgValue>
</operation>

<operation id="2594" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1246 %trunc_ln95_5 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_83, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln95_5"/></StgValue>
</operation>

<operation id="2595" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
entry:1247 %tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_83, i32 21

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2596" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1248 %output_fc2_5 = select i1 %tmp_187, i15 0, i15 %trunc_ln95_5

]]></Node>
<StgValue><ssdm name="output_fc2_5"/></StgValue>
</operation>

<operation id="2597" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1331 %shl_ln93_96 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_200, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_96"/></StgValue>
</operation>

<operation id="2598" st_id="98" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1332 %mul_ln93_97 = mul i22 %sext_ln93_97, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_97"/></StgValue>
</operation>

<operation id="2599" st_id="98" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1333 %add_ln93_97 = add i22 %shl_ln93_96, i22 %mul_ln93_97

]]></Node>
<StgValue><ssdm name="add_ln93_97"/></StgValue>
</operation>

<operation id="2600" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1413 %shl_ln93_109 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_213, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_109"/></StgValue>
</operation>

<operation id="2601" st_id="98" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1414 %mul_ln93_110 = mul i22 %sext_ln93_110, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_110"/></StgValue>
</operation>

<operation id="2602" st_id="98" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1415 %add_ln93_110 = add i22 %shl_ln93_109, i22 %mul_ln93_110

]]></Node>
<StgValue><ssdm name="add_ln93_110"/></StgValue>
</operation>

<operation id="2603" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="8">
<![CDATA[
entry:1416 %W2_load_111 = load i8 %W2_addr_111

]]></Node>
<StgValue><ssdm name="W2_load_111"/></StgValue>
</operation>

<operation id="2604" st_id="98" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1496 %mul_ln93_123 = mul i22 %sext_ln93_123, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_123"/></StgValue>
</operation>

<operation id="2605" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="8">
<![CDATA[
entry:1498 %W2_load_124 = load i8 %W2_addr_124

]]></Node>
<StgValue><ssdm name="W2_load_124"/></StgValue>
</operation>

<operation id="2606" st_id="98" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1578 %mul_ln93_136 = mul i22 %sext_ln93_136, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_136"/></StgValue>
</operation>

<operation id="2607" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1655 %add_ln93_148 = add i22 %shl_ln93_147, i22 %mul_ln93_148

]]></Node>
<StgValue><ssdm name="add_ln93_148"/></StgValue>
</operation>

<operation id="2608" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="8">
<![CDATA[
entry:1656 %W2_load_149 = load i8 %W2_addr_149

]]></Node>
<StgValue><ssdm name="W2_load_149"/></StgValue>
</operation>

<operation id="2609" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="22" op_0_bw="16">
<![CDATA[
entry:1657 %sext_ln93_149 = sext i16 %W2_load_149

]]></Node>
<StgValue><ssdm name="sext_ln93_149"/></StgValue>
</operation>

<operation id="2610" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1658 %tmp_252 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_148, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="2611" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1660 %mul_ln93_149 = mul i22 %sext_ln93_149, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_149"/></StgValue>
</operation>

<operation id="2612" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1737 %add_ln93_161 = add i22 %shl_ln93_160, i22 %mul_ln93_161

]]></Node>
<StgValue><ssdm name="add_ln93_161"/></StgValue>
</operation>

<operation id="2613" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="16" op_0_bw="8">
<![CDATA[
entry:1738 %W2_load_162 = load i8 %W2_addr_162

]]></Node>
<StgValue><ssdm name="W2_load_162"/></StgValue>
</operation>

<operation id="2614" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="22" op_0_bw="16">
<![CDATA[
entry:1739 %sext_ln93_162 = sext i16 %W2_load_162

]]></Node>
<StgValue><ssdm name="sext_ln93_162"/></StgValue>
</operation>

<operation id="2615" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1740 %tmp_265 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_161, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="2616" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1742 %mul_ln93_162 = mul i22 %sext_ln93_162, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_162"/></StgValue>
</operation>

<operation id="2617" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="22" op_0_bw="16">
<![CDATA[
entry:1780 %sext_ln104 = sext i16 %W3_load

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="2618" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="22" op_0_bw="15">
<![CDATA[
entry:1781 %zext_ln104 = zext i15 %output_fc2

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="2619" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1783 %mul_ln104 = mul i22 %sext_ln104, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="2620" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="16" op_0_bw="7">
<![CDATA[
entry:1841 %W3_load_9 = load i7 %W3_addr_9

]]></Node>
<StgValue><ssdm name="W3_load_9"/></StgValue>
</operation>

<operation id="2621" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="22" op_0_bw="16">
<![CDATA[
entry:1868 %sext_ln104_12 = sext i16 %W3_load_12

]]></Node>
<StgValue><ssdm name="sext_ln104_12"/></StgValue>
</operation>

<operation id="2622" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1870 %mul_ln104_12 = mul i22 %sext_ln104_12, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_12"/></StgValue>
</operation>

<operation id="2623" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="16" op_0_bw="7">
<![CDATA[
entry:1920 %W3_load_21 = load i7 %W3_addr_21

]]></Node>
<StgValue><ssdm name="W3_load_21"/></StgValue>
</operation>

<operation id="2624" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="22" op_0_bw="16">
<![CDATA[
entry:1944 %sext_ln104_24 = sext i16 %W3_load_24

]]></Node>
<StgValue><ssdm name="sext_ln104_24"/></StgValue>
</operation>

<operation id="2625" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1946 %mul_ln104_24 = mul i22 %sext_ln104_24, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_24"/></StgValue>
</operation>

<operation id="2626" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="22" op_0_bw="16">
<![CDATA[
entry:2020 %sext_ln104_36 = sext i16 %W3_load_36

]]></Node>
<StgValue><ssdm name="sext_ln104_36"/></StgValue>
</operation>

<operation id="2627" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2022 %mul_ln104_36 = mul i22 %sext_ln104_36, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_36"/></StgValue>
</operation>

<operation id="2628" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="16" op_0_bw="4">
<![CDATA[
entry:2094 %sum_43 = load i4 %b3_addr_4

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>

<operation id="2629" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="22" op_0_bw="16">
<![CDATA[
entry:2096 %sext_ln104_48 = sext i16 %W3_load_48

]]></Node>
<StgValue><ssdm name="sext_ln104_48"/></StgValue>
</operation>

<operation id="2630" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2098 %mul_ln104_48 = mul i22 %sext_ln104_48, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_48"/></StgValue>
</operation>

<operation id="2631" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="16" op_0_bw="4">
<![CDATA[
entry:2170 %sum_44 = load i4 %b3_addr_5

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>

<operation id="2632" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="22" op_0_bw="16">
<![CDATA[
entry:2172 %sext_ln104_60 = sext i16 %W3_load_60

]]></Node>
<StgValue><ssdm name="sext_ln104_60"/></StgValue>
</operation>

<operation id="2633" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2174 %mul_ln104_60 = mul i22 %sext_ln104_60, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_60"/></StgValue>
</operation>

<operation id="2634" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2245 %b3_addr_6 = getelementptr i16 %b3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b3_addr_6"/></StgValue>
</operation>

<operation id="2635" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="4">
<![CDATA[
entry:2246 %sum_45 = load i4 %b3_addr_6

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>

<operation id="2636" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="22" op_0_bw="16">
<![CDATA[
entry:2248 %sext_ln104_72 = sext i16 %W3_load_72

]]></Node>
<StgValue><ssdm name="sext_ln104_72"/></StgValue>
</operation>

<operation id="2637" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2250 %mul_ln104_72 = mul i22 %sext_ln104_72, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_72"/></StgValue>
</operation>

<operation id="2638" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2321 %b3_addr_7 = getelementptr i16 %b3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b3_addr_7"/></StgValue>
</operation>

<operation id="2639" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="16" op_0_bw="4">
<![CDATA[
entry:2322 %sum_46 = load i4 %b3_addr_7

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>

<operation id="2640" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="22" op_0_bw="16">
<![CDATA[
entry:2324 %sext_ln104_84 = sext i16 %W3_load_84

]]></Node>
<StgValue><ssdm name="sext_ln104_84"/></StgValue>
</operation>

<operation id="2641" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2326 %mul_ln104_84 = mul i22 %sext_ln104_84, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_84"/></StgValue>
</operation>

<operation id="2642" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="22" op_0_bw="16">
<![CDATA[
entry:2400 %sext_ln104_96 = sext i16 %W3_load_96

]]></Node>
<StgValue><ssdm name="sext_ln104_96"/></StgValue>
</operation>

<operation id="2643" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2402 %mul_ln104_96 = mul i22 %sext_ln104_96, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_96"/></StgValue>
</operation>

<operation id="2644" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="16" op_0_bw="7">
<![CDATA[
entry:2446 %W3_load_104 = load i7 %W3_addr_104

]]></Node>
<StgValue><ssdm name="W3_load_104"/></StgValue>
</operation>

<operation id="2645" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="22" op_0_bw="16">
<![CDATA[
entry:2476 %sext_ln104_108 = sext i16 %W3_load_108

]]></Node>
<StgValue><ssdm name="sext_ln104_108"/></StgValue>
</operation>

<operation id="2646" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2478 %mul_ln104_108 = mul i22 %sext_ln104_108, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_108"/></StgValue>
</operation>

<operation id="2647" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="16" op_0_bw="7">
<![CDATA[
entry:2522 %W3_load_116 = load i7 %W3_addr_116

]]></Node>
<StgValue><ssdm name="W3_load_116"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2648" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178 %W2_addr_137 = getelementptr i16 %W2, i64 0, i64 137

]]></Node>
<StgValue><ssdm name="W2_addr_137"/></StgValue>
</operation>

<operation id="2649" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:191 %W2_addr_150 = getelementptr i16 %W2, i64 0, i64 150

]]></Node>
<StgValue><ssdm name="W2_addr_150"/></StgValue>
</operation>

<operation id="2650" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:242 %W3_addr_33 = getelementptr i16 %W3, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="W3_addr_33"/></StgValue>
</operation>

<operation id="2651" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:254 %W3_addr_45 = getelementptr i16 %W3, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="W3_addr_45"/></StgValue>
</operation>

<operation id="2652" st_id="99" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1333 %add_ln93_97 = add i22 %shl_ln93_96, i22 %mul_ln93_97

]]></Node>
<StgValue><ssdm name="add_ln93_97"/></StgValue>
</operation>

<operation id="2653" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1334 %trunc_ln95_6 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_97, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln95_6"/></StgValue>
</operation>

<operation id="2654" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
entry:1335 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_97, i32 21

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2655" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1336 %output_fc2_6 = select i1 %tmp_201, i15 0, i15 %trunc_ln95_6

]]></Node>
<StgValue><ssdm name="output_fc2_6"/></StgValue>
</operation>

<operation id="2656" st_id="99" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1415 %add_ln93_110 = add i22 %shl_ln93_109, i22 %mul_ln93_110

]]></Node>
<StgValue><ssdm name="add_ln93_110"/></StgValue>
</operation>

<operation id="2657" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="8">
<![CDATA[
entry:1416 %W2_load_111 = load i8 %W2_addr_111

]]></Node>
<StgValue><ssdm name="W2_load_111"/></StgValue>
</operation>

<operation id="2658" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="22" op_0_bw="16">
<![CDATA[
entry:1417 %sext_ln93_111 = sext i16 %W2_load_111

]]></Node>
<StgValue><ssdm name="sext_ln93_111"/></StgValue>
</operation>

<operation id="2659" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1418 %tmp_214 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_110, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2660" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1420 %mul_ln93_111 = mul i22 %sext_ln93_111, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_111"/></StgValue>
</operation>

<operation id="2661" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1495 %shl_ln93_122 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_226, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_122"/></StgValue>
</operation>

<operation id="2662" st_id="99" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1496 %mul_ln93_123 = mul i22 %sext_ln93_123, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_123"/></StgValue>
</operation>

<operation id="2663" st_id="99" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1497 %add_ln93_123 = add i22 %shl_ln93_122, i22 %mul_ln93_123

]]></Node>
<StgValue><ssdm name="add_ln93_123"/></StgValue>
</operation>

<operation id="2664" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="8">
<![CDATA[
entry:1498 %W2_load_124 = load i8 %W2_addr_124

]]></Node>
<StgValue><ssdm name="W2_load_124"/></StgValue>
</operation>

<operation id="2665" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="22" op_0_bw="16">
<![CDATA[
entry:1499 %sext_ln93_124 = sext i16 %W2_load_124

]]></Node>
<StgValue><ssdm name="sext_ln93_124"/></StgValue>
</operation>

<operation id="2666" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1502 %mul_ln93_124 = mul i22 %sext_ln93_124, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_124"/></StgValue>
</operation>

<operation id="2667" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1577 %shl_ln93_135 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_239, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_135"/></StgValue>
</operation>

<operation id="2668" st_id="99" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1578 %mul_ln93_136 = mul i22 %sext_ln93_136, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_136"/></StgValue>
</operation>

<operation id="2669" st_id="99" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1579 %add_ln93_136 = add i22 %shl_ln93_135, i22 %mul_ln93_136

]]></Node>
<StgValue><ssdm name="add_ln93_136"/></StgValue>
</operation>

<operation id="2670" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="8">
<![CDATA[
entry:1580 %W2_load_137 = load i8 %W2_addr_137

]]></Node>
<StgValue><ssdm name="W2_load_137"/></StgValue>
</operation>

<operation id="2671" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1660 %mul_ln93_149 = mul i22 %sext_ln93_149, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_149"/></StgValue>
</operation>

<operation id="2672" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="8">
<![CDATA[
entry:1662 %W2_load_150 = load i8 %W2_addr_150

]]></Node>
<StgValue><ssdm name="W2_load_150"/></StgValue>
</operation>

<operation id="2673" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1742 %mul_ln93_162 = mul i22 %sext_ln93_162, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_162"/></StgValue>
</operation>

<operation id="2674" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1783 %mul_ln104 = mul i22 %sext_ln104, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="2675" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="22" op_0_bw="16">
<![CDATA[
entry:1786 %sext_ln104_1 = sext i16 %W3_load_1

]]></Node>
<StgValue><ssdm name="sext_ln104_1"/></StgValue>
</operation>

<operation id="2676" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="22" op_0_bw="15">
<![CDATA[
entry:1787 %zext_ln104_1 = zext i15 %output_fc2_1

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="2677" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1790 %mul_ln104_1 = mul i22 %sext_ln104_1, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_1"/></StgValue>
</operation>

<operation id="2678" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="16" op_0_bw="7">
<![CDATA[
entry:1841 %W3_load_9 = load i7 %W3_addr_9

]]></Node>
<StgValue><ssdm name="W3_load_9"/></StgValue>
</operation>

<operation id="2679" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1870 %mul_ln104_12 = mul i22 %sext_ln104_12, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_12"/></StgValue>
</operation>

<operation id="2680" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="22" op_0_bw="16">
<![CDATA[
entry:1873 %sext_ln104_13 = sext i16 %W3_load_13

]]></Node>
<StgValue><ssdm name="sext_ln104_13"/></StgValue>
</operation>

<operation id="2681" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1876 %mul_ln104_13 = mul i22 %sext_ln104_13, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_13"/></StgValue>
</operation>

<operation id="2682" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="16" op_0_bw="7">
<![CDATA[
entry:1920 %W3_load_21 = load i7 %W3_addr_21

]]></Node>
<StgValue><ssdm name="W3_load_21"/></StgValue>
</operation>

<operation id="2683" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1946 %mul_ln104_24 = mul i22 %sext_ln104_24, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_24"/></StgValue>
</operation>

<operation id="2684" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="22" op_0_bw="16">
<![CDATA[
entry:1949 %sext_ln104_25 = sext i16 %W3_load_25

]]></Node>
<StgValue><ssdm name="sext_ln104_25"/></StgValue>
</operation>

<operation id="2685" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1952 %mul_ln104_25 = mul i22 %sext_ln104_25, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_25"/></StgValue>
</operation>

<operation id="2686" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="16" op_0_bw="7">
<![CDATA[
entry:1996 %W3_load_33 = load i7 %W3_addr_33

]]></Node>
<StgValue><ssdm name="W3_load_33"/></StgValue>
</operation>

<operation id="2687" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2022 %mul_ln104_36 = mul i22 %sext_ln104_36, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_36"/></StgValue>
</operation>

<operation id="2688" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="22" op_0_bw="16">
<![CDATA[
entry:2025 %sext_ln104_37 = sext i16 %W3_load_37

]]></Node>
<StgValue><ssdm name="sext_ln104_37"/></StgValue>
</operation>

<operation id="2689" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2028 %mul_ln104_37 = mul i22 %sext_ln104_37, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_37"/></StgValue>
</operation>

<operation id="2690" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="16" op_0_bw="7">
<![CDATA[
entry:2072 %W3_load_45 = load i7 %W3_addr_45

]]></Node>
<StgValue><ssdm name="W3_load_45"/></StgValue>
</operation>

<operation id="2691" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2098 %mul_ln104_48 = mul i22 %sext_ln104_48, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_48"/></StgValue>
</operation>

<operation id="2692" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="22" op_0_bw="16">
<![CDATA[
entry:2101 %sext_ln104_49 = sext i16 %W3_load_49

]]></Node>
<StgValue><ssdm name="sext_ln104_49"/></StgValue>
</operation>

<operation id="2693" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2104 %mul_ln104_49 = mul i22 %sext_ln104_49, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_49"/></StgValue>
</operation>

<operation id="2694" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2174 %mul_ln104_60 = mul i22 %sext_ln104_60, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_60"/></StgValue>
</operation>

<operation id="2695" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="22" op_0_bw="16">
<![CDATA[
entry:2177 %sext_ln104_61 = sext i16 %W3_load_61

]]></Node>
<StgValue><ssdm name="sext_ln104_61"/></StgValue>
</operation>

<operation id="2696" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2180 %mul_ln104_61 = mul i22 %sext_ln104_61, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_61"/></StgValue>
</operation>

<operation id="2697" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="4">
<![CDATA[
entry:2246 %sum_45 = load i4 %b3_addr_6

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>

<operation id="2698" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2250 %mul_ln104_72 = mul i22 %sext_ln104_72, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_72"/></StgValue>
</operation>

<operation id="2699" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="22" op_0_bw="16">
<![CDATA[
entry:2253 %sext_ln104_73 = sext i16 %W3_load_73

]]></Node>
<StgValue><ssdm name="sext_ln104_73"/></StgValue>
</operation>

<operation id="2700" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2256 %mul_ln104_73 = mul i22 %sext_ln104_73, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_73"/></StgValue>
</operation>

<operation id="2701" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="16" op_0_bw="4">
<![CDATA[
entry:2322 %sum_46 = load i4 %b3_addr_7

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>

<operation id="2702" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2326 %mul_ln104_84 = mul i22 %sext_ln104_84, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_84"/></StgValue>
</operation>

<operation id="2703" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="22" op_0_bw="16">
<![CDATA[
entry:2329 %sext_ln104_85 = sext i16 %W3_load_85

]]></Node>
<StgValue><ssdm name="sext_ln104_85"/></StgValue>
</operation>

<operation id="2704" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2332 %mul_ln104_85 = mul i22 %sext_ln104_85, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_85"/></StgValue>
</operation>

<operation id="2705" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2397 %b3_addr_8 = getelementptr i16 %b3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b3_addr_8"/></StgValue>
</operation>

<operation id="2706" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="16" op_0_bw="4">
<![CDATA[
entry:2398 %sum_47 = load i4 %b3_addr_8

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>

<operation id="2707" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2402 %mul_ln104_96 = mul i22 %sext_ln104_96, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_96"/></StgValue>
</operation>

<operation id="2708" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="22" op_0_bw="16">
<![CDATA[
entry:2405 %sext_ln104_97 = sext i16 %W3_load_97

]]></Node>
<StgValue><ssdm name="sext_ln104_97"/></StgValue>
</operation>

<operation id="2709" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2408 %mul_ln104_97 = mul i22 %sext_ln104_97, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_97"/></StgValue>
</operation>

<operation id="2710" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2473 %b3_addr_9 = getelementptr i16 %b3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b3_addr_9"/></StgValue>
</operation>

<operation id="2711" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="16" op_0_bw="4">
<![CDATA[
entry:2474 %sum_48 = load i4 %b3_addr_9

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>

<operation id="2712" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2478 %mul_ln104_108 = mul i22 %sext_ln104_108, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_108"/></StgValue>
</operation>

<operation id="2713" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="22" op_0_bw="16">
<![CDATA[
entry:2481 %sext_ln104_109 = sext i16 %W3_load_109

]]></Node>
<StgValue><ssdm name="sext_ln104_109"/></StgValue>
</operation>

<operation id="2714" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2484 %mul_ln104_109 = mul i22 %sext_ln104_109, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_109"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2715" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:166 %W2_addr_125 = getelementptr i16 %W2, i64 0, i64 125

]]></Node>
<StgValue><ssdm name="W2_addr_125"/></StgValue>
</operation>

<operation id="2716" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:204 %W2_addr_163 = getelementptr i16 %W2, i64 0, i64 163

]]></Node>
<StgValue><ssdm name="W2_addr_163"/></StgValue>
</operation>

<operation id="2717" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:266 %W3_addr_57 = getelementptr i16 %W3, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="W3_addr_57"/></StgValue>
</operation>

<operation id="2718" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:278 %W3_addr_69 = getelementptr i16 %W3, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="W3_addr_69"/></StgValue>
</operation>

<operation id="2719" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1420 %mul_ln93_111 = mul i22 %sext_ln93_111, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_111"/></StgValue>
</operation>

<operation id="2720" st_id="100" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1497 %add_ln93_123 = add i22 %shl_ln93_122, i22 %mul_ln93_123

]]></Node>
<StgValue><ssdm name="add_ln93_123"/></StgValue>
</operation>

<operation id="2721" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1500 %tmp_227 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_123, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2722" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1502 %mul_ln93_124 = mul i22 %sext_ln93_124, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_124"/></StgValue>
</operation>

<operation id="2723" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="8">
<![CDATA[
entry:1504 %W2_load_125 = load i8 %W2_addr_125

]]></Node>
<StgValue><ssdm name="W2_load_125"/></StgValue>
</operation>

<operation id="2724" st_id="100" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1579 %add_ln93_136 = add i22 %shl_ln93_135, i22 %mul_ln93_136

]]></Node>
<StgValue><ssdm name="add_ln93_136"/></StgValue>
</operation>

<operation id="2725" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="8">
<![CDATA[
entry:1580 %W2_load_137 = load i8 %W2_addr_137

]]></Node>
<StgValue><ssdm name="W2_load_137"/></StgValue>
</operation>

<operation id="2726" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="22" op_0_bw="16">
<![CDATA[
entry:1581 %sext_ln93_137 = sext i16 %W2_load_137

]]></Node>
<StgValue><ssdm name="sext_ln93_137"/></StgValue>
</operation>

<operation id="2727" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1582 %tmp_240 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_136, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2728" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1584 %mul_ln93_137 = mul i22 %sext_ln93_137, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_137"/></StgValue>
</operation>

<operation id="2729" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1659 %shl_ln93_148 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_252, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_148"/></StgValue>
</operation>

<operation id="2730" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1660 %mul_ln93_149 = mul i22 %sext_ln93_149, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_149"/></StgValue>
</operation>

<operation id="2731" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1661 %add_ln93_149 = add i22 %shl_ln93_148, i22 %mul_ln93_149

]]></Node>
<StgValue><ssdm name="add_ln93_149"/></StgValue>
</operation>

<operation id="2732" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="8">
<![CDATA[
entry:1662 %W2_load_150 = load i8 %W2_addr_150

]]></Node>
<StgValue><ssdm name="W2_load_150"/></StgValue>
</operation>

<operation id="2733" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="22" op_0_bw="16">
<![CDATA[
entry:1663 %sext_ln93_150 = sext i16 %W2_load_150

]]></Node>
<StgValue><ssdm name="sext_ln93_150"/></StgValue>
</operation>

<operation id="2734" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1666 %mul_ln93_150 = mul i22 %sext_ln93_150, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_150"/></StgValue>
</operation>

<operation id="2735" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1741 %shl_ln93_161 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_265, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_161"/></StgValue>
</operation>

<operation id="2736" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1742 %mul_ln93_162 = mul i22 %sext_ln93_162, i22 %zext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_162"/></StgValue>
</operation>

<operation id="2737" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1743 %add_ln93_162 = add i22 %shl_ln93_161, i22 %mul_ln93_162

]]></Node>
<StgValue><ssdm name="add_ln93_162"/></StgValue>
</operation>

<operation id="2738" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="8">
<![CDATA[
entry:1744 %W2_load_163 = load i8 %W2_addr_163

]]></Node>
<StgValue><ssdm name="W2_load_163"/></StgValue>
</operation>

<operation id="2739" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1782 %shl_ln3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_39, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="2740" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1783 %mul_ln104 = mul i22 %sext_ln104, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="2741" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1784 %add_ln104 = add i22 %shl_ln3, i22 %mul_ln104

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="2742" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1790 %mul_ln104_1 = mul i22 %sext_ln104_1, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_1"/></StgValue>
</operation>

<operation id="2743" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="22" op_0_bw="16">
<![CDATA[
entry:1793 %sext_ln104_2 = sext i16 %W3_load_2

]]></Node>
<StgValue><ssdm name="sext_ln104_2"/></StgValue>
</operation>

<operation id="2744" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="22" op_0_bw="15">
<![CDATA[
entry:1794 %zext_ln104_2 = zext i15 %output_fc2_2

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="2745" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1797 %mul_ln104_2 = mul i22 %sext_ln104_2, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_2"/></StgValue>
</operation>

<operation id="2746" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1869 %shl_ln104_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_40, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_11"/></StgValue>
</operation>

<operation id="2747" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1870 %mul_ln104_12 = mul i22 %sext_ln104_12, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_12"/></StgValue>
</operation>

<operation id="2748" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1871 %add_ln104_12 = add i22 %shl_ln104_11, i22 %mul_ln104_12

]]></Node>
<StgValue><ssdm name="add_ln104_12"/></StgValue>
</operation>

<operation id="2749" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1876 %mul_ln104_13 = mul i22 %sext_ln104_13, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_13"/></StgValue>
</operation>

<operation id="2750" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="22" op_0_bw="16">
<![CDATA[
entry:1879 %sext_ln104_14 = sext i16 %W3_load_14

]]></Node>
<StgValue><ssdm name="sext_ln104_14"/></StgValue>
</operation>

<operation id="2751" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1882 %mul_ln104_14 = mul i22 %sext_ln104_14, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_14"/></StgValue>
</operation>

<operation id="2752" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1945 %shl_ln104_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_41, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_23"/></StgValue>
</operation>

<operation id="2753" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1946 %mul_ln104_24 = mul i22 %sext_ln104_24, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_24"/></StgValue>
</operation>

<operation id="2754" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1947 %add_ln104_24 = add i22 %shl_ln104_23, i22 %mul_ln104_24

]]></Node>
<StgValue><ssdm name="add_ln104_24"/></StgValue>
</operation>

<operation id="2755" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1952 %mul_ln104_25 = mul i22 %sext_ln104_25, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_25"/></StgValue>
</operation>

<operation id="2756" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="22" op_0_bw="16">
<![CDATA[
entry:1955 %sext_ln104_26 = sext i16 %W3_load_26

]]></Node>
<StgValue><ssdm name="sext_ln104_26"/></StgValue>
</operation>

<operation id="2757" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1958 %mul_ln104_26 = mul i22 %sext_ln104_26, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_26"/></StgValue>
</operation>

<operation id="2758" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="16" op_0_bw="7">
<![CDATA[
entry:1996 %W3_load_33 = load i7 %W3_addr_33

]]></Node>
<StgValue><ssdm name="W3_load_33"/></StgValue>
</operation>

<operation id="2759" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2021 %shl_ln104_35 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_42, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_35"/></StgValue>
</operation>

<operation id="2760" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2022 %mul_ln104_36 = mul i22 %sext_ln104_36, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_36"/></StgValue>
</operation>

<operation id="2761" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2023 %add_ln104_36 = add i22 %shl_ln104_35, i22 %mul_ln104_36

]]></Node>
<StgValue><ssdm name="add_ln104_36"/></StgValue>
</operation>

<operation id="2762" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2028 %mul_ln104_37 = mul i22 %sext_ln104_37, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_37"/></StgValue>
</operation>

<operation id="2763" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="22" op_0_bw="16">
<![CDATA[
entry:2031 %sext_ln104_38 = sext i16 %W3_load_38

]]></Node>
<StgValue><ssdm name="sext_ln104_38"/></StgValue>
</operation>

<operation id="2764" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2034 %mul_ln104_38 = mul i22 %sext_ln104_38, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_38"/></StgValue>
</operation>

<operation id="2765" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="16" op_0_bw="7">
<![CDATA[
entry:2072 %W3_load_45 = load i7 %W3_addr_45

]]></Node>
<StgValue><ssdm name="W3_load_45"/></StgValue>
</operation>

<operation id="2766" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2097 %shl_ln104_47 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_43, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_47"/></StgValue>
</operation>

<operation id="2767" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2098 %mul_ln104_48 = mul i22 %sext_ln104_48, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_48"/></StgValue>
</operation>

<operation id="2768" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2099 %add_ln104_48 = add i22 %shl_ln104_47, i22 %mul_ln104_48

]]></Node>
<StgValue><ssdm name="add_ln104_48"/></StgValue>
</operation>

<operation id="2769" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2104 %mul_ln104_49 = mul i22 %sext_ln104_49, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_49"/></StgValue>
</operation>

<operation id="2770" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="22" op_0_bw="16">
<![CDATA[
entry:2107 %sext_ln104_50 = sext i16 %W3_load_50

]]></Node>
<StgValue><ssdm name="sext_ln104_50"/></StgValue>
</operation>

<operation id="2771" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2110 %mul_ln104_50 = mul i22 %sext_ln104_50, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_50"/></StgValue>
</operation>

<operation id="2772" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="7">
<![CDATA[
entry:2148 %W3_load_57 = load i7 %W3_addr_57

]]></Node>
<StgValue><ssdm name="W3_load_57"/></StgValue>
</operation>

<operation id="2773" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2173 %shl_ln104_59 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_44, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_59"/></StgValue>
</operation>

<operation id="2774" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2174 %mul_ln104_60 = mul i22 %sext_ln104_60, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_60"/></StgValue>
</operation>

<operation id="2775" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2175 %add_ln104_60 = add i22 %shl_ln104_59, i22 %mul_ln104_60

]]></Node>
<StgValue><ssdm name="add_ln104_60"/></StgValue>
</operation>

<operation id="2776" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2180 %mul_ln104_61 = mul i22 %sext_ln104_61, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_61"/></StgValue>
</operation>

<operation id="2777" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="22" op_0_bw="16">
<![CDATA[
entry:2183 %sext_ln104_62 = sext i16 %W3_load_62

]]></Node>
<StgValue><ssdm name="sext_ln104_62"/></StgValue>
</operation>

<operation id="2778" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2186 %mul_ln104_62 = mul i22 %sext_ln104_62, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_62"/></StgValue>
</operation>

<operation id="2779" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="16" op_0_bw="7">
<![CDATA[
entry:2224 %W3_load_69 = load i7 %W3_addr_69

]]></Node>
<StgValue><ssdm name="W3_load_69"/></StgValue>
</operation>

<operation id="2780" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2249 %shl_ln104_71 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_45, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_71"/></StgValue>
</operation>

<operation id="2781" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2250 %mul_ln104_72 = mul i22 %sext_ln104_72, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_72"/></StgValue>
</operation>

<operation id="2782" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2251 %add_ln104_72 = add i22 %shl_ln104_71, i22 %mul_ln104_72

]]></Node>
<StgValue><ssdm name="add_ln104_72"/></StgValue>
</operation>

<operation id="2783" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2256 %mul_ln104_73 = mul i22 %sext_ln104_73, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_73"/></StgValue>
</operation>

<operation id="2784" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="22" op_0_bw="16">
<![CDATA[
entry:2259 %sext_ln104_74 = sext i16 %W3_load_74

]]></Node>
<StgValue><ssdm name="sext_ln104_74"/></StgValue>
</operation>

<operation id="2785" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2262 %mul_ln104_74 = mul i22 %sext_ln104_74, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_74"/></StgValue>
</operation>

<operation id="2786" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2325 %shl_ln104_83 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_46, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_83"/></StgValue>
</operation>

<operation id="2787" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2326 %mul_ln104_84 = mul i22 %sext_ln104_84, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_84"/></StgValue>
</operation>

<operation id="2788" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2327 %add_ln104_84 = add i22 %shl_ln104_83, i22 %mul_ln104_84

]]></Node>
<StgValue><ssdm name="add_ln104_84"/></StgValue>
</operation>

<operation id="2789" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2332 %mul_ln104_85 = mul i22 %sext_ln104_85, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_85"/></StgValue>
</operation>

<operation id="2790" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="22" op_0_bw="16">
<![CDATA[
entry:2335 %sext_ln104_86 = sext i16 %W3_load_86

]]></Node>
<StgValue><ssdm name="sext_ln104_86"/></StgValue>
</operation>

<operation id="2791" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2338 %mul_ln104_86 = mul i22 %sext_ln104_86, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_86"/></StgValue>
</operation>

<operation id="2792" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="16" op_0_bw="4">
<![CDATA[
entry:2398 %sum_47 = load i4 %b3_addr_8

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>

<operation id="2793" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2401 %shl_ln104_95 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_47, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_95"/></StgValue>
</operation>

<operation id="2794" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2402 %mul_ln104_96 = mul i22 %sext_ln104_96, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_96"/></StgValue>
</operation>

<operation id="2795" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2403 %add_ln104_96 = add i22 %shl_ln104_95, i22 %mul_ln104_96

]]></Node>
<StgValue><ssdm name="add_ln104_96"/></StgValue>
</operation>

<operation id="2796" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2408 %mul_ln104_97 = mul i22 %sext_ln104_97, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_97"/></StgValue>
</operation>

<operation id="2797" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="22" op_0_bw="16">
<![CDATA[
entry:2411 %sext_ln104_98 = sext i16 %W3_load_98

]]></Node>
<StgValue><ssdm name="sext_ln104_98"/></StgValue>
</operation>

<operation id="2798" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2414 %mul_ln104_98 = mul i22 %sext_ln104_98, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_98"/></StgValue>
</operation>

<operation id="2799" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="16" op_0_bw="4">
<![CDATA[
entry:2474 %sum_48 = load i4 %b3_addr_9

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>

<operation id="2800" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2477 %shl_ln104_107 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_48, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_107"/></StgValue>
</operation>

<operation id="2801" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2478 %mul_ln104_108 = mul i22 %sext_ln104_108, i22 %zext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln104_108"/></StgValue>
</operation>

<operation id="2802" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2479 %add_ln104_108 = add i22 %shl_ln104_107, i22 %mul_ln104_108

]]></Node>
<StgValue><ssdm name="add_ln104_108"/></StgValue>
</operation>

<operation id="2803" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2484 %mul_ln104_109 = mul i22 %sext_ln104_109, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_109"/></StgValue>
</operation>

<operation id="2804" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="22" op_0_bw="16">
<![CDATA[
entry:2487 %sext_ln104_110 = sext i16 %W3_load_110

]]></Node>
<StgValue><ssdm name="sext_ln104_110"/></StgValue>
</operation>

<operation id="2805" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2490 %mul_ln104_110 = mul i22 %sext_ln104_110, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_110"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2806" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:179 %W2_addr_138 = getelementptr i16 %W2, i64 0, i64 138

]]></Node>
<StgValue><ssdm name="W2_addr_138"/></StgValue>
</operation>

<operation id="2807" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:192 %W2_addr_151 = getelementptr i16 %W2, i64 0, i64 151

]]></Node>
<StgValue><ssdm name="W2_addr_151"/></StgValue>
</operation>

<operation id="2808" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:290 %W3_addr_81 = getelementptr i16 %W3, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="W3_addr_81"/></StgValue>
</operation>

<operation id="2809" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:302 %W3_addr_93 = getelementptr i16 %W3, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="W3_addr_93"/></StgValue>
</operation>

<operation id="2810" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1419 %shl_ln93_110 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_214, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_110"/></StgValue>
</operation>

<operation id="2811" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1420 %mul_ln93_111 = mul i22 %sext_ln93_111, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_111"/></StgValue>
</operation>

<operation id="2812" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1421 %add_ln93_111 = add i22 %shl_ln93_110, i22 %mul_ln93_111

]]></Node>
<StgValue><ssdm name="add_ln93_111"/></StgValue>
</operation>

<operation id="2813" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1501 %shl_ln93_123 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_227, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_123"/></StgValue>
</operation>

<operation id="2814" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1502 %mul_ln93_124 = mul i22 %sext_ln93_124, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_124"/></StgValue>
</operation>

<operation id="2815" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1503 %add_ln93_124 = add i22 %shl_ln93_123, i22 %mul_ln93_124

]]></Node>
<StgValue><ssdm name="add_ln93_124"/></StgValue>
</operation>

<operation id="2816" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="8">
<![CDATA[
entry:1504 %W2_load_125 = load i8 %W2_addr_125

]]></Node>
<StgValue><ssdm name="W2_load_125"/></StgValue>
</operation>

<operation id="2817" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="22" op_0_bw="16">
<![CDATA[
entry:1505 %sext_ln93_125 = sext i16 %W2_load_125

]]></Node>
<StgValue><ssdm name="sext_ln93_125"/></StgValue>
</operation>

<operation id="2818" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1508 %mul_ln93_125 = mul i22 %sext_ln93_125, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_125"/></StgValue>
</operation>

<operation id="2819" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1584 %mul_ln93_137 = mul i22 %sext_ln93_137, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_137"/></StgValue>
</operation>

<operation id="2820" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="8">
<![CDATA[
entry:1586 %W2_load_138 = load i8 %W2_addr_138

]]></Node>
<StgValue><ssdm name="W2_load_138"/></StgValue>
</operation>

<operation id="2821" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1661 %add_ln93_149 = add i22 %shl_ln93_148, i22 %mul_ln93_149

]]></Node>
<StgValue><ssdm name="add_ln93_149"/></StgValue>
</operation>

<operation id="2822" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1664 %tmp_253 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_149, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="2823" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1666 %mul_ln93_150 = mul i22 %sext_ln93_150, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_150"/></StgValue>
</operation>

<operation id="2824" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="8">
<![CDATA[
entry:1668 %W2_load_151 = load i8 %W2_addr_151

]]></Node>
<StgValue><ssdm name="W2_load_151"/></StgValue>
</operation>

<operation id="2825" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1743 %add_ln93_162 = add i22 %shl_ln93_161, i22 %mul_ln93_162

]]></Node>
<StgValue><ssdm name="add_ln93_162"/></StgValue>
</operation>

<operation id="2826" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="8">
<![CDATA[
entry:1744 %W2_load_163 = load i8 %W2_addr_163

]]></Node>
<StgValue><ssdm name="W2_load_163"/></StgValue>
</operation>

<operation id="2827" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="22" op_0_bw="16">
<![CDATA[
entry:1745 %sext_ln93_163 = sext i16 %W2_load_163

]]></Node>
<StgValue><ssdm name="sext_ln93_163"/></StgValue>
</operation>

<operation id="2828" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1746 %tmp_266 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_162, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="2829" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1748 %mul_ln93_163 = mul i22 %sext_ln93_163, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_163"/></StgValue>
</operation>

<operation id="2830" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1784 %add_ln104 = add i22 %shl_ln3, i22 %mul_ln104

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="2831" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1788 %tmp_272 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="2832" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1789 %shl_ln104_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_272, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_1"/></StgValue>
</operation>

<operation id="2833" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1790 %mul_ln104_1 = mul i22 %sext_ln104_1, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_1"/></StgValue>
</operation>

<operation id="2834" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1791 %add_ln104_1 = add i22 %shl_ln104_1, i22 %mul_ln104_1

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="2835" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1797 %mul_ln104_2 = mul i22 %sext_ln104_2, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_2"/></StgValue>
</operation>

<operation id="2836" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="22" op_0_bw="16">
<![CDATA[
entry:1800 %sext_ln104_3 = sext i16 %W3_load_3

]]></Node>
<StgValue><ssdm name="sext_ln104_3"/></StgValue>
</operation>

<operation id="2837" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="22" op_0_bw="15">
<![CDATA[
entry:1801 %zext_ln104_3 = zext i15 %output_fc2_3

]]></Node>
<StgValue><ssdm name="zext_ln104_3"/></StgValue>
</operation>

<operation id="2838" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1804 %mul_ln104_3 = mul i22 %sext_ln104_3, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_3"/></StgValue>
</operation>

<operation id="2839" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1871 %add_ln104_12 = add i22 %shl_ln104_11, i22 %mul_ln104_12

]]></Node>
<StgValue><ssdm name="add_ln104_12"/></StgValue>
</operation>

<operation id="2840" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1874 %tmp_283 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_12, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="2841" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1875 %shl_ln104_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_283, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_12"/></StgValue>
</operation>

<operation id="2842" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1876 %mul_ln104_13 = mul i22 %sext_ln104_13, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_13"/></StgValue>
</operation>

<operation id="2843" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1877 %add_ln104_13 = add i22 %shl_ln104_12, i22 %mul_ln104_13

]]></Node>
<StgValue><ssdm name="add_ln104_13"/></StgValue>
</operation>

<operation id="2844" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1882 %mul_ln104_14 = mul i22 %sext_ln104_14, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_14"/></StgValue>
</operation>

<operation id="2845" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="22" op_0_bw="16">
<![CDATA[
entry:1885 %sext_ln104_15 = sext i16 %W3_load_15

]]></Node>
<StgValue><ssdm name="sext_ln104_15"/></StgValue>
</operation>

<operation id="2846" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1888 %mul_ln104_15 = mul i22 %sext_ln104_15, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_15"/></StgValue>
</operation>

<operation id="2847" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1947 %add_ln104_24 = add i22 %shl_ln104_23, i22 %mul_ln104_24

]]></Node>
<StgValue><ssdm name="add_ln104_24"/></StgValue>
</operation>

<operation id="2848" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1950 %tmp_294 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_24, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="2849" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1951 %shl_ln104_24 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_294, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_24"/></StgValue>
</operation>

<operation id="2850" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1952 %mul_ln104_25 = mul i22 %sext_ln104_25, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_25"/></StgValue>
</operation>

<operation id="2851" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1953 %add_ln104_25 = add i22 %shl_ln104_24, i22 %mul_ln104_25

]]></Node>
<StgValue><ssdm name="add_ln104_25"/></StgValue>
</operation>

<operation id="2852" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1958 %mul_ln104_26 = mul i22 %sext_ln104_26, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_26"/></StgValue>
</operation>

<operation id="2853" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="22" op_0_bw="16">
<![CDATA[
entry:1961 %sext_ln104_27 = sext i16 %W3_load_27

]]></Node>
<StgValue><ssdm name="sext_ln104_27"/></StgValue>
</operation>

<operation id="2854" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1964 %mul_ln104_27 = mul i22 %sext_ln104_27, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_27"/></StgValue>
</operation>

<operation id="2855" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2023 %add_ln104_36 = add i22 %shl_ln104_35, i22 %mul_ln104_36

]]></Node>
<StgValue><ssdm name="add_ln104_36"/></StgValue>
</operation>

<operation id="2856" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2026 %tmp_305 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_36, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2857" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2027 %shl_ln104_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_305, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_36"/></StgValue>
</operation>

<operation id="2858" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2028 %mul_ln104_37 = mul i22 %sext_ln104_37, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_37"/></StgValue>
</operation>

<operation id="2859" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2029 %add_ln104_37 = add i22 %shl_ln104_36, i22 %mul_ln104_37

]]></Node>
<StgValue><ssdm name="add_ln104_37"/></StgValue>
</operation>

<operation id="2860" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2034 %mul_ln104_38 = mul i22 %sext_ln104_38, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_38"/></StgValue>
</operation>

<operation id="2861" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="22" op_0_bw="16">
<![CDATA[
entry:2037 %sext_ln104_39 = sext i16 %W3_load_39

]]></Node>
<StgValue><ssdm name="sext_ln104_39"/></StgValue>
</operation>

<operation id="2862" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2040 %mul_ln104_39 = mul i22 %sext_ln104_39, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_39"/></StgValue>
</operation>

<operation id="2863" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2099 %add_ln104_48 = add i22 %shl_ln104_47, i22 %mul_ln104_48

]]></Node>
<StgValue><ssdm name="add_ln104_48"/></StgValue>
</operation>

<operation id="2864" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2102 %tmp_316 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_48, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="2865" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2103 %shl_ln104_48 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_316, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_48"/></StgValue>
</operation>

<operation id="2866" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2104 %mul_ln104_49 = mul i22 %sext_ln104_49, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_49"/></StgValue>
</operation>

<operation id="2867" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2105 %add_ln104_49 = add i22 %shl_ln104_48, i22 %mul_ln104_49

]]></Node>
<StgValue><ssdm name="add_ln104_49"/></StgValue>
</operation>

<operation id="2868" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2110 %mul_ln104_50 = mul i22 %sext_ln104_50, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_50"/></StgValue>
</operation>

<operation id="2869" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="22" op_0_bw="16">
<![CDATA[
entry:2113 %sext_ln104_51 = sext i16 %W3_load_51

]]></Node>
<StgValue><ssdm name="sext_ln104_51"/></StgValue>
</operation>

<operation id="2870" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2116 %mul_ln104_51 = mul i22 %sext_ln104_51, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_51"/></StgValue>
</operation>

<operation id="2871" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="7">
<![CDATA[
entry:2148 %W3_load_57 = load i7 %W3_addr_57

]]></Node>
<StgValue><ssdm name="W3_load_57"/></StgValue>
</operation>

<operation id="2872" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2175 %add_ln104_60 = add i22 %shl_ln104_59, i22 %mul_ln104_60

]]></Node>
<StgValue><ssdm name="add_ln104_60"/></StgValue>
</operation>

<operation id="2873" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2178 %tmp_327 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_60, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="2874" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2179 %shl_ln104_60 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_327, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_60"/></StgValue>
</operation>

<operation id="2875" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2180 %mul_ln104_61 = mul i22 %sext_ln104_61, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_61"/></StgValue>
</operation>

<operation id="2876" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2181 %add_ln104_61 = add i22 %shl_ln104_60, i22 %mul_ln104_61

]]></Node>
<StgValue><ssdm name="add_ln104_61"/></StgValue>
</operation>

<operation id="2877" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2186 %mul_ln104_62 = mul i22 %sext_ln104_62, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_62"/></StgValue>
</operation>

<operation id="2878" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="22" op_0_bw="16">
<![CDATA[
entry:2189 %sext_ln104_63 = sext i16 %W3_load_63

]]></Node>
<StgValue><ssdm name="sext_ln104_63"/></StgValue>
</operation>

<operation id="2879" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2192 %mul_ln104_63 = mul i22 %sext_ln104_63, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_63"/></StgValue>
</operation>

<operation id="2880" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="16" op_0_bw="7">
<![CDATA[
entry:2224 %W3_load_69 = load i7 %W3_addr_69

]]></Node>
<StgValue><ssdm name="W3_load_69"/></StgValue>
</operation>

<operation id="2881" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2251 %add_ln104_72 = add i22 %shl_ln104_71, i22 %mul_ln104_72

]]></Node>
<StgValue><ssdm name="add_ln104_72"/></StgValue>
</operation>

<operation id="2882" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2254 %tmp_338 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_72, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="2883" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2255 %shl_ln104_72 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_338, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_72"/></StgValue>
</operation>

<operation id="2884" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2256 %mul_ln104_73 = mul i22 %sext_ln104_73, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_73"/></StgValue>
</operation>

<operation id="2885" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2257 %add_ln104_73 = add i22 %shl_ln104_72, i22 %mul_ln104_73

]]></Node>
<StgValue><ssdm name="add_ln104_73"/></StgValue>
</operation>

<operation id="2886" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2262 %mul_ln104_74 = mul i22 %sext_ln104_74, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_74"/></StgValue>
</operation>

<operation id="2887" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="22" op_0_bw="16">
<![CDATA[
entry:2265 %sext_ln104_75 = sext i16 %W3_load_75

]]></Node>
<StgValue><ssdm name="sext_ln104_75"/></StgValue>
</operation>

<operation id="2888" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2268 %mul_ln104_75 = mul i22 %sext_ln104_75, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_75"/></StgValue>
</operation>

<operation id="2889" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="16" op_0_bw="7">
<![CDATA[
entry:2300 %W3_load_81 = load i7 %W3_addr_81

]]></Node>
<StgValue><ssdm name="W3_load_81"/></StgValue>
</operation>

<operation id="2890" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2327 %add_ln104_84 = add i22 %shl_ln104_83, i22 %mul_ln104_84

]]></Node>
<StgValue><ssdm name="add_ln104_84"/></StgValue>
</operation>

<operation id="2891" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2330 %tmp_349 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_84, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2892" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2331 %shl_ln104_84 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_349, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_84"/></StgValue>
</operation>

<operation id="2893" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2332 %mul_ln104_85 = mul i22 %sext_ln104_85, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_85"/></StgValue>
</operation>

<operation id="2894" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2333 %add_ln104_85 = add i22 %shl_ln104_84, i22 %mul_ln104_85

]]></Node>
<StgValue><ssdm name="add_ln104_85"/></StgValue>
</operation>

<operation id="2895" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2338 %mul_ln104_86 = mul i22 %sext_ln104_86, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_86"/></StgValue>
</operation>

<operation id="2896" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="22" op_0_bw="16">
<![CDATA[
entry:2341 %sext_ln104_87 = sext i16 %W3_load_87

]]></Node>
<StgValue><ssdm name="sext_ln104_87"/></StgValue>
</operation>

<operation id="2897" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2344 %mul_ln104_87 = mul i22 %sext_ln104_87, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_87"/></StgValue>
</operation>

<operation id="2898" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="16" op_0_bw="7">
<![CDATA[
entry:2376 %W3_load_93 = load i7 %W3_addr_93

]]></Node>
<StgValue><ssdm name="W3_load_93"/></StgValue>
</operation>

<operation id="2899" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2403 %add_ln104_96 = add i22 %shl_ln104_95, i22 %mul_ln104_96

]]></Node>
<StgValue><ssdm name="add_ln104_96"/></StgValue>
</operation>

<operation id="2900" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2406 %tmp_360 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_96, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2901" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2407 %shl_ln104_96 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_360, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_96"/></StgValue>
</operation>

<operation id="2902" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2408 %mul_ln104_97 = mul i22 %sext_ln104_97, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_97"/></StgValue>
</operation>

<operation id="2903" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2409 %add_ln104_97 = add i22 %shl_ln104_96, i22 %mul_ln104_97

]]></Node>
<StgValue><ssdm name="add_ln104_97"/></StgValue>
</operation>

<operation id="2904" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2414 %mul_ln104_98 = mul i22 %sext_ln104_98, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_98"/></StgValue>
</operation>

<operation id="2905" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="22" op_0_bw="16">
<![CDATA[
entry:2417 %sext_ln104_99 = sext i16 %W3_load_99

]]></Node>
<StgValue><ssdm name="sext_ln104_99"/></StgValue>
</operation>

<operation id="2906" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2420 %mul_ln104_99 = mul i22 %sext_ln104_99, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_99"/></StgValue>
</operation>

<operation id="2907" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2479 %add_ln104_108 = add i22 %shl_ln104_107, i22 %mul_ln104_108

]]></Node>
<StgValue><ssdm name="add_ln104_108"/></StgValue>
</operation>

<operation id="2908" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2482 %tmp_371 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_108, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="2909" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2483 %shl_ln104_108 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_371, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_108"/></StgValue>
</operation>

<operation id="2910" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2484 %mul_ln104_109 = mul i22 %sext_ln104_109, i22 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln104_109"/></StgValue>
</operation>

<operation id="2911" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2485 %add_ln104_109 = add i22 %shl_ln104_108, i22 %mul_ln104_109

]]></Node>
<StgValue><ssdm name="add_ln104_109"/></StgValue>
</operation>

<operation id="2912" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2490 %mul_ln104_110 = mul i22 %sext_ln104_110, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_110"/></StgValue>
</operation>

<operation id="2913" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="22" op_0_bw="16">
<![CDATA[
entry:2493 %sext_ln104_111 = sext i16 %W3_load_111

]]></Node>
<StgValue><ssdm name="sext_ln104_111"/></StgValue>
</operation>

<operation id="2914" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2496 %mul_ln104_111 = mul i22 %sext_ln104_111, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_111"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2915" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:180 %W2_addr_139 = getelementptr i16 %W2, i64 0, i64 139

]]></Node>
<StgValue><ssdm name="W2_addr_139"/></StgValue>
</operation>

<operation id="2916" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:205 %W2_addr_164 = getelementptr i16 %W2, i64 0, i64 164

]]></Node>
<StgValue><ssdm name="W2_addr_164"/></StgValue>
</operation>

<operation id="2917" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:314 %W3_addr_105 = getelementptr i16 %W3, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="W3_addr_105"/></StgValue>
</operation>

<operation id="2918" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:326 %W3_addr_117 = getelementptr i16 %W3, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="W3_addr_117"/></StgValue>
</operation>

<operation id="2919" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1421 %add_ln93_111 = add i22 %shl_ln93_110, i22 %mul_ln93_111

]]></Node>
<StgValue><ssdm name="add_ln93_111"/></StgValue>
</operation>

<operation id="2920" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1422 %trunc_ln95_7 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_111, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln95_7"/></StgValue>
</operation>

<operation id="2921" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
entry:1423 %tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_111, i32 21

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2922" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1424 %output_fc2_7 = select i1 %tmp_215, i15 0, i15 %trunc_ln95_7

]]></Node>
<StgValue><ssdm name="output_fc2_7"/></StgValue>
</operation>

<operation id="2923" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1503 %add_ln93_124 = add i22 %shl_ln93_123, i22 %mul_ln93_124

]]></Node>
<StgValue><ssdm name="add_ln93_124"/></StgValue>
</operation>

<operation id="2924" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1506 %tmp_228 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_124, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2925" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1508 %mul_ln93_125 = mul i22 %sext_ln93_125, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_125"/></StgValue>
</operation>

<operation id="2926" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1583 %shl_ln93_136 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_240, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_136"/></StgValue>
</operation>

<operation id="2927" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1584 %mul_ln93_137 = mul i22 %sext_ln93_137, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_137"/></StgValue>
</operation>

<operation id="2928" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1585 %add_ln93_137 = add i22 %shl_ln93_136, i22 %mul_ln93_137

]]></Node>
<StgValue><ssdm name="add_ln93_137"/></StgValue>
</operation>

<operation id="2929" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="8">
<![CDATA[
entry:1586 %W2_load_138 = load i8 %W2_addr_138

]]></Node>
<StgValue><ssdm name="W2_load_138"/></StgValue>
</operation>

<operation id="2930" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="22" op_0_bw="16">
<![CDATA[
entry:1587 %sext_ln93_138 = sext i16 %W2_load_138

]]></Node>
<StgValue><ssdm name="sext_ln93_138"/></StgValue>
</operation>

<operation id="2931" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1590 %mul_ln93_138 = mul i22 %sext_ln93_138, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_138"/></StgValue>
</operation>

<operation id="2932" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="8">
<![CDATA[
entry:1592 %W2_load_139 = load i8 %W2_addr_139

]]></Node>
<StgValue><ssdm name="W2_load_139"/></StgValue>
</operation>

<operation id="2933" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1665 %shl_ln93_149 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_253, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_149"/></StgValue>
</operation>

<operation id="2934" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1666 %mul_ln93_150 = mul i22 %sext_ln93_150, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_150"/></StgValue>
</operation>

<operation id="2935" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1667 %add_ln93_150 = add i22 %shl_ln93_149, i22 %mul_ln93_150

]]></Node>
<StgValue><ssdm name="add_ln93_150"/></StgValue>
</operation>

<operation id="2936" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="8">
<![CDATA[
entry:1668 %W2_load_151 = load i8 %W2_addr_151

]]></Node>
<StgValue><ssdm name="W2_load_151"/></StgValue>
</operation>

<operation id="2937" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="22" op_0_bw="16">
<![CDATA[
entry:1669 %sext_ln93_151 = sext i16 %W2_load_151

]]></Node>
<StgValue><ssdm name="sext_ln93_151"/></StgValue>
</operation>

<operation id="2938" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1672 %mul_ln93_151 = mul i22 %sext_ln93_151, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_151"/></StgValue>
</operation>

<operation id="2939" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1748 %mul_ln93_163 = mul i22 %sext_ln93_163, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_163"/></StgValue>
</operation>

<operation id="2940" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="8">
<![CDATA[
entry:1750 %W2_load_164 = load i8 %W2_addr_164

]]></Node>
<StgValue><ssdm name="W2_load_164"/></StgValue>
</operation>

<operation id="2941" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1791 %add_ln104_1 = add i22 %shl_ln104_1, i22 %mul_ln104_1

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="2942" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1795 %tmp_273 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_1, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2943" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1796 %shl_ln104_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_273, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_2"/></StgValue>
</operation>

<operation id="2944" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1797 %mul_ln104_2 = mul i22 %sext_ln104_2, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_2"/></StgValue>
</operation>

<operation id="2945" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1798 %add_ln104_2 = add i22 %shl_ln104_2, i22 %mul_ln104_2

]]></Node>
<StgValue><ssdm name="add_ln104_2"/></StgValue>
</operation>

<operation id="2946" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1804 %mul_ln104_3 = mul i22 %sext_ln104_3, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_3"/></StgValue>
</operation>

<operation id="2947" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="22" op_0_bw="16">
<![CDATA[
entry:1807 %sext_ln104_4 = sext i16 %W3_load_4

]]></Node>
<StgValue><ssdm name="sext_ln104_4"/></StgValue>
</operation>

<operation id="2948" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="22" op_0_bw="15">
<![CDATA[
entry:1808 %zext_ln104_4 = zext i15 %output_fc2_4

]]></Node>
<StgValue><ssdm name="zext_ln104_4"/></StgValue>
</operation>

<operation id="2949" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1811 %mul_ln104_4 = mul i22 %sext_ln104_4, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_4"/></StgValue>
</operation>

<operation id="2950" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1877 %add_ln104_13 = add i22 %shl_ln104_12, i22 %mul_ln104_13

]]></Node>
<StgValue><ssdm name="add_ln104_13"/></StgValue>
</operation>

<operation id="2951" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1880 %tmp_284 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_13, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="2952" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1881 %shl_ln104_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_284, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_13"/></StgValue>
</operation>

<operation id="2953" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1882 %mul_ln104_14 = mul i22 %sext_ln104_14, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_14"/></StgValue>
</operation>

<operation id="2954" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1883 %add_ln104_14 = add i22 %shl_ln104_13, i22 %mul_ln104_14

]]></Node>
<StgValue><ssdm name="add_ln104_14"/></StgValue>
</operation>

<operation id="2955" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1888 %mul_ln104_15 = mul i22 %sext_ln104_15, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_15"/></StgValue>
</operation>

<operation id="2956" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="22" op_0_bw="16">
<![CDATA[
entry:1891 %sext_ln104_16 = sext i16 %W3_load_16

]]></Node>
<StgValue><ssdm name="sext_ln104_16"/></StgValue>
</operation>

<operation id="2957" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1894 %mul_ln104_16 = mul i22 %sext_ln104_16, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_16"/></StgValue>
</operation>

<operation id="2958" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1953 %add_ln104_25 = add i22 %shl_ln104_24, i22 %mul_ln104_25

]]></Node>
<StgValue><ssdm name="add_ln104_25"/></StgValue>
</operation>

<operation id="2959" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1956 %tmp_295 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_25, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="2960" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1957 %shl_ln104_25 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_295, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_25"/></StgValue>
</operation>

<operation id="2961" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1958 %mul_ln104_26 = mul i22 %sext_ln104_26, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_26"/></StgValue>
</operation>

<operation id="2962" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1959 %add_ln104_26 = add i22 %shl_ln104_25, i22 %mul_ln104_26

]]></Node>
<StgValue><ssdm name="add_ln104_26"/></StgValue>
</operation>

<operation id="2963" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1964 %mul_ln104_27 = mul i22 %sext_ln104_27, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_27"/></StgValue>
</operation>

<operation id="2964" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="22" op_0_bw="16">
<![CDATA[
entry:1967 %sext_ln104_28 = sext i16 %W3_load_28

]]></Node>
<StgValue><ssdm name="sext_ln104_28"/></StgValue>
</operation>

<operation id="2965" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1970 %mul_ln104_28 = mul i22 %sext_ln104_28, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_28"/></StgValue>
</operation>

<operation id="2966" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2029 %add_ln104_37 = add i22 %shl_ln104_36, i22 %mul_ln104_37

]]></Node>
<StgValue><ssdm name="add_ln104_37"/></StgValue>
</operation>

<operation id="2967" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2032 %tmp_306 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_37, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2968" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2033 %shl_ln104_37 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_306, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_37"/></StgValue>
</operation>

<operation id="2969" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2034 %mul_ln104_38 = mul i22 %sext_ln104_38, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_38"/></StgValue>
</operation>

<operation id="2970" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2035 %add_ln104_38 = add i22 %shl_ln104_37, i22 %mul_ln104_38

]]></Node>
<StgValue><ssdm name="add_ln104_38"/></StgValue>
</operation>

<operation id="2971" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2040 %mul_ln104_39 = mul i22 %sext_ln104_39, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_39"/></StgValue>
</operation>

<operation id="2972" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="22" op_0_bw="16">
<![CDATA[
entry:2043 %sext_ln104_40 = sext i16 %W3_load_40

]]></Node>
<StgValue><ssdm name="sext_ln104_40"/></StgValue>
</operation>

<operation id="2973" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2046 %mul_ln104_40 = mul i22 %sext_ln104_40, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_40"/></StgValue>
</operation>

<operation id="2974" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2105 %add_ln104_49 = add i22 %shl_ln104_48, i22 %mul_ln104_49

]]></Node>
<StgValue><ssdm name="add_ln104_49"/></StgValue>
</operation>

<operation id="2975" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2108 %tmp_317 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_49, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="2976" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2109 %shl_ln104_49 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_317, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_49"/></StgValue>
</operation>

<operation id="2977" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2110 %mul_ln104_50 = mul i22 %sext_ln104_50, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_50"/></StgValue>
</operation>

<operation id="2978" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2111 %add_ln104_50 = add i22 %shl_ln104_49, i22 %mul_ln104_50

]]></Node>
<StgValue><ssdm name="add_ln104_50"/></StgValue>
</operation>

<operation id="2979" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2116 %mul_ln104_51 = mul i22 %sext_ln104_51, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_51"/></StgValue>
</operation>

<operation id="2980" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="22" op_0_bw="16">
<![CDATA[
entry:2119 %sext_ln104_52 = sext i16 %W3_load_52

]]></Node>
<StgValue><ssdm name="sext_ln104_52"/></StgValue>
</operation>

<operation id="2981" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2122 %mul_ln104_52 = mul i22 %sext_ln104_52, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_52"/></StgValue>
</operation>

<operation id="2982" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2181 %add_ln104_61 = add i22 %shl_ln104_60, i22 %mul_ln104_61

]]></Node>
<StgValue><ssdm name="add_ln104_61"/></StgValue>
</operation>

<operation id="2983" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2184 %tmp_328 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_61, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="2984" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2185 %shl_ln104_61 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_328, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_61"/></StgValue>
</operation>

<operation id="2985" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2186 %mul_ln104_62 = mul i22 %sext_ln104_62, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_62"/></StgValue>
</operation>

<operation id="2986" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2187 %add_ln104_62 = add i22 %shl_ln104_61, i22 %mul_ln104_62

]]></Node>
<StgValue><ssdm name="add_ln104_62"/></StgValue>
</operation>

<operation id="2987" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2192 %mul_ln104_63 = mul i22 %sext_ln104_63, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_63"/></StgValue>
</operation>

<operation id="2988" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="22" op_0_bw="16">
<![CDATA[
entry:2195 %sext_ln104_64 = sext i16 %W3_load_64

]]></Node>
<StgValue><ssdm name="sext_ln104_64"/></StgValue>
</operation>

<operation id="2989" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2198 %mul_ln104_64 = mul i22 %sext_ln104_64, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_64"/></StgValue>
</operation>

<operation id="2990" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2257 %add_ln104_73 = add i22 %shl_ln104_72, i22 %mul_ln104_73

]]></Node>
<StgValue><ssdm name="add_ln104_73"/></StgValue>
</operation>

<operation id="2991" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2260 %tmp_339 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_73, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="2992" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2261 %shl_ln104_73 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_339, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_73"/></StgValue>
</operation>

<operation id="2993" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2262 %mul_ln104_74 = mul i22 %sext_ln104_74, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_74"/></StgValue>
</operation>

<operation id="2994" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2263 %add_ln104_74 = add i22 %shl_ln104_73, i22 %mul_ln104_74

]]></Node>
<StgValue><ssdm name="add_ln104_74"/></StgValue>
</operation>

<operation id="2995" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2268 %mul_ln104_75 = mul i22 %sext_ln104_75, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_75"/></StgValue>
</operation>

<operation id="2996" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="22" op_0_bw="16">
<![CDATA[
entry:2271 %sext_ln104_76 = sext i16 %W3_load_76

]]></Node>
<StgValue><ssdm name="sext_ln104_76"/></StgValue>
</operation>

<operation id="2997" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2274 %mul_ln104_76 = mul i22 %sext_ln104_76, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_76"/></StgValue>
</operation>

<operation id="2998" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="16" op_0_bw="7">
<![CDATA[
entry:2300 %W3_load_81 = load i7 %W3_addr_81

]]></Node>
<StgValue><ssdm name="W3_load_81"/></StgValue>
</operation>

<operation id="2999" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2333 %add_ln104_85 = add i22 %shl_ln104_84, i22 %mul_ln104_85

]]></Node>
<StgValue><ssdm name="add_ln104_85"/></StgValue>
</operation>

<operation id="3000" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2336 %tmp_350 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_85, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="3001" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2337 %shl_ln104_85 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_350, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_85"/></StgValue>
</operation>

<operation id="3002" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2338 %mul_ln104_86 = mul i22 %sext_ln104_86, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_86"/></StgValue>
</operation>

<operation id="3003" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2339 %add_ln104_86 = add i22 %shl_ln104_85, i22 %mul_ln104_86

]]></Node>
<StgValue><ssdm name="add_ln104_86"/></StgValue>
</operation>

<operation id="3004" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2344 %mul_ln104_87 = mul i22 %sext_ln104_87, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_87"/></StgValue>
</operation>

<operation id="3005" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="22" op_0_bw="16">
<![CDATA[
entry:2347 %sext_ln104_88 = sext i16 %W3_load_88

]]></Node>
<StgValue><ssdm name="sext_ln104_88"/></StgValue>
</operation>

<operation id="3006" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2350 %mul_ln104_88 = mul i22 %sext_ln104_88, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_88"/></StgValue>
</operation>

<operation id="3007" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="16" op_0_bw="7">
<![CDATA[
entry:2376 %W3_load_93 = load i7 %W3_addr_93

]]></Node>
<StgValue><ssdm name="W3_load_93"/></StgValue>
</operation>

<operation id="3008" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2409 %add_ln104_97 = add i22 %shl_ln104_96, i22 %mul_ln104_97

]]></Node>
<StgValue><ssdm name="add_ln104_97"/></StgValue>
</operation>

<operation id="3009" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2412 %tmp_361 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_97, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="3010" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2413 %shl_ln104_97 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_361, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_97"/></StgValue>
</operation>

<operation id="3011" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2414 %mul_ln104_98 = mul i22 %sext_ln104_98, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_98"/></StgValue>
</operation>

<operation id="3012" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2415 %add_ln104_98 = add i22 %shl_ln104_97, i22 %mul_ln104_98

]]></Node>
<StgValue><ssdm name="add_ln104_98"/></StgValue>
</operation>

<operation id="3013" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2420 %mul_ln104_99 = mul i22 %sext_ln104_99, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_99"/></StgValue>
</operation>

<operation id="3014" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="22" op_0_bw="16">
<![CDATA[
entry:2423 %sext_ln104_100 = sext i16 %W3_load_100

]]></Node>
<StgValue><ssdm name="sext_ln104_100"/></StgValue>
</operation>

<operation id="3015" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2426 %mul_ln104_100 = mul i22 %sext_ln104_100, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_100"/></StgValue>
</operation>

<operation id="3016" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="16" op_0_bw="7">
<![CDATA[
entry:2452 %W3_load_105 = load i7 %W3_addr_105

]]></Node>
<StgValue><ssdm name="W3_load_105"/></StgValue>
</operation>

<operation id="3017" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2485 %add_ln104_109 = add i22 %shl_ln104_108, i22 %mul_ln104_109

]]></Node>
<StgValue><ssdm name="add_ln104_109"/></StgValue>
</operation>

<operation id="3018" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2488 %tmp_372 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_109, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="3019" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2489 %shl_ln104_109 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_372, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_109"/></StgValue>
</operation>

<operation id="3020" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2490 %mul_ln104_110 = mul i22 %sext_ln104_110, i22 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104_110"/></StgValue>
</operation>

<operation id="3021" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2491 %add_ln104_110 = add i22 %shl_ln104_109, i22 %mul_ln104_110

]]></Node>
<StgValue><ssdm name="add_ln104_110"/></StgValue>
</operation>

<operation id="3022" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2496 %mul_ln104_111 = mul i22 %sext_ln104_111, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_111"/></StgValue>
</operation>

<operation id="3023" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="22" op_0_bw="16">
<![CDATA[
entry:2499 %sext_ln104_112 = sext i16 %W3_load_112

]]></Node>
<StgValue><ssdm name="sext_ln104_112"/></StgValue>
</operation>

<operation id="3024" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2502 %mul_ln104_112 = mul i22 %sext_ln104_112, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_112"/></StgValue>
</operation>

<operation id="3025" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="16" op_0_bw="7">
<![CDATA[
entry:2528 %W3_load_117 = load i7 %W3_addr_117

]]></Node>
<StgValue><ssdm name="W3_load_117"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="3026" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:193 %W2_addr_152 = getelementptr i16 %W2, i64 0, i64 152

]]></Node>
<StgValue><ssdm name="W2_addr_152"/></StgValue>
</operation>

<operation id="3027" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:206 %W2_addr_165 = getelementptr i16 %W2, i64 0, i64 165

]]></Node>
<StgValue><ssdm name="W2_addr_165"/></StgValue>
</operation>

<operation id="3028" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:219 %W3_addr_10 = getelementptr i16 %W3, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="W3_addr_10"/></StgValue>
</operation>

<operation id="3029" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:231 %W3_addr_22 = getelementptr i16 %W3, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="W3_addr_22"/></StgValue>
</operation>

<operation id="3030" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1507 %shl_ln93_124 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_228, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_124"/></StgValue>
</operation>

<operation id="3031" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1508 %mul_ln93_125 = mul i22 %sext_ln93_125, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_125"/></StgValue>
</operation>

<operation id="3032" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1509 %add_ln93_125 = add i22 %shl_ln93_124, i22 %mul_ln93_125

]]></Node>
<StgValue><ssdm name="add_ln93_125"/></StgValue>
</operation>

<operation id="3033" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1585 %add_ln93_137 = add i22 %shl_ln93_136, i22 %mul_ln93_137

]]></Node>
<StgValue><ssdm name="add_ln93_137"/></StgValue>
</operation>

<operation id="3034" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1588 %tmp_241 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_137, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="3035" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1590 %mul_ln93_138 = mul i22 %sext_ln93_138, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_138"/></StgValue>
</operation>

<operation id="3036" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="8">
<![CDATA[
entry:1592 %W2_load_139 = load i8 %W2_addr_139

]]></Node>
<StgValue><ssdm name="W2_load_139"/></StgValue>
</operation>

<operation id="3037" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="22" op_0_bw="16">
<![CDATA[
entry:1593 %sext_ln93_139 = sext i16 %W2_load_139

]]></Node>
<StgValue><ssdm name="sext_ln93_139"/></StgValue>
</operation>

<operation id="3038" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1596 %mul_ln93_139 = mul i22 %sext_ln93_139, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_139"/></StgValue>
</operation>

<operation id="3039" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1667 %add_ln93_150 = add i22 %shl_ln93_149, i22 %mul_ln93_150

]]></Node>
<StgValue><ssdm name="add_ln93_150"/></StgValue>
</operation>

<operation id="3040" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1670 %tmp_254 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_150, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3041" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1672 %mul_ln93_151 = mul i22 %sext_ln93_151, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_151"/></StgValue>
</operation>

<operation id="3042" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="8">
<![CDATA[
entry:1674 %W2_load_152 = load i8 %W2_addr_152

]]></Node>
<StgValue><ssdm name="W2_load_152"/></StgValue>
</operation>

<operation id="3043" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1747 %shl_ln93_162 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_266, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_162"/></StgValue>
</operation>

<operation id="3044" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1748 %mul_ln93_163 = mul i22 %sext_ln93_163, i22 %zext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln93_163"/></StgValue>
</operation>

<operation id="3045" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1749 %add_ln93_163 = add i22 %shl_ln93_162, i22 %mul_ln93_163

]]></Node>
<StgValue><ssdm name="add_ln93_163"/></StgValue>
</operation>

<operation id="3046" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="8">
<![CDATA[
entry:1750 %W2_load_164 = load i8 %W2_addr_164

]]></Node>
<StgValue><ssdm name="W2_load_164"/></StgValue>
</operation>

<operation id="3047" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="22" op_0_bw="16">
<![CDATA[
entry:1751 %sext_ln93_164 = sext i16 %W2_load_164

]]></Node>
<StgValue><ssdm name="sext_ln93_164"/></StgValue>
</operation>

<operation id="3048" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1754 %mul_ln93_164 = mul i22 %sext_ln93_164, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_164"/></StgValue>
</operation>

<operation id="3049" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="8">
<![CDATA[
entry:1756 %W2_load_165 = load i8 %W2_addr_165

]]></Node>
<StgValue><ssdm name="W2_load_165"/></StgValue>
</operation>

<operation id="3050" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1798 %add_ln104_2 = add i22 %shl_ln104_2, i22 %mul_ln104_2

]]></Node>
<StgValue><ssdm name="add_ln104_2"/></StgValue>
</operation>

<operation id="3051" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1802 %tmp_274 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_2, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3052" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1803 %shl_ln104_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_274, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_3"/></StgValue>
</operation>

<operation id="3053" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1804 %mul_ln104_3 = mul i22 %sext_ln104_3, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_3"/></StgValue>
</operation>

<operation id="3054" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1805 %add_ln104_3 = add i22 %shl_ln104_3, i22 %mul_ln104_3

]]></Node>
<StgValue><ssdm name="add_ln104_3"/></StgValue>
</operation>

<operation id="3055" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1811 %mul_ln104_4 = mul i22 %sext_ln104_4, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_4"/></StgValue>
</operation>

<operation id="3056" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="22" op_0_bw="16">
<![CDATA[
entry:1814 %sext_ln104_5 = sext i16 %W3_load_5

]]></Node>
<StgValue><ssdm name="sext_ln104_5"/></StgValue>
</operation>

<operation id="3057" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="22" op_0_bw="15">
<![CDATA[
entry:1815 %zext_ln104_5 = zext i15 %output_fc2_5

]]></Node>
<StgValue><ssdm name="zext_ln104_5"/></StgValue>
</operation>

<operation id="3058" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1818 %mul_ln104_5 = mul i22 %sext_ln104_5, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_5"/></StgValue>
</operation>

<operation id="3059" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="7">
<![CDATA[
entry:1848 %W3_load_10 = load i7 %W3_addr_10

]]></Node>
<StgValue><ssdm name="W3_load_10"/></StgValue>
</operation>

<operation id="3060" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1883 %add_ln104_14 = add i22 %shl_ln104_13, i22 %mul_ln104_14

]]></Node>
<StgValue><ssdm name="add_ln104_14"/></StgValue>
</operation>

<operation id="3061" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1886 %tmp_285 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_14, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="3062" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1887 %shl_ln104_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_285, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_14"/></StgValue>
</operation>

<operation id="3063" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1888 %mul_ln104_15 = mul i22 %sext_ln104_15, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_15"/></StgValue>
</operation>

<operation id="3064" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1889 %add_ln104_15 = add i22 %shl_ln104_14, i22 %mul_ln104_15

]]></Node>
<StgValue><ssdm name="add_ln104_15"/></StgValue>
</operation>

<operation id="3065" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1894 %mul_ln104_16 = mul i22 %sext_ln104_16, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_16"/></StgValue>
</operation>

<operation id="3066" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="22" op_0_bw="16">
<![CDATA[
entry:1897 %sext_ln104_17 = sext i16 %W3_load_17

]]></Node>
<StgValue><ssdm name="sext_ln104_17"/></StgValue>
</operation>

<operation id="3067" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1900 %mul_ln104_17 = mul i22 %sext_ln104_17, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_17"/></StgValue>
</operation>

<operation id="3068" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="16" op_0_bw="7">
<![CDATA[
entry:1926 %W3_load_22 = load i7 %W3_addr_22

]]></Node>
<StgValue><ssdm name="W3_load_22"/></StgValue>
</operation>

<operation id="3069" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1959 %add_ln104_26 = add i22 %shl_ln104_25, i22 %mul_ln104_26

]]></Node>
<StgValue><ssdm name="add_ln104_26"/></StgValue>
</operation>

<operation id="3070" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1962 %tmp_296 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_26, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="3071" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1963 %shl_ln104_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_296, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_26"/></StgValue>
</operation>

<operation id="3072" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1964 %mul_ln104_27 = mul i22 %sext_ln104_27, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_27"/></StgValue>
</operation>

<operation id="3073" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1965 %add_ln104_27 = add i22 %shl_ln104_26, i22 %mul_ln104_27

]]></Node>
<StgValue><ssdm name="add_ln104_27"/></StgValue>
</operation>

<operation id="3074" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1970 %mul_ln104_28 = mul i22 %sext_ln104_28, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_28"/></StgValue>
</operation>

<operation id="3075" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="22" op_0_bw="16">
<![CDATA[
entry:1973 %sext_ln104_29 = sext i16 %W3_load_29

]]></Node>
<StgValue><ssdm name="sext_ln104_29"/></StgValue>
</operation>

<operation id="3076" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1976 %mul_ln104_29 = mul i22 %sext_ln104_29, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_29"/></StgValue>
</operation>

<operation id="3077" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2035 %add_ln104_38 = add i22 %shl_ln104_37, i22 %mul_ln104_38

]]></Node>
<StgValue><ssdm name="add_ln104_38"/></StgValue>
</operation>

<operation id="3078" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2038 %tmp_307 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_38, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="3079" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2039 %shl_ln104_38 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_307, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_38"/></StgValue>
</operation>

<operation id="3080" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2040 %mul_ln104_39 = mul i22 %sext_ln104_39, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_39"/></StgValue>
</operation>

<operation id="3081" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2041 %add_ln104_39 = add i22 %shl_ln104_38, i22 %mul_ln104_39

]]></Node>
<StgValue><ssdm name="add_ln104_39"/></StgValue>
</operation>

<operation id="3082" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2046 %mul_ln104_40 = mul i22 %sext_ln104_40, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_40"/></StgValue>
</operation>

<operation id="3083" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="22" op_0_bw="16">
<![CDATA[
entry:2049 %sext_ln104_41 = sext i16 %W3_load_41

]]></Node>
<StgValue><ssdm name="sext_ln104_41"/></StgValue>
</operation>

<operation id="3084" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2052 %mul_ln104_41 = mul i22 %sext_ln104_41, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_41"/></StgValue>
</operation>

<operation id="3085" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2111 %add_ln104_50 = add i22 %shl_ln104_49, i22 %mul_ln104_50

]]></Node>
<StgValue><ssdm name="add_ln104_50"/></StgValue>
</operation>

<operation id="3086" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2114 %tmp_318 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_50, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="3087" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2115 %shl_ln104_50 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_318, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_50"/></StgValue>
</operation>

<operation id="3088" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2116 %mul_ln104_51 = mul i22 %sext_ln104_51, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_51"/></StgValue>
</operation>

<operation id="3089" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2117 %add_ln104_51 = add i22 %shl_ln104_50, i22 %mul_ln104_51

]]></Node>
<StgValue><ssdm name="add_ln104_51"/></StgValue>
</operation>

<operation id="3090" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2122 %mul_ln104_52 = mul i22 %sext_ln104_52, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_52"/></StgValue>
</operation>

<operation id="3091" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="22" op_0_bw="16">
<![CDATA[
entry:2125 %sext_ln104_53 = sext i16 %W3_load_53

]]></Node>
<StgValue><ssdm name="sext_ln104_53"/></StgValue>
</operation>

<operation id="3092" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2128 %mul_ln104_53 = mul i22 %sext_ln104_53, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_53"/></StgValue>
</operation>

<operation id="3093" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2187 %add_ln104_62 = add i22 %shl_ln104_61, i22 %mul_ln104_62

]]></Node>
<StgValue><ssdm name="add_ln104_62"/></StgValue>
</operation>

<operation id="3094" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2190 %tmp_329 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_62, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="3095" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2191 %shl_ln104_62 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_329, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_62"/></StgValue>
</operation>

<operation id="3096" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2192 %mul_ln104_63 = mul i22 %sext_ln104_63, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_63"/></StgValue>
</operation>

<operation id="3097" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2193 %add_ln104_63 = add i22 %shl_ln104_62, i22 %mul_ln104_63

]]></Node>
<StgValue><ssdm name="add_ln104_63"/></StgValue>
</operation>

<operation id="3098" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2198 %mul_ln104_64 = mul i22 %sext_ln104_64, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_64"/></StgValue>
</operation>

<operation id="3099" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="22" op_0_bw="16">
<![CDATA[
entry:2201 %sext_ln104_65 = sext i16 %W3_load_65

]]></Node>
<StgValue><ssdm name="sext_ln104_65"/></StgValue>
</operation>

<operation id="3100" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2204 %mul_ln104_65 = mul i22 %sext_ln104_65, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_65"/></StgValue>
</operation>

<operation id="3101" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2263 %add_ln104_74 = add i22 %shl_ln104_73, i22 %mul_ln104_74

]]></Node>
<StgValue><ssdm name="add_ln104_74"/></StgValue>
</operation>

<operation id="3102" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2266 %tmp_340 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_74, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="3103" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2267 %shl_ln104_74 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_340, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_74"/></StgValue>
</operation>

<operation id="3104" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2268 %mul_ln104_75 = mul i22 %sext_ln104_75, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_75"/></StgValue>
</operation>

<operation id="3105" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2269 %add_ln104_75 = add i22 %shl_ln104_74, i22 %mul_ln104_75

]]></Node>
<StgValue><ssdm name="add_ln104_75"/></StgValue>
</operation>

<operation id="3106" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2274 %mul_ln104_76 = mul i22 %sext_ln104_76, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_76"/></StgValue>
</operation>

<operation id="3107" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="22" op_0_bw="16">
<![CDATA[
entry:2277 %sext_ln104_77 = sext i16 %W3_load_77

]]></Node>
<StgValue><ssdm name="sext_ln104_77"/></StgValue>
</operation>

<operation id="3108" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2280 %mul_ln104_77 = mul i22 %sext_ln104_77, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_77"/></StgValue>
</operation>

<operation id="3109" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2339 %add_ln104_86 = add i22 %shl_ln104_85, i22 %mul_ln104_86

]]></Node>
<StgValue><ssdm name="add_ln104_86"/></StgValue>
</operation>

<operation id="3110" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2342 %tmp_351 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_86, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="3111" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2343 %shl_ln104_86 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_351, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_86"/></StgValue>
</operation>

<operation id="3112" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2344 %mul_ln104_87 = mul i22 %sext_ln104_87, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_87"/></StgValue>
</operation>

<operation id="3113" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2345 %add_ln104_87 = add i22 %shl_ln104_86, i22 %mul_ln104_87

]]></Node>
<StgValue><ssdm name="add_ln104_87"/></StgValue>
</operation>

<operation id="3114" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2350 %mul_ln104_88 = mul i22 %sext_ln104_88, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_88"/></StgValue>
</operation>

<operation id="3115" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="22" op_0_bw="16">
<![CDATA[
entry:2353 %sext_ln104_89 = sext i16 %W3_load_89

]]></Node>
<StgValue><ssdm name="sext_ln104_89"/></StgValue>
</operation>

<operation id="3116" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2356 %mul_ln104_89 = mul i22 %sext_ln104_89, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_89"/></StgValue>
</operation>

<operation id="3117" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2415 %add_ln104_98 = add i22 %shl_ln104_97, i22 %mul_ln104_98

]]></Node>
<StgValue><ssdm name="add_ln104_98"/></StgValue>
</operation>

<operation id="3118" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2418 %tmp_362 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_98, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="3119" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2419 %shl_ln104_98 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_362, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_98"/></StgValue>
</operation>

<operation id="3120" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2420 %mul_ln104_99 = mul i22 %sext_ln104_99, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_99"/></StgValue>
</operation>

<operation id="3121" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2421 %add_ln104_99 = add i22 %shl_ln104_98, i22 %mul_ln104_99

]]></Node>
<StgValue><ssdm name="add_ln104_99"/></StgValue>
</operation>

<operation id="3122" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2426 %mul_ln104_100 = mul i22 %sext_ln104_100, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_100"/></StgValue>
</operation>

<operation id="3123" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="22" op_0_bw="16">
<![CDATA[
entry:2429 %sext_ln104_101 = sext i16 %W3_load_101

]]></Node>
<StgValue><ssdm name="sext_ln104_101"/></StgValue>
</operation>

<operation id="3124" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2432 %mul_ln104_101 = mul i22 %sext_ln104_101, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_101"/></StgValue>
</operation>

<operation id="3125" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="16" op_0_bw="7">
<![CDATA[
entry:2452 %W3_load_105 = load i7 %W3_addr_105

]]></Node>
<StgValue><ssdm name="W3_load_105"/></StgValue>
</operation>

<operation id="3126" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2491 %add_ln104_110 = add i22 %shl_ln104_109, i22 %mul_ln104_110

]]></Node>
<StgValue><ssdm name="add_ln104_110"/></StgValue>
</operation>

<operation id="3127" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2494 %tmp_373 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_110, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="3128" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2495 %shl_ln104_110 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_373, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_110"/></StgValue>
</operation>

<operation id="3129" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2496 %mul_ln104_111 = mul i22 %sext_ln104_111, i22 %zext_ln104_3

]]></Node>
<StgValue><ssdm name="mul_ln104_111"/></StgValue>
</operation>

<operation id="3130" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2497 %add_ln104_111 = add i22 %shl_ln104_110, i22 %mul_ln104_111

]]></Node>
<StgValue><ssdm name="add_ln104_111"/></StgValue>
</operation>

<operation id="3131" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2502 %mul_ln104_112 = mul i22 %sext_ln104_112, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_112"/></StgValue>
</operation>

<operation id="3132" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="22" op_0_bw="16">
<![CDATA[
entry:2505 %sext_ln104_113 = sext i16 %W3_load_113

]]></Node>
<StgValue><ssdm name="sext_ln104_113"/></StgValue>
</operation>

<operation id="3133" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2508 %mul_ln104_113 = mul i22 %sext_ln104_113, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_113"/></StgValue>
</operation>

<operation id="3134" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="16" op_0_bw="7">
<![CDATA[
entry:2528 %W3_load_117 = load i7 %W3_addr_117

]]></Node>
<StgValue><ssdm name="W3_load_117"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="3135" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:194 %W2_addr_153 = getelementptr i16 %W2, i64 0, i64 153

]]></Node>
<StgValue><ssdm name="W2_addr_153"/></StgValue>
</operation>

<operation id="3136" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:207 %W2_addr_166 = getelementptr i16 %W2, i64 0, i64 166

]]></Node>
<StgValue><ssdm name="W2_addr_166"/></StgValue>
</operation>

<operation id="3137" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:243 %W3_addr_34 = getelementptr i16 %W3, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="W3_addr_34"/></StgValue>
</operation>

<operation id="3138" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:255 %W3_addr_46 = getelementptr i16 %W3, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="W3_addr_46"/></StgValue>
</operation>

<operation id="3139" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1509 %add_ln93_125 = add i22 %shl_ln93_124, i22 %mul_ln93_125

]]></Node>
<StgValue><ssdm name="add_ln93_125"/></StgValue>
</operation>

<operation id="3140" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1510 %trunc_ln95_8 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_125, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln95_8"/></StgValue>
</operation>

<operation id="3141" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
entry:1511 %tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_125, i32 21

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="3142" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1512 %output_fc2_8 = select i1 %tmp_229, i15 0, i15 %trunc_ln95_8

]]></Node>
<StgValue><ssdm name="output_fc2_8"/></StgValue>
</operation>

<operation id="3143" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1589 %shl_ln93_137 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_241, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_137"/></StgValue>
</operation>

<operation id="3144" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1590 %mul_ln93_138 = mul i22 %sext_ln93_138, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_138"/></StgValue>
</operation>

<operation id="3145" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1591 %add_ln93_138 = add i22 %shl_ln93_137, i22 %mul_ln93_138

]]></Node>
<StgValue><ssdm name="add_ln93_138"/></StgValue>
</operation>

<operation id="3146" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1596 %mul_ln93_139 = mul i22 %sext_ln93_139, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_139"/></StgValue>
</operation>

<operation id="3147" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1671 %shl_ln93_150 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_254, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_150"/></StgValue>
</operation>

<operation id="3148" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1672 %mul_ln93_151 = mul i22 %sext_ln93_151, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_151"/></StgValue>
</operation>

<operation id="3149" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1673 %add_ln93_151 = add i22 %shl_ln93_150, i22 %mul_ln93_151

]]></Node>
<StgValue><ssdm name="add_ln93_151"/></StgValue>
</operation>

<operation id="3150" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="8">
<![CDATA[
entry:1674 %W2_load_152 = load i8 %W2_addr_152

]]></Node>
<StgValue><ssdm name="W2_load_152"/></StgValue>
</operation>

<operation id="3151" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="22" op_0_bw="16">
<![CDATA[
entry:1675 %sext_ln93_152 = sext i16 %W2_load_152

]]></Node>
<StgValue><ssdm name="sext_ln93_152"/></StgValue>
</operation>

<operation id="3152" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1678 %mul_ln93_152 = mul i22 %sext_ln93_152, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_152"/></StgValue>
</operation>

<operation id="3153" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="8">
<![CDATA[
entry:1680 %W2_load_153 = load i8 %W2_addr_153

]]></Node>
<StgValue><ssdm name="W2_load_153"/></StgValue>
</operation>

<operation id="3154" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1749 %add_ln93_163 = add i22 %shl_ln93_162, i22 %mul_ln93_163

]]></Node>
<StgValue><ssdm name="add_ln93_163"/></StgValue>
</operation>

<operation id="3155" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1752 %tmp_267 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_163, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="3156" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1754 %mul_ln93_164 = mul i22 %sext_ln93_164, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_164"/></StgValue>
</operation>

<operation id="3157" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="8">
<![CDATA[
entry:1756 %W2_load_165 = load i8 %W2_addr_165

]]></Node>
<StgValue><ssdm name="W2_load_165"/></StgValue>
</operation>

<operation id="3158" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="22" op_0_bw="16">
<![CDATA[
entry:1757 %sext_ln93_165 = sext i16 %W2_load_165

]]></Node>
<StgValue><ssdm name="sext_ln93_165"/></StgValue>
</operation>

<operation id="3159" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1760 %mul_ln93_165 = mul i22 %sext_ln93_165, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_165"/></StgValue>
</operation>

<operation id="3160" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="16" op_0_bw="8">
<![CDATA[
entry:1762 %W2_load_166 = load i8 %W2_addr_166

]]></Node>
<StgValue><ssdm name="W2_load_166"/></StgValue>
</operation>

<operation id="3161" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1805 %add_ln104_3 = add i22 %shl_ln104_3, i22 %mul_ln104_3

]]></Node>
<StgValue><ssdm name="add_ln104_3"/></StgValue>
</operation>

<operation id="3162" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1809 %tmp_275 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_3, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="3163" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1810 %shl_ln104_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_275, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_4"/></StgValue>
</operation>

<operation id="3164" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1811 %mul_ln104_4 = mul i22 %sext_ln104_4, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_4"/></StgValue>
</operation>

<operation id="3165" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1812 %add_ln104_4 = add i22 %shl_ln104_4, i22 %mul_ln104_4

]]></Node>
<StgValue><ssdm name="add_ln104_4"/></StgValue>
</operation>

<operation id="3166" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1818 %mul_ln104_5 = mul i22 %sext_ln104_5, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_5"/></StgValue>
</operation>

<operation id="3167" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="22" op_0_bw="16">
<![CDATA[
entry:1821 %sext_ln104_6 = sext i16 %W3_load_6

]]></Node>
<StgValue><ssdm name="sext_ln104_6"/></StgValue>
</operation>

<operation id="3168" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="22" op_0_bw="15">
<![CDATA[
entry:1822 %zext_ln104_6 = zext i15 %output_fc2_6

]]></Node>
<StgValue><ssdm name="zext_ln104_6"/></StgValue>
</operation>

<operation id="3169" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1825 %mul_ln104_6 = mul i22 %sext_ln104_6, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_6"/></StgValue>
</operation>

<operation id="3170" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="7">
<![CDATA[
entry:1848 %W3_load_10 = load i7 %W3_addr_10

]]></Node>
<StgValue><ssdm name="W3_load_10"/></StgValue>
</operation>

<operation id="3171" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1889 %add_ln104_15 = add i22 %shl_ln104_14, i22 %mul_ln104_15

]]></Node>
<StgValue><ssdm name="add_ln104_15"/></StgValue>
</operation>

<operation id="3172" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1892 %tmp_286 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_15, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="3173" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1893 %shl_ln104_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_286, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_15"/></StgValue>
</operation>

<operation id="3174" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1894 %mul_ln104_16 = mul i22 %sext_ln104_16, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_16"/></StgValue>
</operation>

<operation id="3175" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1895 %add_ln104_16 = add i22 %shl_ln104_15, i22 %mul_ln104_16

]]></Node>
<StgValue><ssdm name="add_ln104_16"/></StgValue>
</operation>

<operation id="3176" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1900 %mul_ln104_17 = mul i22 %sext_ln104_17, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_17"/></StgValue>
</operation>

<operation id="3177" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="22" op_0_bw="16">
<![CDATA[
entry:1903 %sext_ln104_18 = sext i16 %W3_load_18

]]></Node>
<StgValue><ssdm name="sext_ln104_18"/></StgValue>
</operation>

<operation id="3178" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1906 %mul_ln104_18 = mul i22 %sext_ln104_18, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_18"/></StgValue>
</operation>

<operation id="3179" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="16" op_0_bw="7">
<![CDATA[
entry:1926 %W3_load_22 = load i7 %W3_addr_22

]]></Node>
<StgValue><ssdm name="W3_load_22"/></StgValue>
</operation>

<operation id="3180" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1965 %add_ln104_27 = add i22 %shl_ln104_26, i22 %mul_ln104_27

]]></Node>
<StgValue><ssdm name="add_ln104_27"/></StgValue>
</operation>

<operation id="3181" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1968 %tmp_297 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_27, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="3182" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1969 %shl_ln104_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_297, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_27"/></StgValue>
</operation>

<operation id="3183" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1970 %mul_ln104_28 = mul i22 %sext_ln104_28, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_28"/></StgValue>
</operation>

<operation id="3184" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1971 %add_ln104_28 = add i22 %shl_ln104_27, i22 %mul_ln104_28

]]></Node>
<StgValue><ssdm name="add_ln104_28"/></StgValue>
</operation>

<operation id="3185" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1976 %mul_ln104_29 = mul i22 %sext_ln104_29, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_29"/></StgValue>
</operation>

<operation id="3186" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="22" op_0_bw="16">
<![CDATA[
entry:1979 %sext_ln104_30 = sext i16 %W3_load_30

]]></Node>
<StgValue><ssdm name="sext_ln104_30"/></StgValue>
</operation>

<operation id="3187" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1982 %mul_ln104_30 = mul i22 %sext_ln104_30, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_30"/></StgValue>
</operation>

<operation id="3188" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="7">
<![CDATA[
entry:2002 %W3_load_34 = load i7 %W3_addr_34

]]></Node>
<StgValue><ssdm name="W3_load_34"/></StgValue>
</operation>

<operation id="3189" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2041 %add_ln104_39 = add i22 %shl_ln104_38, i22 %mul_ln104_39

]]></Node>
<StgValue><ssdm name="add_ln104_39"/></StgValue>
</operation>

<operation id="3190" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2044 %tmp_308 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_39, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="3191" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2045 %shl_ln104_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_308, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_39"/></StgValue>
</operation>

<operation id="3192" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2046 %mul_ln104_40 = mul i22 %sext_ln104_40, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_40"/></StgValue>
</operation>

<operation id="3193" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2047 %add_ln104_40 = add i22 %shl_ln104_39, i22 %mul_ln104_40

]]></Node>
<StgValue><ssdm name="add_ln104_40"/></StgValue>
</operation>

<operation id="3194" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2052 %mul_ln104_41 = mul i22 %sext_ln104_41, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_41"/></StgValue>
</operation>

<operation id="3195" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="22" op_0_bw="16">
<![CDATA[
entry:2055 %sext_ln104_42 = sext i16 %W3_load_42

]]></Node>
<StgValue><ssdm name="sext_ln104_42"/></StgValue>
</operation>

<operation id="3196" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2058 %mul_ln104_42 = mul i22 %sext_ln104_42, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_42"/></StgValue>
</operation>

<operation id="3197" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="7">
<![CDATA[
entry:2078 %W3_load_46 = load i7 %W3_addr_46

]]></Node>
<StgValue><ssdm name="W3_load_46"/></StgValue>
</operation>

<operation id="3198" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2117 %add_ln104_51 = add i22 %shl_ln104_50, i22 %mul_ln104_51

]]></Node>
<StgValue><ssdm name="add_ln104_51"/></StgValue>
</operation>

<operation id="3199" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2120 %tmp_319 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_51, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="3200" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2121 %shl_ln104_51 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_319, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_51"/></StgValue>
</operation>

<operation id="3201" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2122 %mul_ln104_52 = mul i22 %sext_ln104_52, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_52"/></StgValue>
</operation>

<operation id="3202" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2123 %add_ln104_52 = add i22 %shl_ln104_51, i22 %mul_ln104_52

]]></Node>
<StgValue><ssdm name="add_ln104_52"/></StgValue>
</operation>

<operation id="3203" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2128 %mul_ln104_53 = mul i22 %sext_ln104_53, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_53"/></StgValue>
</operation>

<operation id="3204" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="22" op_0_bw="16">
<![CDATA[
entry:2131 %sext_ln104_54 = sext i16 %W3_load_54

]]></Node>
<StgValue><ssdm name="sext_ln104_54"/></StgValue>
</operation>

<operation id="3205" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2134 %mul_ln104_54 = mul i22 %sext_ln104_54, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_54"/></StgValue>
</operation>

<operation id="3206" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2193 %add_ln104_63 = add i22 %shl_ln104_62, i22 %mul_ln104_63

]]></Node>
<StgValue><ssdm name="add_ln104_63"/></StgValue>
</operation>

<operation id="3207" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2196 %tmp_330 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_63, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="3208" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2197 %shl_ln104_63 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_330, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_63"/></StgValue>
</operation>

<operation id="3209" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2198 %mul_ln104_64 = mul i22 %sext_ln104_64, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_64"/></StgValue>
</operation>

<operation id="3210" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2199 %add_ln104_64 = add i22 %shl_ln104_63, i22 %mul_ln104_64

]]></Node>
<StgValue><ssdm name="add_ln104_64"/></StgValue>
</operation>

<operation id="3211" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2204 %mul_ln104_65 = mul i22 %sext_ln104_65, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_65"/></StgValue>
</operation>

<operation id="3212" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="22" op_0_bw="16">
<![CDATA[
entry:2207 %sext_ln104_66 = sext i16 %W3_load_66

]]></Node>
<StgValue><ssdm name="sext_ln104_66"/></StgValue>
</operation>

<operation id="3213" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2210 %mul_ln104_66 = mul i22 %sext_ln104_66, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_66"/></StgValue>
</operation>

<operation id="3214" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2269 %add_ln104_75 = add i22 %shl_ln104_74, i22 %mul_ln104_75

]]></Node>
<StgValue><ssdm name="add_ln104_75"/></StgValue>
</operation>

<operation id="3215" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2272 %tmp_341 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_75, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="3216" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2273 %shl_ln104_75 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_341, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_75"/></StgValue>
</operation>

<operation id="3217" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2274 %mul_ln104_76 = mul i22 %sext_ln104_76, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_76"/></StgValue>
</operation>

<operation id="3218" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2275 %add_ln104_76 = add i22 %shl_ln104_75, i22 %mul_ln104_76

]]></Node>
<StgValue><ssdm name="add_ln104_76"/></StgValue>
</operation>

<operation id="3219" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2280 %mul_ln104_77 = mul i22 %sext_ln104_77, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_77"/></StgValue>
</operation>

<operation id="3220" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="22" op_0_bw="16">
<![CDATA[
entry:2283 %sext_ln104_78 = sext i16 %W3_load_78

]]></Node>
<StgValue><ssdm name="sext_ln104_78"/></StgValue>
</operation>

<operation id="3221" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2286 %mul_ln104_78 = mul i22 %sext_ln104_78, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_78"/></StgValue>
</operation>

<operation id="3222" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2345 %add_ln104_87 = add i22 %shl_ln104_86, i22 %mul_ln104_87

]]></Node>
<StgValue><ssdm name="add_ln104_87"/></StgValue>
</operation>

<operation id="3223" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2348 %tmp_352 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_87, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="3224" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2349 %shl_ln104_87 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_352, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_87"/></StgValue>
</operation>

<operation id="3225" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2350 %mul_ln104_88 = mul i22 %sext_ln104_88, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_88"/></StgValue>
</operation>

<operation id="3226" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2351 %add_ln104_88 = add i22 %shl_ln104_87, i22 %mul_ln104_88

]]></Node>
<StgValue><ssdm name="add_ln104_88"/></StgValue>
</operation>

<operation id="3227" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2356 %mul_ln104_89 = mul i22 %sext_ln104_89, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_89"/></StgValue>
</operation>

<operation id="3228" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="22" op_0_bw="16">
<![CDATA[
entry:2359 %sext_ln104_90 = sext i16 %W3_load_90

]]></Node>
<StgValue><ssdm name="sext_ln104_90"/></StgValue>
</operation>

<operation id="3229" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2362 %mul_ln104_90 = mul i22 %sext_ln104_90, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_90"/></StgValue>
</operation>

<operation id="3230" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2421 %add_ln104_99 = add i22 %shl_ln104_98, i22 %mul_ln104_99

]]></Node>
<StgValue><ssdm name="add_ln104_99"/></StgValue>
</operation>

<operation id="3231" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2424 %tmp_363 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_99, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="3232" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2425 %shl_ln104_99 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_363, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_99"/></StgValue>
</operation>

<operation id="3233" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2426 %mul_ln104_100 = mul i22 %sext_ln104_100, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_100"/></StgValue>
</operation>

<operation id="3234" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2427 %add_ln104_100 = add i22 %shl_ln104_99, i22 %mul_ln104_100

]]></Node>
<StgValue><ssdm name="add_ln104_100"/></StgValue>
</operation>

<operation id="3235" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2432 %mul_ln104_101 = mul i22 %sext_ln104_101, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_101"/></StgValue>
</operation>

<operation id="3236" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="22" op_0_bw="16">
<![CDATA[
entry:2435 %sext_ln104_102 = sext i16 %W3_load_102

]]></Node>
<StgValue><ssdm name="sext_ln104_102"/></StgValue>
</operation>

<operation id="3237" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2438 %mul_ln104_102 = mul i22 %sext_ln104_102, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_102"/></StgValue>
</operation>

<operation id="3238" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2497 %add_ln104_111 = add i22 %shl_ln104_110, i22 %mul_ln104_111

]]></Node>
<StgValue><ssdm name="add_ln104_111"/></StgValue>
</operation>

<operation id="3239" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2500 %tmp_374 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_111, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="3240" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2501 %shl_ln104_111 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_374, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_111"/></StgValue>
</operation>

<operation id="3241" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2502 %mul_ln104_112 = mul i22 %sext_ln104_112, i22 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="mul_ln104_112"/></StgValue>
</operation>

<operation id="3242" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2503 %add_ln104_112 = add i22 %shl_ln104_111, i22 %mul_ln104_112

]]></Node>
<StgValue><ssdm name="add_ln104_112"/></StgValue>
</operation>

<operation id="3243" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2508 %mul_ln104_113 = mul i22 %sext_ln104_113, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_113"/></StgValue>
</operation>

<operation id="3244" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="22" op_0_bw="16">
<![CDATA[
entry:2511 %sext_ln104_114 = sext i16 %W3_load_114

]]></Node>
<StgValue><ssdm name="sext_ln104_114"/></StgValue>
</operation>

<operation id="3245" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2514 %mul_ln104_114 = mul i22 %sext_ln104_114, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_114"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="3246" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:208 %W2_addr_167 = getelementptr i16 %W2, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="W2_addr_167"/></StgValue>
</operation>

<operation id="3247" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:267 %W3_addr_58 = getelementptr i16 %W3, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="W3_addr_58"/></StgValue>
</operation>

<operation id="3248" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:279 %W3_addr_70 = getelementptr i16 %W3, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="W3_addr_70"/></StgValue>
</operation>

<operation id="3249" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1591 %add_ln93_138 = add i22 %shl_ln93_137, i22 %mul_ln93_138

]]></Node>
<StgValue><ssdm name="add_ln93_138"/></StgValue>
</operation>

<operation id="3250" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1594 %tmp_242 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_138, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="3251" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1595 %shl_ln93_138 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_242, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_138"/></StgValue>
</operation>

<operation id="3252" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1596 %mul_ln93_139 = mul i22 %sext_ln93_139, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_139"/></StgValue>
</operation>

<operation id="3253" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1597 %add_ln93_139 = add i22 %shl_ln93_138, i22 %mul_ln93_139

]]></Node>
<StgValue><ssdm name="add_ln93_139"/></StgValue>
</operation>

<operation id="3254" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1673 %add_ln93_151 = add i22 %shl_ln93_150, i22 %mul_ln93_151

]]></Node>
<StgValue><ssdm name="add_ln93_151"/></StgValue>
</operation>

<operation id="3255" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1676 %tmp_255 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_151, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="3256" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1678 %mul_ln93_152 = mul i22 %sext_ln93_152, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_152"/></StgValue>
</operation>

<operation id="3257" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="8">
<![CDATA[
entry:1680 %W2_load_153 = load i8 %W2_addr_153

]]></Node>
<StgValue><ssdm name="W2_load_153"/></StgValue>
</operation>

<operation id="3258" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="22" op_0_bw="16">
<![CDATA[
entry:1681 %sext_ln93_153 = sext i16 %W2_load_153

]]></Node>
<StgValue><ssdm name="sext_ln93_153"/></StgValue>
</operation>

<operation id="3259" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1684 %mul_ln93_153 = mul i22 %sext_ln93_153, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_153"/></StgValue>
</operation>

<operation id="3260" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1753 %shl_ln93_163 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_267, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_163"/></StgValue>
</operation>

<operation id="3261" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1754 %mul_ln93_164 = mul i22 %sext_ln93_164, i22 %zext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_164"/></StgValue>
</operation>

<operation id="3262" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1755 %add_ln93_164 = add i22 %shl_ln93_163, i22 %mul_ln93_164

]]></Node>
<StgValue><ssdm name="add_ln93_164"/></StgValue>
</operation>

<operation id="3263" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1760 %mul_ln93_165 = mul i22 %sext_ln93_165, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_165"/></StgValue>
</operation>

<operation id="3264" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="16" op_0_bw="8">
<![CDATA[
entry:1762 %W2_load_166 = load i8 %W2_addr_166

]]></Node>
<StgValue><ssdm name="W2_load_166"/></StgValue>
</operation>

<operation id="3265" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="22" op_0_bw="16">
<![CDATA[
entry:1763 %sext_ln93_166 = sext i16 %W2_load_166

]]></Node>
<StgValue><ssdm name="sext_ln93_166"/></StgValue>
</operation>

<operation id="3266" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1766 %mul_ln93_166 = mul i22 %sext_ln93_166, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_166"/></StgValue>
</operation>

<operation id="3267" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="16" op_0_bw="8">
<![CDATA[
entry:1768 %W2_load_167 = load i8 %W2_addr_167

]]></Node>
<StgValue><ssdm name="W2_load_167"/></StgValue>
</operation>

<operation id="3268" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1812 %add_ln104_4 = add i22 %shl_ln104_4, i22 %mul_ln104_4

]]></Node>
<StgValue><ssdm name="add_ln104_4"/></StgValue>
</operation>

<operation id="3269" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1816 %tmp_276 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_4, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="3270" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1817 %shl_ln104_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_276, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_5"/></StgValue>
</operation>

<operation id="3271" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1818 %mul_ln104_5 = mul i22 %sext_ln104_5, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_5"/></StgValue>
</operation>

<operation id="3272" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1819 %add_ln104_5 = add i22 %shl_ln104_5, i22 %mul_ln104_5

]]></Node>
<StgValue><ssdm name="add_ln104_5"/></StgValue>
</operation>

<operation id="3273" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1825 %mul_ln104_6 = mul i22 %sext_ln104_6, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_6"/></StgValue>
</operation>

<operation id="3274" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="22" op_0_bw="16">
<![CDATA[
entry:1828 %sext_ln104_7 = sext i16 %W3_load_7

]]></Node>
<StgValue><ssdm name="sext_ln104_7"/></StgValue>
</operation>

<operation id="3275" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="22" op_0_bw="15">
<![CDATA[
entry:1829 %zext_ln104_7 = zext i15 %output_fc2_7

]]></Node>
<StgValue><ssdm name="zext_ln104_7"/></StgValue>
</operation>

<operation id="3276" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1832 %mul_ln104_7 = mul i22 %sext_ln104_7, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_7"/></StgValue>
</operation>

<operation id="3277" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1895 %add_ln104_16 = add i22 %shl_ln104_15, i22 %mul_ln104_16

]]></Node>
<StgValue><ssdm name="add_ln104_16"/></StgValue>
</operation>

<operation id="3278" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1898 %tmp_287 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_16, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="3279" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1899 %shl_ln104_16 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_287, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_16"/></StgValue>
</operation>

<operation id="3280" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1900 %mul_ln104_17 = mul i22 %sext_ln104_17, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_17"/></StgValue>
</operation>

<operation id="3281" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1901 %add_ln104_17 = add i22 %shl_ln104_16, i22 %mul_ln104_17

]]></Node>
<StgValue><ssdm name="add_ln104_17"/></StgValue>
</operation>

<operation id="3282" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1906 %mul_ln104_18 = mul i22 %sext_ln104_18, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_18"/></StgValue>
</operation>

<operation id="3283" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="22" op_0_bw="16">
<![CDATA[
entry:1909 %sext_ln104_19 = sext i16 %W3_load_19

]]></Node>
<StgValue><ssdm name="sext_ln104_19"/></StgValue>
</operation>

<operation id="3284" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1912 %mul_ln104_19 = mul i22 %sext_ln104_19, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_19"/></StgValue>
</operation>

<operation id="3285" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1971 %add_ln104_28 = add i22 %shl_ln104_27, i22 %mul_ln104_28

]]></Node>
<StgValue><ssdm name="add_ln104_28"/></StgValue>
</operation>

<operation id="3286" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1974 %tmp_298 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_28, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="3287" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1975 %shl_ln104_28 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_298, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_28"/></StgValue>
</operation>

<operation id="3288" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1976 %mul_ln104_29 = mul i22 %sext_ln104_29, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_29"/></StgValue>
</operation>

<operation id="3289" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1977 %add_ln104_29 = add i22 %shl_ln104_28, i22 %mul_ln104_29

]]></Node>
<StgValue><ssdm name="add_ln104_29"/></StgValue>
</operation>

<operation id="3290" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1982 %mul_ln104_30 = mul i22 %sext_ln104_30, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_30"/></StgValue>
</operation>

<operation id="3291" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="22" op_0_bw="16">
<![CDATA[
entry:1985 %sext_ln104_31 = sext i16 %W3_load_31

]]></Node>
<StgValue><ssdm name="sext_ln104_31"/></StgValue>
</operation>

<operation id="3292" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1988 %mul_ln104_31 = mul i22 %sext_ln104_31, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_31"/></StgValue>
</operation>

<operation id="3293" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="7">
<![CDATA[
entry:2002 %W3_load_34 = load i7 %W3_addr_34

]]></Node>
<StgValue><ssdm name="W3_load_34"/></StgValue>
</operation>

<operation id="3294" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2047 %add_ln104_40 = add i22 %shl_ln104_39, i22 %mul_ln104_40

]]></Node>
<StgValue><ssdm name="add_ln104_40"/></StgValue>
</operation>

<operation id="3295" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2050 %tmp_309 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_40, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="3296" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2051 %shl_ln104_40 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_309, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_40"/></StgValue>
</operation>

<operation id="3297" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2052 %mul_ln104_41 = mul i22 %sext_ln104_41, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_41"/></StgValue>
</operation>

<operation id="3298" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2053 %add_ln104_41 = add i22 %shl_ln104_40, i22 %mul_ln104_41

]]></Node>
<StgValue><ssdm name="add_ln104_41"/></StgValue>
</operation>

<operation id="3299" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2058 %mul_ln104_42 = mul i22 %sext_ln104_42, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_42"/></StgValue>
</operation>

<operation id="3300" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="22" op_0_bw="16">
<![CDATA[
entry:2061 %sext_ln104_43 = sext i16 %W3_load_43

]]></Node>
<StgValue><ssdm name="sext_ln104_43"/></StgValue>
</operation>

<operation id="3301" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2064 %mul_ln104_43 = mul i22 %sext_ln104_43, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_43"/></StgValue>
</operation>

<operation id="3302" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="7">
<![CDATA[
entry:2078 %W3_load_46 = load i7 %W3_addr_46

]]></Node>
<StgValue><ssdm name="W3_load_46"/></StgValue>
</operation>

<operation id="3303" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2123 %add_ln104_52 = add i22 %shl_ln104_51, i22 %mul_ln104_52

]]></Node>
<StgValue><ssdm name="add_ln104_52"/></StgValue>
</operation>

<operation id="3304" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2126 %tmp_320 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_52, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="3305" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2127 %shl_ln104_52 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_320, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_52"/></StgValue>
</operation>

<operation id="3306" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2128 %mul_ln104_53 = mul i22 %sext_ln104_53, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_53"/></StgValue>
</operation>

<operation id="3307" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2129 %add_ln104_53 = add i22 %shl_ln104_52, i22 %mul_ln104_53

]]></Node>
<StgValue><ssdm name="add_ln104_53"/></StgValue>
</operation>

<operation id="3308" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2134 %mul_ln104_54 = mul i22 %sext_ln104_54, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_54"/></StgValue>
</operation>

<operation id="3309" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="22" op_0_bw="16">
<![CDATA[
entry:2137 %sext_ln104_55 = sext i16 %W3_load_55

]]></Node>
<StgValue><ssdm name="sext_ln104_55"/></StgValue>
</operation>

<operation id="3310" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2140 %mul_ln104_55 = mul i22 %sext_ln104_55, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_55"/></StgValue>
</operation>

<operation id="3311" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="16" op_0_bw="7">
<![CDATA[
entry:2154 %W3_load_58 = load i7 %W3_addr_58

]]></Node>
<StgValue><ssdm name="W3_load_58"/></StgValue>
</operation>

<operation id="3312" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2199 %add_ln104_64 = add i22 %shl_ln104_63, i22 %mul_ln104_64

]]></Node>
<StgValue><ssdm name="add_ln104_64"/></StgValue>
</operation>

<operation id="3313" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2202 %tmp_331 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_64, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="3314" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2203 %shl_ln104_64 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_331, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_64"/></StgValue>
</operation>

<operation id="3315" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2204 %mul_ln104_65 = mul i22 %sext_ln104_65, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_65"/></StgValue>
</operation>

<operation id="3316" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2205 %add_ln104_65 = add i22 %shl_ln104_64, i22 %mul_ln104_65

]]></Node>
<StgValue><ssdm name="add_ln104_65"/></StgValue>
</operation>

<operation id="3317" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2210 %mul_ln104_66 = mul i22 %sext_ln104_66, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_66"/></StgValue>
</operation>

<operation id="3318" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="22" op_0_bw="16">
<![CDATA[
entry:2213 %sext_ln104_67 = sext i16 %W3_load_67

]]></Node>
<StgValue><ssdm name="sext_ln104_67"/></StgValue>
</operation>

<operation id="3319" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2216 %mul_ln104_67 = mul i22 %sext_ln104_67, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_67"/></StgValue>
</operation>

<operation id="3320" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="16" op_0_bw="7">
<![CDATA[
entry:2230 %W3_load_70 = load i7 %W3_addr_70

]]></Node>
<StgValue><ssdm name="W3_load_70"/></StgValue>
</operation>

<operation id="3321" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2275 %add_ln104_76 = add i22 %shl_ln104_75, i22 %mul_ln104_76

]]></Node>
<StgValue><ssdm name="add_ln104_76"/></StgValue>
</operation>

<operation id="3322" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2278 %tmp_342 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_76, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="3323" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2279 %shl_ln104_76 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_342, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_76"/></StgValue>
</operation>

<operation id="3324" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2280 %mul_ln104_77 = mul i22 %sext_ln104_77, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_77"/></StgValue>
</operation>

<operation id="3325" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2281 %add_ln104_77 = add i22 %shl_ln104_76, i22 %mul_ln104_77

]]></Node>
<StgValue><ssdm name="add_ln104_77"/></StgValue>
</operation>

<operation id="3326" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2286 %mul_ln104_78 = mul i22 %sext_ln104_78, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_78"/></StgValue>
</operation>

<operation id="3327" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="22" op_0_bw="16">
<![CDATA[
entry:2289 %sext_ln104_79 = sext i16 %W3_load_79

]]></Node>
<StgValue><ssdm name="sext_ln104_79"/></StgValue>
</operation>

<operation id="3328" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2292 %mul_ln104_79 = mul i22 %sext_ln104_79, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_79"/></StgValue>
</operation>

<operation id="3329" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2351 %add_ln104_88 = add i22 %shl_ln104_87, i22 %mul_ln104_88

]]></Node>
<StgValue><ssdm name="add_ln104_88"/></StgValue>
</operation>

<operation id="3330" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2354 %tmp_353 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_88, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="3331" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2355 %shl_ln104_88 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_353, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_88"/></StgValue>
</operation>

<operation id="3332" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2356 %mul_ln104_89 = mul i22 %sext_ln104_89, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_89"/></StgValue>
</operation>

<operation id="3333" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2357 %add_ln104_89 = add i22 %shl_ln104_88, i22 %mul_ln104_89

]]></Node>
<StgValue><ssdm name="add_ln104_89"/></StgValue>
</operation>

<operation id="3334" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2362 %mul_ln104_90 = mul i22 %sext_ln104_90, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_90"/></StgValue>
</operation>

<operation id="3335" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="22" op_0_bw="16">
<![CDATA[
entry:2365 %sext_ln104_91 = sext i16 %W3_load_91

]]></Node>
<StgValue><ssdm name="sext_ln104_91"/></StgValue>
</operation>

<operation id="3336" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2368 %mul_ln104_91 = mul i22 %sext_ln104_91, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_91"/></StgValue>
</operation>

<operation id="3337" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2427 %add_ln104_100 = add i22 %shl_ln104_99, i22 %mul_ln104_100

]]></Node>
<StgValue><ssdm name="add_ln104_100"/></StgValue>
</operation>

<operation id="3338" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2430 %tmp_364 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_100, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="3339" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2431 %shl_ln104_100 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_364, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_100"/></StgValue>
</operation>

<operation id="3340" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2432 %mul_ln104_101 = mul i22 %sext_ln104_101, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_101"/></StgValue>
</operation>

<operation id="3341" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2433 %add_ln104_101 = add i22 %shl_ln104_100, i22 %mul_ln104_101

]]></Node>
<StgValue><ssdm name="add_ln104_101"/></StgValue>
</operation>

<operation id="3342" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2438 %mul_ln104_102 = mul i22 %sext_ln104_102, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_102"/></StgValue>
</operation>

<operation id="3343" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="22" op_0_bw="16">
<![CDATA[
entry:2441 %sext_ln104_103 = sext i16 %W3_load_103

]]></Node>
<StgValue><ssdm name="sext_ln104_103"/></StgValue>
</operation>

<operation id="3344" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2444 %mul_ln104_103 = mul i22 %sext_ln104_103, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_103"/></StgValue>
</operation>

<operation id="3345" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2503 %add_ln104_112 = add i22 %shl_ln104_111, i22 %mul_ln104_112

]]></Node>
<StgValue><ssdm name="add_ln104_112"/></StgValue>
</operation>

<operation id="3346" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2506 %tmp_375 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_112, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="3347" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2507 %shl_ln104_112 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_375, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_112"/></StgValue>
</operation>

<operation id="3348" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2508 %mul_ln104_113 = mul i22 %sext_ln104_113, i22 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="mul_ln104_113"/></StgValue>
</operation>

<operation id="3349" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2509 %add_ln104_113 = add i22 %shl_ln104_112, i22 %mul_ln104_113

]]></Node>
<StgValue><ssdm name="add_ln104_113"/></StgValue>
</operation>

<operation id="3350" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2514 %mul_ln104_114 = mul i22 %sext_ln104_114, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_114"/></StgValue>
</operation>

<operation id="3351" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="22" op_0_bw="16">
<![CDATA[
entry:2517 %sext_ln104_115 = sext i16 %W3_load_115

]]></Node>
<StgValue><ssdm name="sext_ln104_115"/></StgValue>
</operation>

<operation id="3352" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2520 %mul_ln104_115 = mul i22 %sext_ln104_115, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_115"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="3353" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:291 %W3_addr_82 = getelementptr i16 %W3, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="W3_addr_82"/></StgValue>
</operation>

<operation id="3354" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:303 %W3_addr_94 = getelementptr i16 %W3, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="W3_addr_94"/></StgValue>
</operation>

<operation id="3355" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1597 %add_ln93_139 = add i22 %shl_ln93_138, i22 %mul_ln93_139

]]></Node>
<StgValue><ssdm name="add_ln93_139"/></StgValue>
</operation>

<operation id="3356" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1598 %trunc_ln95_9 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_139, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln95_9"/></StgValue>
</operation>

<operation id="3357" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
entry:1599 %tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_139, i32 21

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="3358" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1600 %output_fc2_9 = select i1 %tmp_243, i15 0, i15 %trunc_ln95_9

]]></Node>
<StgValue><ssdm name="output_fc2_9"/></StgValue>
</operation>

<operation id="3359" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1677 %shl_ln93_151 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_255, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_151"/></StgValue>
</operation>

<operation id="3360" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1678 %mul_ln93_152 = mul i22 %sext_ln93_152, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_152"/></StgValue>
</operation>

<operation id="3361" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1679 %add_ln93_152 = add i22 %shl_ln93_151, i22 %mul_ln93_152

]]></Node>
<StgValue><ssdm name="add_ln93_152"/></StgValue>
</operation>

<operation id="3362" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1684 %mul_ln93_153 = mul i22 %sext_ln93_153, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_153"/></StgValue>
</operation>

<operation id="3363" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1755 %add_ln93_164 = add i22 %shl_ln93_163, i22 %mul_ln93_164

]]></Node>
<StgValue><ssdm name="add_ln93_164"/></StgValue>
</operation>

<operation id="3364" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1758 %tmp_268 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_164, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="3365" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1759 %shl_ln93_164 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_268, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_164"/></StgValue>
</operation>

<operation id="3366" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1760 %mul_ln93_165 = mul i22 %sext_ln93_165, i22 %zext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln93_165"/></StgValue>
</operation>

<operation id="3367" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1761 %add_ln93_165 = add i22 %shl_ln93_164, i22 %mul_ln93_165

]]></Node>
<StgValue><ssdm name="add_ln93_165"/></StgValue>
</operation>

<operation id="3368" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1766 %mul_ln93_166 = mul i22 %sext_ln93_166, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_166"/></StgValue>
</operation>

<operation id="3369" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="16" op_0_bw="8">
<![CDATA[
entry:1768 %W2_load_167 = load i8 %W2_addr_167

]]></Node>
<StgValue><ssdm name="W2_load_167"/></StgValue>
</operation>

<operation id="3370" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="22" op_0_bw="16">
<![CDATA[
entry:1769 %sext_ln93_167 = sext i16 %W2_load_167

]]></Node>
<StgValue><ssdm name="sext_ln93_167"/></StgValue>
</operation>

<operation id="3371" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1772 %mul_ln93_167 = mul i22 %sext_ln93_167, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_167"/></StgValue>
</operation>

<operation id="3372" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1819 %add_ln104_5 = add i22 %shl_ln104_5, i22 %mul_ln104_5

]]></Node>
<StgValue><ssdm name="add_ln104_5"/></StgValue>
</operation>

<operation id="3373" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1823 %tmp_277 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_5, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="3374" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1824 %shl_ln104_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_277, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_6"/></StgValue>
</operation>

<operation id="3375" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1825 %mul_ln104_6 = mul i22 %sext_ln104_6, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_6"/></StgValue>
</operation>

<operation id="3376" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1826 %add_ln104_6 = add i22 %shl_ln104_6, i22 %mul_ln104_6

]]></Node>
<StgValue><ssdm name="add_ln104_6"/></StgValue>
</operation>

<operation id="3377" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1832 %mul_ln104_7 = mul i22 %sext_ln104_7, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_7"/></StgValue>
</operation>

<operation id="3378" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="22" op_0_bw="16">
<![CDATA[
entry:1835 %sext_ln104_8 = sext i16 %W3_load_8

]]></Node>
<StgValue><ssdm name="sext_ln104_8"/></StgValue>
</operation>

<operation id="3379" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="22" op_0_bw="15">
<![CDATA[
entry:1836 %zext_ln104_8 = zext i15 %output_fc2_8

]]></Node>
<StgValue><ssdm name="zext_ln104_8"/></StgValue>
</operation>

<operation id="3380" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1839 %mul_ln104_8 = mul i22 %sext_ln104_8, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_8"/></StgValue>
</operation>

<operation id="3381" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1901 %add_ln104_17 = add i22 %shl_ln104_16, i22 %mul_ln104_17

]]></Node>
<StgValue><ssdm name="add_ln104_17"/></StgValue>
</operation>

<operation id="3382" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1904 %tmp_288 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_17, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="3383" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1905 %shl_ln104_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_288, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_17"/></StgValue>
</operation>

<operation id="3384" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1906 %mul_ln104_18 = mul i22 %sext_ln104_18, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_18"/></StgValue>
</operation>

<operation id="3385" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1907 %add_ln104_18 = add i22 %shl_ln104_17, i22 %mul_ln104_18

]]></Node>
<StgValue><ssdm name="add_ln104_18"/></StgValue>
</operation>

<operation id="3386" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1912 %mul_ln104_19 = mul i22 %sext_ln104_19, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_19"/></StgValue>
</operation>

<operation id="3387" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="22" op_0_bw="16">
<![CDATA[
entry:1915 %sext_ln104_20 = sext i16 %W3_load_20

]]></Node>
<StgValue><ssdm name="sext_ln104_20"/></StgValue>
</operation>

<operation id="3388" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1918 %mul_ln104_20 = mul i22 %sext_ln104_20, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_20"/></StgValue>
</operation>

<operation id="3389" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1977 %add_ln104_29 = add i22 %shl_ln104_28, i22 %mul_ln104_29

]]></Node>
<StgValue><ssdm name="add_ln104_29"/></StgValue>
</operation>

<operation id="3390" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1980 %tmp_299 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_29, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="3391" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1981 %shl_ln104_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_299, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_29"/></StgValue>
</operation>

<operation id="3392" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1982 %mul_ln104_30 = mul i22 %sext_ln104_30, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_30"/></StgValue>
</operation>

<operation id="3393" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1983 %add_ln104_30 = add i22 %shl_ln104_29, i22 %mul_ln104_30

]]></Node>
<StgValue><ssdm name="add_ln104_30"/></StgValue>
</operation>

<operation id="3394" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1988 %mul_ln104_31 = mul i22 %sext_ln104_31, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_31"/></StgValue>
</operation>

<operation id="3395" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="22" op_0_bw="16">
<![CDATA[
entry:1991 %sext_ln104_32 = sext i16 %W3_load_32

]]></Node>
<StgValue><ssdm name="sext_ln104_32"/></StgValue>
</operation>

<operation id="3396" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1994 %mul_ln104_32 = mul i22 %sext_ln104_32, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_32"/></StgValue>
</operation>

<operation id="3397" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2053 %add_ln104_41 = add i22 %shl_ln104_40, i22 %mul_ln104_41

]]></Node>
<StgValue><ssdm name="add_ln104_41"/></StgValue>
</operation>

<operation id="3398" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2056 %tmp_310 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_41, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="3399" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2057 %shl_ln104_41 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_310, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_41"/></StgValue>
</operation>

<operation id="3400" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2058 %mul_ln104_42 = mul i22 %sext_ln104_42, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_42"/></StgValue>
</operation>

<operation id="3401" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2059 %add_ln104_42 = add i22 %shl_ln104_41, i22 %mul_ln104_42

]]></Node>
<StgValue><ssdm name="add_ln104_42"/></StgValue>
</operation>

<operation id="3402" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2064 %mul_ln104_43 = mul i22 %sext_ln104_43, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_43"/></StgValue>
</operation>

<operation id="3403" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="22" op_0_bw="16">
<![CDATA[
entry:2067 %sext_ln104_44 = sext i16 %W3_load_44

]]></Node>
<StgValue><ssdm name="sext_ln104_44"/></StgValue>
</operation>

<operation id="3404" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2070 %mul_ln104_44 = mul i22 %sext_ln104_44, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_44"/></StgValue>
</operation>

<operation id="3405" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2129 %add_ln104_53 = add i22 %shl_ln104_52, i22 %mul_ln104_53

]]></Node>
<StgValue><ssdm name="add_ln104_53"/></StgValue>
</operation>

<operation id="3406" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2132 %tmp_321 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_53, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="3407" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2133 %shl_ln104_53 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_321, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_53"/></StgValue>
</operation>

<operation id="3408" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2134 %mul_ln104_54 = mul i22 %sext_ln104_54, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_54"/></StgValue>
</operation>

<operation id="3409" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2135 %add_ln104_54 = add i22 %shl_ln104_53, i22 %mul_ln104_54

]]></Node>
<StgValue><ssdm name="add_ln104_54"/></StgValue>
</operation>

<operation id="3410" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2140 %mul_ln104_55 = mul i22 %sext_ln104_55, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_55"/></StgValue>
</operation>

<operation id="3411" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="22" op_0_bw="16">
<![CDATA[
entry:2143 %sext_ln104_56 = sext i16 %W3_load_56

]]></Node>
<StgValue><ssdm name="sext_ln104_56"/></StgValue>
</operation>

<operation id="3412" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2146 %mul_ln104_56 = mul i22 %sext_ln104_56, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_56"/></StgValue>
</operation>

<operation id="3413" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="16" op_0_bw="7">
<![CDATA[
entry:2154 %W3_load_58 = load i7 %W3_addr_58

]]></Node>
<StgValue><ssdm name="W3_load_58"/></StgValue>
</operation>

<operation id="3414" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2205 %add_ln104_65 = add i22 %shl_ln104_64, i22 %mul_ln104_65

]]></Node>
<StgValue><ssdm name="add_ln104_65"/></StgValue>
</operation>

<operation id="3415" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2208 %tmp_332 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_65, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="3416" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2209 %shl_ln104_65 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_332, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_65"/></StgValue>
</operation>

<operation id="3417" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2210 %mul_ln104_66 = mul i22 %sext_ln104_66, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_66"/></StgValue>
</operation>

<operation id="3418" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2211 %add_ln104_66 = add i22 %shl_ln104_65, i22 %mul_ln104_66

]]></Node>
<StgValue><ssdm name="add_ln104_66"/></StgValue>
</operation>

<operation id="3419" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2216 %mul_ln104_67 = mul i22 %sext_ln104_67, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_67"/></StgValue>
</operation>

<operation id="3420" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="22" op_0_bw="16">
<![CDATA[
entry:2219 %sext_ln104_68 = sext i16 %W3_load_68

]]></Node>
<StgValue><ssdm name="sext_ln104_68"/></StgValue>
</operation>

<operation id="3421" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2222 %mul_ln104_68 = mul i22 %sext_ln104_68, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_68"/></StgValue>
</operation>

<operation id="3422" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="16" op_0_bw="7">
<![CDATA[
entry:2230 %W3_load_70 = load i7 %W3_addr_70

]]></Node>
<StgValue><ssdm name="W3_load_70"/></StgValue>
</operation>

<operation id="3423" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2281 %add_ln104_77 = add i22 %shl_ln104_76, i22 %mul_ln104_77

]]></Node>
<StgValue><ssdm name="add_ln104_77"/></StgValue>
</operation>

<operation id="3424" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2284 %tmp_343 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_77, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="3425" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2285 %shl_ln104_77 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_343, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_77"/></StgValue>
</operation>

<operation id="3426" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2286 %mul_ln104_78 = mul i22 %sext_ln104_78, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_78"/></StgValue>
</operation>

<operation id="3427" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2287 %add_ln104_78 = add i22 %shl_ln104_77, i22 %mul_ln104_78

]]></Node>
<StgValue><ssdm name="add_ln104_78"/></StgValue>
</operation>

<operation id="3428" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2292 %mul_ln104_79 = mul i22 %sext_ln104_79, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_79"/></StgValue>
</operation>

<operation id="3429" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="22" op_0_bw="16">
<![CDATA[
entry:2295 %sext_ln104_80 = sext i16 %W3_load_80

]]></Node>
<StgValue><ssdm name="sext_ln104_80"/></StgValue>
</operation>

<operation id="3430" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2298 %mul_ln104_80 = mul i22 %sext_ln104_80, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_80"/></StgValue>
</operation>

<operation id="3431" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="16" op_0_bw="7">
<![CDATA[
entry:2306 %W3_load_82 = load i7 %W3_addr_82

]]></Node>
<StgValue><ssdm name="W3_load_82"/></StgValue>
</operation>

<operation id="3432" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2357 %add_ln104_89 = add i22 %shl_ln104_88, i22 %mul_ln104_89

]]></Node>
<StgValue><ssdm name="add_ln104_89"/></StgValue>
</operation>

<operation id="3433" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2360 %tmp_354 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_89, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="3434" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2361 %shl_ln104_89 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_354, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_89"/></StgValue>
</operation>

<operation id="3435" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2362 %mul_ln104_90 = mul i22 %sext_ln104_90, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_90"/></StgValue>
</operation>

<operation id="3436" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2363 %add_ln104_90 = add i22 %shl_ln104_89, i22 %mul_ln104_90

]]></Node>
<StgValue><ssdm name="add_ln104_90"/></StgValue>
</operation>

<operation id="3437" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2368 %mul_ln104_91 = mul i22 %sext_ln104_91, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_91"/></StgValue>
</operation>

<operation id="3438" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="22" op_0_bw="16">
<![CDATA[
entry:2371 %sext_ln104_92 = sext i16 %W3_load_92

]]></Node>
<StgValue><ssdm name="sext_ln104_92"/></StgValue>
</operation>

<operation id="3439" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2374 %mul_ln104_92 = mul i22 %sext_ln104_92, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_92"/></StgValue>
</operation>

<operation id="3440" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="16" op_0_bw="7">
<![CDATA[
entry:2382 %W3_load_94 = load i7 %W3_addr_94

]]></Node>
<StgValue><ssdm name="W3_load_94"/></StgValue>
</operation>

<operation id="3441" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2433 %add_ln104_101 = add i22 %shl_ln104_100, i22 %mul_ln104_101

]]></Node>
<StgValue><ssdm name="add_ln104_101"/></StgValue>
</operation>

<operation id="3442" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2436 %tmp_365 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_101, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="3443" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2437 %shl_ln104_101 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_365, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_101"/></StgValue>
</operation>

<operation id="3444" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2438 %mul_ln104_102 = mul i22 %sext_ln104_102, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_102"/></StgValue>
</operation>

<operation id="3445" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2439 %add_ln104_102 = add i22 %shl_ln104_101, i22 %mul_ln104_102

]]></Node>
<StgValue><ssdm name="add_ln104_102"/></StgValue>
</operation>

<operation id="3446" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2444 %mul_ln104_103 = mul i22 %sext_ln104_103, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_103"/></StgValue>
</operation>

<operation id="3447" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="22" op_0_bw="16">
<![CDATA[
entry:2447 %sext_ln104_104 = sext i16 %W3_load_104

]]></Node>
<StgValue><ssdm name="sext_ln104_104"/></StgValue>
</operation>

<operation id="3448" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2450 %mul_ln104_104 = mul i22 %sext_ln104_104, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_104"/></StgValue>
</operation>

<operation id="3449" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2509 %add_ln104_113 = add i22 %shl_ln104_112, i22 %mul_ln104_113

]]></Node>
<StgValue><ssdm name="add_ln104_113"/></StgValue>
</operation>

<operation id="3450" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2512 %tmp_376 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_113, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="3451" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2513 %shl_ln104_113 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_376, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_113"/></StgValue>
</operation>

<operation id="3452" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2514 %mul_ln104_114 = mul i22 %sext_ln104_114, i22 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="mul_ln104_114"/></StgValue>
</operation>

<operation id="3453" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2515 %add_ln104_114 = add i22 %shl_ln104_113, i22 %mul_ln104_114

]]></Node>
<StgValue><ssdm name="add_ln104_114"/></StgValue>
</operation>

<operation id="3454" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2520 %mul_ln104_115 = mul i22 %sext_ln104_115, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_115"/></StgValue>
</operation>

<operation id="3455" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="22" op_0_bw="16">
<![CDATA[
entry:2523 %sext_ln104_116 = sext i16 %W3_load_116

]]></Node>
<StgValue><ssdm name="sext_ln104_116"/></StgValue>
</operation>

<operation id="3456" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2526 %mul_ln104_116 = mul i22 %sext_ln104_116, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_116"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="3457" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:315 %W3_addr_106 = getelementptr i16 %W3, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="W3_addr_106"/></StgValue>
</operation>

<operation id="3458" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:327 %W3_addr_118 = getelementptr i16 %W3, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="W3_addr_118"/></StgValue>
</operation>

<operation id="3459" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1679 %add_ln93_152 = add i22 %shl_ln93_151, i22 %mul_ln93_152

]]></Node>
<StgValue><ssdm name="add_ln93_152"/></StgValue>
</operation>

<operation id="3460" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1682 %tmp_256 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_152, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="3461" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1683 %shl_ln93_152 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_256, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_152"/></StgValue>
</operation>

<operation id="3462" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1684 %mul_ln93_153 = mul i22 %sext_ln93_153, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_153"/></StgValue>
</operation>

<operation id="3463" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1685 %add_ln93_153 = add i22 %shl_ln93_152, i22 %mul_ln93_153

]]></Node>
<StgValue><ssdm name="add_ln93_153"/></StgValue>
</operation>

<operation id="3464" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1761 %add_ln93_165 = add i22 %shl_ln93_164, i22 %mul_ln93_165

]]></Node>
<StgValue><ssdm name="add_ln93_165"/></StgValue>
</operation>

<operation id="3465" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1764 %tmp_269 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_165, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="3466" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1765 %shl_ln93_165 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_269, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_165"/></StgValue>
</operation>

<operation id="3467" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1766 %mul_ln93_166 = mul i22 %sext_ln93_166, i22 %zext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_166"/></StgValue>
</operation>

<operation id="3468" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1767 %add_ln93_166 = add i22 %shl_ln93_165, i22 %mul_ln93_166

]]></Node>
<StgValue><ssdm name="add_ln93_166"/></StgValue>
</operation>

<operation id="3469" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1772 %mul_ln93_167 = mul i22 %sext_ln93_167, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_167"/></StgValue>
</operation>

<operation id="3470" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1826 %add_ln104_6 = add i22 %shl_ln104_6, i22 %mul_ln104_6

]]></Node>
<StgValue><ssdm name="add_ln104_6"/></StgValue>
</operation>

<operation id="3471" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1830 %tmp_278 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_6, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="3472" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1831 %shl_ln104_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_278, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_7"/></StgValue>
</operation>

<operation id="3473" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1832 %mul_ln104_7 = mul i22 %sext_ln104_7, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_7"/></StgValue>
</operation>

<operation id="3474" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1833 %add_ln104_7 = add i22 %shl_ln104_7, i22 %mul_ln104_7

]]></Node>
<StgValue><ssdm name="add_ln104_7"/></StgValue>
</operation>

<operation id="3475" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1839 %mul_ln104_8 = mul i22 %sext_ln104_8, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_8"/></StgValue>
</operation>

<operation id="3476" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="22" op_0_bw="16">
<![CDATA[
entry:1842 %sext_ln104_9 = sext i16 %W3_load_9

]]></Node>
<StgValue><ssdm name="sext_ln104_9"/></StgValue>
</operation>

<operation id="3477" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="22" op_0_bw="15">
<![CDATA[
entry:1843 %zext_ln104_9 = zext i15 %output_fc2_9

]]></Node>
<StgValue><ssdm name="zext_ln104_9"/></StgValue>
</operation>

<operation id="3478" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1846 %mul_ln104_9 = mul i22 %sext_ln104_9, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_9"/></StgValue>
</operation>

<operation id="3479" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1907 %add_ln104_18 = add i22 %shl_ln104_17, i22 %mul_ln104_18

]]></Node>
<StgValue><ssdm name="add_ln104_18"/></StgValue>
</operation>

<operation id="3480" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1910 %tmp_289 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_18, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="3481" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1911 %shl_ln104_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_289, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_18"/></StgValue>
</operation>

<operation id="3482" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1912 %mul_ln104_19 = mul i22 %sext_ln104_19, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_19"/></StgValue>
</operation>

<operation id="3483" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1913 %add_ln104_19 = add i22 %shl_ln104_18, i22 %mul_ln104_19

]]></Node>
<StgValue><ssdm name="add_ln104_19"/></StgValue>
</operation>

<operation id="3484" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1918 %mul_ln104_20 = mul i22 %sext_ln104_20, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_20"/></StgValue>
</operation>

<operation id="3485" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="22" op_0_bw="16">
<![CDATA[
entry:1921 %sext_ln104_21 = sext i16 %W3_load_21

]]></Node>
<StgValue><ssdm name="sext_ln104_21"/></StgValue>
</operation>

<operation id="3486" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1924 %mul_ln104_21 = mul i22 %sext_ln104_21, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_21"/></StgValue>
</operation>

<operation id="3487" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1983 %add_ln104_30 = add i22 %shl_ln104_29, i22 %mul_ln104_30

]]></Node>
<StgValue><ssdm name="add_ln104_30"/></StgValue>
</operation>

<operation id="3488" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1986 %tmp_300 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_30, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="3489" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1987 %shl_ln104_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_300, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_30"/></StgValue>
</operation>

<operation id="3490" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1988 %mul_ln104_31 = mul i22 %sext_ln104_31, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_31"/></StgValue>
</operation>

<operation id="3491" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1989 %add_ln104_31 = add i22 %shl_ln104_30, i22 %mul_ln104_31

]]></Node>
<StgValue><ssdm name="add_ln104_31"/></StgValue>
</operation>

<operation id="3492" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1994 %mul_ln104_32 = mul i22 %sext_ln104_32, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_32"/></StgValue>
</operation>

<operation id="3493" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="22" op_0_bw="16">
<![CDATA[
entry:1997 %sext_ln104_33 = sext i16 %W3_load_33

]]></Node>
<StgValue><ssdm name="sext_ln104_33"/></StgValue>
</operation>

<operation id="3494" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2000 %mul_ln104_33 = mul i22 %sext_ln104_33, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_33"/></StgValue>
</operation>

<operation id="3495" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2059 %add_ln104_42 = add i22 %shl_ln104_41, i22 %mul_ln104_42

]]></Node>
<StgValue><ssdm name="add_ln104_42"/></StgValue>
</operation>

<operation id="3496" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2062 %tmp_311 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_42, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="3497" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2063 %shl_ln104_42 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_311, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_42"/></StgValue>
</operation>

<operation id="3498" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2064 %mul_ln104_43 = mul i22 %sext_ln104_43, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_43"/></StgValue>
</operation>

<operation id="3499" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2065 %add_ln104_43 = add i22 %shl_ln104_42, i22 %mul_ln104_43

]]></Node>
<StgValue><ssdm name="add_ln104_43"/></StgValue>
</operation>

<operation id="3500" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2070 %mul_ln104_44 = mul i22 %sext_ln104_44, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_44"/></StgValue>
</operation>

<operation id="3501" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="22" op_0_bw="16">
<![CDATA[
entry:2073 %sext_ln104_45 = sext i16 %W3_load_45

]]></Node>
<StgValue><ssdm name="sext_ln104_45"/></StgValue>
</operation>

<operation id="3502" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2076 %mul_ln104_45 = mul i22 %sext_ln104_45, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_45"/></StgValue>
</operation>

<operation id="3503" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2135 %add_ln104_54 = add i22 %shl_ln104_53, i22 %mul_ln104_54

]]></Node>
<StgValue><ssdm name="add_ln104_54"/></StgValue>
</operation>

<operation id="3504" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2138 %tmp_322 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_54, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="3505" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2139 %shl_ln104_54 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_322, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_54"/></StgValue>
</operation>

<operation id="3506" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2140 %mul_ln104_55 = mul i22 %sext_ln104_55, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_55"/></StgValue>
</operation>

<operation id="3507" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2141 %add_ln104_55 = add i22 %shl_ln104_54, i22 %mul_ln104_55

]]></Node>
<StgValue><ssdm name="add_ln104_55"/></StgValue>
</operation>

<operation id="3508" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2146 %mul_ln104_56 = mul i22 %sext_ln104_56, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_56"/></StgValue>
</operation>

<operation id="3509" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="22" op_0_bw="16">
<![CDATA[
entry:2149 %sext_ln104_57 = sext i16 %W3_load_57

]]></Node>
<StgValue><ssdm name="sext_ln104_57"/></StgValue>
</operation>

<operation id="3510" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2152 %mul_ln104_57 = mul i22 %sext_ln104_57, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_57"/></StgValue>
</operation>

<operation id="3511" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2211 %add_ln104_66 = add i22 %shl_ln104_65, i22 %mul_ln104_66

]]></Node>
<StgValue><ssdm name="add_ln104_66"/></StgValue>
</operation>

<operation id="3512" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2214 %tmp_333 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_66, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="3513" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2215 %shl_ln104_66 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_333, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_66"/></StgValue>
</operation>

<operation id="3514" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2216 %mul_ln104_67 = mul i22 %sext_ln104_67, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_67"/></StgValue>
</operation>

<operation id="3515" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2217 %add_ln104_67 = add i22 %shl_ln104_66, i22 %mul_ln104_67

]]></Node>
<StgValue><ssdm name="add_ln104_67"/></StgValue>
</operation>

<operation id="3516" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2222 %mul_ln104_68 = mul i22 %sext_ln104_68, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_68"/></StgValue>
</operation>

<operation id="3517" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="22" op_0_bw="16">
<![CDATA[
entry:2225 %sext_ln104_69 = sext i16 %W3_load_69

]]></Node>
<StgValue><ssdm name="sext_ln104_69"/></StgValue>
</operation>

<operation id="3518" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2228 %mul_ln104_69 = mul i22 %sext_ln104_69, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_69"/></StgValue>
</operation>

<operation id="3519" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2287 %add_ln104_78 = add i22 %shl_ln104_77, i22 %mul_ln104_78

]]></Node>
<StgValue><ssdm name="add_ln104_78"/></StgValue>
</operation>

<operation id="3520" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2290 %tmp_344 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_78, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="3521" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2291 %shl_ln104_78 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_344, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_78"/></StgValue>
</operation>

<operation id="3522" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2292 %mul_ln104_79 = mul i22 %sext_ln104_79, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_79"/></StgValue>
</operation>

<operation id="3523" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2293 %add_ln104_79 = add i22 %shl_ln104_78, i22 %mul_ln104_79

]]></Node>
<StgValue><ssdm name="add_ln104_79"/></StgValue>
</operation>

<operation id="3524" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2298 %mul_ln104_80 = mul i22 %sext_ln104_80, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_80"/></StgValue>
</operation>

<operation id="3525" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="22" op_0_bw="16">
<![CDATA[
entry:2301 %sext_ln104_81 = sext i16 %W3_load_81

]]></Node>
<StgValue><ssdm name="sext_ln104_81"/></StgValue>
</operation>

<operation id="3526" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2304 %mul_ln104_81 = mul i22 %sext_ln104_81, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_81"/></StgValue>
</operation>

<operation id="3527" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="16" op_0_bw="7">
<![CDATA[
entry:2306 %W3_load_82 = load i7 %W3_addr_82

]]></Node>
<StgValue><ssdm name="W3_load_82"/></StgValue>
</operation>

<operation id="3528" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2363 %add_ln104_90 = add i22 %shl_ln104_89, i22 %mul_ln104_90

]]></Node>
<StgValue><ssdm name="add_ln104_90"/></StgValue>
</operation>

<operation id="3529" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2366 %tmp_355 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_90, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="3530" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2367 %shl_ln104_90 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_355, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_90"/></StgValue>
</operation>

<operation id="3531" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2368 %mul_ln104_91 = mul i22 %sext_ln104_91, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_91"/></StgValue>
</operation>

<operation id="3532" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2369 %add_ln104_91 = add i22 %shl_ln104_90, i22 %mul_ln104_91

]]></Node>
<StgValue><ssdm name="add_ln104_91"/></StgValue>
</operation>

<operation id="3533" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2374 %mul_ln104_92 = mul i22 %sext_ln104_92, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_92"/></StgValue>
</operation>

<operation id="3534" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="22" op_0_bw="16">
<![CDATA[
entry:2377 %sext_ln104_93 = sext i16 %W3_load_93

]]></Node>
<StgValue><ssdm name="sext_ln104_93"/></StgValue>
</operation>

<operation id="3535" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2380 %mul_ln104_93 = mul i22 %sext_ln104_93, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_93"/></StgValue>
</operation>

<operation id="3536" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="16" op_0_bw="7">
<![CDATA[
entry:2382 %W3_load_94 = load i7 %W3_addr_94

]]></Node>
<StgValue><ssdm name="W3_load_94"/></StgValue>
</operation>

<operation id="3537" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2439 %add_ln104_102 = add i22 %shl_ln104_101, i22 %mul_ln104_102

]]></Node>
<StgValue><ssdm name="add_ln104_102"/></StgValue>
</operation>

<operation id="3538" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2442 %tmp_366 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_102, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="3539" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2443 %shl_ln104_102 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_366, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_102"/></StgValue>
</operation>

<operation id="3540" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2444 %mul_ln104_103 = mul i22 %sext_ln104_103, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_103"/></StgValue>
</operation>

<operation id="3541" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2445 %add_ln104_103 = add i22 %shl_ln104_102, i22 %mul_ln104_103

]]></Node>
<StgValue><ssdm name="add_ln104_103"/></StgValue>
</operation>

<operation id="3542" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2450 %mul_ln104_104 = mul i22 %sext_ln104_104, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_104"/></StgValue>
</operation>

<operation id="3543" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="22" op_0_bw="16">
<![CDATA[
entry:2453 %sext_ln104_105 = sext i16 %W3_load_105

]]></Node>
<StgValue><ssdm name="sext_ln104_105"/></StgValue>
</operation>

<operation id="3544" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2456 %mul_ln104_105 = mul i22 %sext_ln104_105, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_105"/></StgValue>
</operation>

<operation id="3545" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="16" op_0_bw="7">
<![CDATA[
entry:2458 %W3_load_106 = load i7 %W3_addr_106

]]></Node>
<StgValue><ssdm name="W3_load_106"/></StgValue>
</operation>

<operation id="3546" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2515 %add_ln104_114 = add i22 %shl_ln104_113, i22 %mul_ln104_114

]]></Node>
<StgValue><ssdm name="add_ln104_114"/></StgValue>
</operation>

<operation id="3547" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2518 %tmp_377 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_114, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="3548" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2519 %shl_ln104_114 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_377, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_114"/></StgValue>
</operation>

<operation id="3549" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2520 %mul_ln104_115 = mul i22 %sext_ln104_115, i22 %zext_ln104_7

]]></Node>
<StgValue><ssdm name="mul_ln104_115"/></StgValue>
</operation>

<operation id="3550" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2521 %add_ln104_115 = add i22 %shl_ln104_114, i22 %mul_ln104_115

]]></Node>
<StgValue><ssdm name="add_ln104_115"/></StgValue>
</operation>

<operation id="3551" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2526 %mul_ln104_116 = mul i22 %sext_ln104_116, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_116"/></StgValue>
</operation>

<operation id="3552" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="22" op_0_bw="16">
<![CDATA[
entry:2529 %sext_ln104_117 = sext i16 %W3_load_117

]]></Node>
<StgValue><ssdm name="sext_ln104_117"/></StgValue>
</operation>

<operation id="3553" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2532 %mul_ln104_117 = mul i22 %sext_ln104_117, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_117"/></StgValue>
</operation>

<operation id="3554" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="16" op_0_bw="7">
<![CDATA[
entry:2534 %W3_load_118 = load i7 %W3_addr_118

]]></Node>
<StgValue><ssdm name="W3_load_118"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="3555" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:220 %W3_addr_11 = getelementptr i16 %W3, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="W3_addr_11"/></StgValue>
</operation>

<operation id="3556" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:232 %W3_addr_23 = getelementptr i16 %W3, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="W3_addr_23"/></StgValue>
</operation>

<operation id="3557" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1685 %add_ln93_153 = add i22 %shl_ln93_152, i22 %mul_ln93_153

]]></Node>
<StgValue><ssdm name="add_ln93_153"/></StgValue>
</operation>

<operation id="3558" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1686 %trunc_ln95_s = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_153, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln95_s"/></StgValue>
</operation>

<operation id="3559" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
entry:1687 %tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_153, i32 21

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="3560" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1688 %output_fc2_10 = select i1 %tmp_257, i15 0, i15 %trunc_ln95_s

]]></Node>
<StgValue><ssdm name="output_fc2_10"/></StgValue>
</operation>

<operation id="3561" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1767 %add_ln93_166 = add i22 %shl_ln93_165, i22 %mul_ln93_166

]]></Node>
<StgValue><ssdm name="add_ln93_166"/></StgValue>
</operation>

<operation id="3562" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1770 %tmp_270 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln93_166, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="3563" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1771 %shl_ln93_166 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_270, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln93_166"/></StgValue>
</operation>

<operation id="3564" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1772 %mul_ln93_167 = mul i22 %sext_ln93_167, i22 %zext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln93_167"/></StgValue>
</operation>

<operation id="3565" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1773 %add_ln93_167 = add i22 %shl_ln93_166, i22 %mul_ln93_167

]]></Node>
<StgValue><ssdm name="add_ln93_167"/></StgValue>
</operation>

<operation id="3566" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1833 %add_ln104_7 = add i22 %shl_ln104_7, i22 %mul_ln104_7

]]></Node>
<StgValue><ssdm name="add_ln104_7"/></StgValue>
</operation>

<operation id="3567" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1837 %tmp_279 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_7, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="3568" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1838 %shl_ln104_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_279, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_8"/></StgValue>
</operation>

<operation id="3569" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1839 %mul_ln104_8 = mul i22 %sext_ln104_8, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_8"/></StgValue>
</operation>

<operation id="3570" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1840 %add_ln104_8 = add i22 %shl_ln104_8, i22 %mul_ln104_8

]]></Node>
<StgValue><ssdm name="add_ln104_8"/></StgValue>
</operation>

<operation id="3571" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1846 %mul_ln104_9 = mul i22 %sext_ln104_9, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_9"/></StgValue>
</operation>

<operation id="3572" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="22" op_0_bw="16">
<![CDATA[
entry:1849 %sext_ln104_10 = sext i16 %W3_load_10

]]></Node>
<StgValue><ssdm name="sext_ln104_10"/></StgValue>
</operation>

<operation id="3573" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="22" op_0_bw="15">
<![CDATA[
entry:1850 %zext_ln104_10 = zext i15 %output_fc2_10

]]></Node>
<StgValue><ssdm name="zext_ln104_10"/></StgValue>
</operation>

<operation id="3574" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1853 %mul_ln104_10 = mul i22 %sext_ln104_10, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_10"/></StgValue>
</operation>

<operation id="3575" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="16" op_0_bw="7">
<![CDATA[
entry:1855 %W3_load_11 = load i7 %W3_addr_11

]]></Node>
<StgValue><ssdm name="W3_load_11"/></StgValue>
</operation>

<operation id="3576" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1913 %add_ln104_19 = add i22 %shl_ln104_18, i22 %mul_ln104_19

]]></Node>
<StgValue><ssdm name="add_ln104_19"/></StgValue>
</operation>

<operation id="3577" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1916 %tmp_290 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_19, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="3578" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1917 %shl_ln104_19 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_290, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_19"/></StgValue>
</operation>

<operation id="3579" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1918 %mul_ln104_20 = mul i22 %sext_ln104_20, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_20"/></StgValue>
</operation>

<operation id="3580" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1919 %add_ln104_20 = add i22 %shl_ln104_19, i22 %mul_ln104_20

]]></Node>
<StgValue><ssdm name="add_ln104_20"/></StgValue>
</operation>

<operation id="3581" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1924 %mul_ln104_21 = mul i22 %sext_ln104_21, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_21"/></StgValue>
</operation>

<operation id="3582" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="22" op_0_bw="16">
<![CDATA[
entry:1927 %sext_ln104_22 = sext i16 %W3_load_22

]]></Node>
<StgValue><ssdm name="sext_ln104_22"/></StgValue>
</operation>

<operation id="3583" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1930 %mul_ln104_22 = mul i22 %sext_ln104_22, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_22"/></StgValue>
</operation>

<operation id="3584" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="16" op_0_bw="7">
<![CDATA[
entry:1932 %W3_load_23 = load i7 %W3_addr_23

]]></Node>
<StgValue><ssdm name="W3_load_23"/></StgValue>
</operation>

<operation id="3585" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1989 %add_ln104_31 = add i22 %shl_ln104_30, i22 %mul_ln104_31

]]></Node>
<StgValue><ssdm name="add_ln104_31"/></StgValue>
</operation>

<operation id="3586" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1992 %tmp_301 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_31, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="3587" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1993 %shl_ln104_31 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_301, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_31"/></StgValue>
</operation>

<operation id="3588" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1994 %mul_ln104_32 = mul i22 %sext_ln104_32, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_32"/></StgValue>
</operation>

<operation id="3589" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1995 %add_ln104_32 = add i22 %shl_ln104_31, i22 %mul_ln104_32

]]></Node>
<StgValue><ssdm name="add_ln104_32"/></StgValue>
</operation>

<operation id="3590" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2000 %mul_ln104_33 = mul i22 %sext_ln104_33, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_33"/></StgValue>
</operation>

<operation id="3591" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="22" op_0_bw="16">
<![CDATA[
entry:2003 %sext_ln104_34 = sext i16 %W3_load_34

]]></Node>
<StgValue><ssdm name="sext_ln104_34"/></StgValue>
</operation>

<operation id="3592" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2006 %mul_ln104_34 = mul i22 %sext_ln104_34, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_34"/></StgValue>
</operation>

<operation id="3593" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2065 %add_ln104_43 = add i22 %shl_ln104_42, i22 %mul_ln104_43

]]></Node>
<StgValue><ssdm name="add_ln104_43"/></StgValue>
</operation>

<operation id="3594" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2068 %tmp_312 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_43, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="3595" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2069 %shl_ln104_43 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_312, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_43"/></StgValue>
</operation>

<operation id="3596" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2070 %mul_ln104_44 = mul i22 %sext_ln104_44, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_44"/></StgValue>
</operation>

<operation id="3597" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2071 %add_ln104_44 = add i22 %shl_ln104_43, i22 %mul_ln104_44

]]></Node>
<StgValue><ssdm name="add_ln104_44"/></StgValue>
</operation>

<operation id="3598" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2076 %mul_ln104_45 = mul i22 %sext_ln104_45, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_45"/></StgValue>
</operation>

<operation id="3599" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="22" op_0_bw="16">
<![CDATA[
entry:2079 %sext_ln104_46 = sext i16 %W3_load_46

]]></Node>
<StgValue><ssdm name="sext_ln104_46"/></StgValue>
</operation>

<operation id="3600" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2082 %mul_ln104_46 = mul i22 %sext_ln104_46, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_46"/></StgValue>
</operation>

<operation id="3601" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2141 %add_ln104_55 = add i22 %shl_ln104_54, i22 %mul_ln104_55

]]></Node>
<StgValue><ssdm name="add_ln104_55"/></StgValue>
</operation>

<operation id="3602" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2144 %tmp_323 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_55, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="3603" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2145 %shl_ln104_55 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_323, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_55"/></StgValue>
</operation>

<operation id="3604" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2146 %mul_ln104_56 = mul i22 %sext_ln104_56, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_56"/></StgValue>
</operation>

<operation id="3605" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2147 %add_ln104_56 = add i22 %shl_ln104_55, i22 %mul_ln104_56

]]></Node>
<StgValue><ssdm name="add_ln104_56"/></StgValue>
</operation>

<operation id="3606" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2152 %mul_ln104_57 = mul i22 %sext_ln104_57, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_57"/></StgValue>
</operation>

<operation id="3607" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="22" op_0_bw="16">
<![CDATA[
entry:2155 %sext_ln104_58 = sext i16 %W3_load_58

]]></Node>
<StgValue><ssdm name="sext_ln104_58"/></StgValue>
</operation>

<operation id="3608" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2158 %mul_ln104_58 = mul i22 %sext_ln104_58, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_58"/></StgValue>
</operation>

<operation id="3609" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2217 %add_ln104_67 = add i22 %shl_ln104_66, i22 %mul_ln104_67

]]></Node>
<StgValue><ssdm name="add_ln104_67"/></StgValue>
</operation>

<operation id="3610" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2220 %tmp_334 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_67, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="3611" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2221 %shl_ln104_67 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_334, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_67"/></StgValue>
</operation>

<operation id="3612" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2222 %mul_ln104_68 = mul i22 %sext_ln104_68, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_68"/></StgValue>
</operation>

<operation id="3613" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2223 %add_ln104_68 = add i22 %shl_ln104_67, i22 %mul_ln104_68

]]></Node>
<StgValue><ssdm name="add_ln104_68"/></StgValue>
</operation>

<operation id="3614" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2228 %mul_ln104_69 = mul i22 %sext_ln104_69, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_69"/></StgValue>
</operation>

<operation id="3615" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="22" op_0_bw="16">
<![CDATA[
entry:2231 %sext_ln104_70 = sext i16 %W3_load_70

]]></Node>
<StgValue><ssdm name="sext_ln104_70"/></StgValue>
</operation>

<operation id="3616" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2234 %mul_ln104_70 = mul i22 %sext_ln104_70, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_70"/></StgValue>
</operation>

<operation id="3617" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2293 %add_ln104_79 = add i22 %shl_ln104_78, i22 %mul_ln104_79

]]></Node>
<StgValue><ssdm name="add_ln104_79"/></StgValue>
</operation>

<operation id="3618" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2296 %tmp_345 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_79, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="3619" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2297 %shl_ln104_79 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_345, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_79"/></StgValue>
</operation>

<operation id="3620" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2298 %mul_ln104_80 = mul i22 %sext_ln104_80, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_80"/></StgValue>
</operation>

<operation id="3621" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2299 %add_ln104_80 = add i22 %shl_ln104_79, i22 %mul_ln104_80

]]></Node>
<StgValue><ssdm name="add_ln104_80"/></StgValue>
</operation>

<operation id="3622" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2304 %mul_ln104_81 = mul i22 %sext_ln104_81, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_81"/></StgValue>
</operation>

<operation id="3623" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="22" op_0_bw="16">
<![CDATA[
entry:2307 %sext_ln104_82 = sext i16 %W3_load_82

]]></Node>
<StgValue><ssdm name="sext_ln104_82"/></StgValue>
</operation>

<operation id="3624" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2310 %mul_ln104_82 = mul i22 %sext_ln104_82, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_82"/></StgValue>
</operation>

<operation id="3625" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2369 %add_ln104_91 = add i22 %shl_ln104_90, i22 %mul_ln104_91

]]></Node>
<StgValue><ssdm name="add_ln104_91"/></StgValue>
</operation>

<operation id="3626" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2372 %tmp_356 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_91, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="3627" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2373 %shl_ln104_91 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_356, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_91"/></StgValue>
</operation>

<operation id="3628" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2374 %mul_ln104_92 = mul i22 %sext_ln104_92, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_92"/></StgValue>
</operation>

<operation id="3629" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2375 %add_ln104_92 = add i22 %shl_ln104_91, i22 %mul_ln104_92

]]></Node>
<StgValue><ssdm name="add_ln104_92"/></StgValue>
</operation>

<operation id="3630" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2380 %mul_ln104_93 = mul i22 %sext_ln104_93, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_93"/></StgValue>
</operation>

<operation id="3631" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="22" op_0_bw="16">
<![CDATA[
entry:2383 %sext_ln104_94 = sext i16 %W3_load_94

]]></Node>
<StgValue><ssdm name="sext_ln104_94"/></StgValue>
</operation>

<operation id="3632" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2386 %mul_ln104_94 = mul i22 %sext_ln104_94, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_94"/></StgValue>
</operation>

<operation id="3633" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2445 %add_ln104_103 = add i22 %shl_ln104_102, i22 %mul_ln104_103

]]></Node>
<StgValue><ssdm name="add_ln104_103"/></StgValue>
</operation>

<operation id="3634" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2448 %tmp_367 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_103, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="3635" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2449 %shl_ln104_103 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_367, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_103"/></StgValue>
</operation>

<operation id="3636" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2450 %mul_ln104_104 = mul i22 %sext_ln104_104, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_104"/></StgValue>
</operation>

<operation id="3637" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2451 %add_ln104_104 = add i22 %shl_ln104_103, i22 %mul_ln104_104

]]></Node>
<StgValue><ssdm name="add_ln104_104"/></StgValue>
</operation>

<operation id="3638" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2456 %mul_ln104_105 = mul i22 %sext_ln104_105, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_105"/></StgValue>
</operation>

<operation id="3639" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="16" op_0_bw="7">
<![CDATA[
entry:2458 %W3_load_106 = load i7 %W3_addr_106

]]></Node>
<StgValue><ssdm name="W3_load_106"/></StgValue>
</operation>

<operation id="3640" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="22" op_0_bw="16">
<![CDATA[
entry:2459 %sext_ln104_106 = sext i16 %W3_load_106

]]></Node>
<StgValue><ssdm name="sext_ln104_106"/></StgValue>
</operation>

<operation id="3641" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2462 %mul_ln104_106 = mul i22 %sext_ln104_106, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_106"/></StgValue>
</operation>

<operation id="3642" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2521 %add_ln104_115 = add i22 %shl_ln104_114, i22 %mul_ln104_115

]]></Node>
<StgValue><ssdm name="add_ln104_115"/></StgValue>
</operation>

<operation id="3643" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2524 %tmp_378 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_115, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="3644" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2525 %shl_ln104_115 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_378, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_115"/></StgValue>
</operation>

<operation id="3645" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2526 %mul_ln104_116 = mul i22 %sext_ln104_116, i22 %zext_ln104_8

]]></Node>
<StgValue><ssdm name="mul_ln104_116"/></StgValue>
</operation>

<operation id="3646" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2527 %add_ln104_116 = add i22 %shl_ln104_115, i22 %mul_ln104_116

]]></Node>
<StgValue><ssdm name="add_ln104_116"/></StgValue>
</operation>

<operation id="3647" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2532 %mul_ln104_117 = mul i22 %sext_ln104_117, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_117"/></StgValue>
</operation>

<operation id="3648" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="16" op_0_bw="7">
<![CDATA[
entry:2534 %W3_load_118 = load i7 %W3_addr_118

]]></Node>
<StgValue><ssdm name="W3_load_118"/></StgValue>
</operation>

<operation id="3649" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="22" op_0_bw="16">
<![CDATA[
entry:2535 %sext_ln104_118 = sext i16 %W3_load_118

]]></Node>
<StgValue><ssdm name="sext_ln104_118"/></StgValue>
</operation>

<operation id="3650" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2538 %mul_ln104_118 = mul i22 %sext_ln104_118, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_118"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="3651" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:244 %W3_addr_35 = getelementptr i16 %W3, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="W3_addr_35"/></StgValue>
</operation>

<operation id="3652" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:256 %W3_addr_47 = getelementptr i16 %W3, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="W3_addr_47"/></StgValue>
</operation>

<operation id="3653" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1773 %add_ln93_167 = add i22 %shl_ln93_166, i22 %mul_ln93_167

]]></Node>
<StgValue><ssdm name="add_ln93_167"/></StgValue>
</operation>

<operation id="3654" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1774 %trunc_ln95_10 = partselect i15 @_ssdm_op_PartSelect.i15.i22.i32.i32, i22 %add_ln93_167, i32 6, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln95_10"/></StgValue>
</operation>

<operation id="3655" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
entry:1775 %tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %add_ln93_167, i32 21

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="3656" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1776 %output_fc2_11 = select i1 %tmp_271, i15 0, i15 %trunc_ln95_10

]]></Node>
<StgValue><ssdm name="output_fc2_11"/></StgValue>
</operation>

<operation id="3657" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1840 %add_ln104_8 = add i22 %shl_ln104_8, i22 %mul_ln104_8

]]></Node>
<StgValue><ssdm name="add_ln104_8"/></StgValue>
</operation>

<operation id="3658" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1844 %tmp_280 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_8, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="3659" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1845 %shl_ln104_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_280, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_9"/></StgValue>
</operation>

<operation id="3660" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1846 %mul_ln104_9 = mul i22 %sext_ln104_9, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_9"/></StgValue>
</operation>

<operation id="3661" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1847 %add_ln104_9 = add i22 %shl_ln104_9, i22 %mul_ln104_9

]]></Node>
<StgValue><ssdm name="add_ln104_9"/></StgValue>
</operation>

<operation id="3662" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1853 %mul_ln104_10 = mul i22 %sext_ln104_10, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_10"/></StgValue>
</operation>

<operation id="3663" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="16" op_0_bw="7">
<![CDATA[
entry:1855 %W3_load_11 = load i7 %W3_addr_11

]]></Node>
<StgValue><ssdm name="W3_load_11"/></StgValue>
</operation>

<operation id="3664" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="22" op_0_bw="15">
<![CDATA[
entry:1856 %zext_ln104_11 = zext i15 %output_fc2_11

]]></Node>
<StgValue><ssdm name="zext_ln104_11"/></StgValue>
</operation>

<operation id="3665" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="22" op_0_bw="16">
<![CDATA[
entry:1857 %sext_ln104_11 = sext i16 %W3_load_11

]]></Node>
<StgValue><ssdm name="sext_ln104_11"/></StgValue>
</operation>

<operation id="3666" st_id="109" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1860 %mul_ln104_11 = mul i22 %zext_ln104_11, i22 %sext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_11"/></StgValue>
</operation>

<operation id="3667" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1919 %add_ln104_20 = add i22 %shl_ln104_19, i22 %mul_ln104_20

]]></Node>
<StgValue><ssdm name="add_ln104_20"/></StgValue>
</operation>

<operation id="3668" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1922 %tmp_291 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_20, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="3669" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1923 %shl_ln104_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_291, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_20"/></StgValue>
</operation>

<operation id="3670" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1924 %mul_ln104_21 = mul i22 %sext_ln104_21, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_21"/></StgValue>
</operation>

<operation id="3671" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1925 %add_ln104_21 = add i22 %shl_ln104_20, i22 %mul_ln104_21

]]></Node>
<StgValue><ssdm name="add_ln104_21"/></StgValue>
</operation>

<operation id="3672" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1930 %mul_ln104_22 = mul i22 %sext_ln104_22, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_22"/></StgValue>
</operation>

<operation id="3673" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="16" op_0_bw="7">
<![CDATA[
entry:1932 %W3_load_23 = load i7 %W3_addr_23

]]></Node>
<StgValue><ssdm name="W3_load_23"/></StgValue>
</operation>

<operation id="3674" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="22" op_0_bw="16">
<![CDATA[
entry:1933 %sext_ln104_23 = sext i16 %W3_load_23

]]></Node>
<StgValue><ssdm name="sext_ln104_23"/></StgValue>
</operation>

<operation id="3675" st_id="109" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1936 %mul_ln104_23 = mul i22 %sext_ln104_23, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_23"/></StgValue>
</operation>

<operation id="3676" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1995 %add_ln104_32 = add i22 %shl_ln104_31, i22 %mul_ln104_32

]]></Node>
<StgValue><ssdm name="add_ln104_32"/></StgValue>
</operation>

<operation id="3677" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1998 %tmp_302 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_32, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="3678" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1999 %shl_ln104_32 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_302, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_32"/></StgValue>
</operation>

<operation id="3679" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2000 %mul_ln104_33 = mul i22 %sext_ln104_33, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_33"/></StgValue>
</operation>

<operation id="3680" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2001 %add_ln104_33 = add i22 %shl_ln104_32, i22 %mul_ln104_33

]]></Node>
<StgValue><ssdm name="add_ln104_33"/></StgValue>
</operation>

<operation id="3681" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2006 %mul_ln104_34 = mul i22 %sext_ln104_34, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_34"/></StgValue>
</operation>

<operation id="3682" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="7">
<![CDATA[
entry:2008 %W3_load_35 = load i7 %W3_addr_35

]]></Node>
<StgValue><ssdm name="W3_load_35"/></StgValue>
</operation>

<operation id="3683" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2071 %add_ln104_44 = add i22 %shl_ln104_43, i22 %mul_ln104_44

]]></Node>
<StgValue><ssdm name="add_ln104_44"/></StgValue>
</operation>

<operation id="3684" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2074 %tmp_313 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_44, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="3685" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2075 %shl_ln104_44 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_313, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_44"/></StgValue>
</operation>

<operation id="3686" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2076 %mul_ln104_45 = mul i22 %sext_ln104_45, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_45"/></StgValue>
</operation>

<operation id="3687" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2077 %add_ln104_45 = add i22 %shl_ln104_44, i22 %mul_ln104_45

]]></Node>
<StgValue><ssdm name="add_ln104_45"/></StgValue>
</operation>

<operation id="3688" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2082 %mul_ln104_46 = mul i22 %sext_ln104_46, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_46"/></StgValue>
</operation>

<operation id="3689" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="16" op_0_bw="7">
<![CDATA[
entry:2084 %W3_load_47 = load i7 %W3_addr_47

]]></Node>
<StgValue><ssdm name="W3_load_47"/></StgValue>
</operation>

<operation id="3690" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2147 %add_ln104_56 = add i22 %shl_ln104_55, i22 %mul_ln104_56

]]></Node>
<StgValue><ssdm name="add_ln104_56"/></StgValue>
</operation>

<operation id="3691" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2150 %tmp_324 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_56, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="3692" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2151 %shl_ln104_56 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_324, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_56"/></StgValue>
</operation>

<operation id="3693" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2152 %mul_ln104_57 = mul i22 %sext_ln104_57, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_57"/></StgValue>
</operation>

<operation id="3694" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2153 %add_ln104_57 = add i22 %shl_ln104_56, i22 %mul_ln104_57

]]></Node>
<StgValue><ssdm name="add_ln104_57"/></StgValue>
</operation>

<operation id="3695" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2158 %mul_ln104_58 = mul i22 %sext_ln104_58, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_58"/></StgValue>
</operation>

<operation id="3696" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2223 %add_ln104_68 = add i22 %shl_ln104_67, i22 %mul_ln104_68

]]></Node>
<StgValue><ssdm name="add_ln104_68"/></StgValue>
</operation>

<operation id="3697" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2226 %tmp_335 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_68, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="3698" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2227 %shl_ln104_68 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_335, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_68"/></StgValue>
</operation>

<operation id="3699" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2228 %mul_ln104_69 = mul i22 %sext_ln104_69, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_69"/></StgValue>
</operation>

<operation id="3700" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2229 %add_ln104_69 = add i22 %shl_ln104_68, i22 %mul_ln104_69

]]></Node>
<StgValue><ssdm name="add_ln104_69"/></StgValue>
</operation>

<operation id="3701" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2234 %mul_ln104_70 = mul i22 %sext_ln104_70, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_70"/></StgValue>
</operation>

<operation id="3702" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2299 %add_ln104_80 = add i22 %shl_ln104_79, i22 %mul_ln104_80

]]></Node>
<StgValue><ssdm name="add_ln104_80"/></StgValue>
</operation>

<operation id="3703" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2302 %tmp_346 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_80, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="3704" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2303 %shl_ln104_80 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_346, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_80"/></StgValue>
</operation>

<operation id="3705" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2304 %mul_ln104_81 = mul i22 %sext_ln104_81, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_81"/></StgValue>
</operation>

<operation id="3706" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2305 %add_ln104_81 = add i22 %shl_ln104_80, i22 %mul_ln104_81

]]></Node>
<StgValue><ssdm name="add_ln104_81"/></StgValue>
</operation>

<operation id="3707" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2310 %mul_ln104_82 = mul i22 %sext_ln104_82, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_82"/></StgValue>
</operation>

<operation id="3708" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2375 %add_ln104_92 = add i22 %shl_ln104_91, i22 %mul_ln104_92

]]></Node>
<StgValue><ssdm name="add_ln104_92"/></StgValue>
</operation>

<operation id="3709" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2378 %tmp_357 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_92, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="3710" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2379 %shl_ln104_92 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_357, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_92"/></StgValue>
</operation>

<operation id="3711" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2380 %mul_ln104_93 = mul i22 %sext_ln104_93, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_93"/></StgValue>
</operation>

<operation id="3712" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2381 %add_ln104_93 = add i22 %shl_ln104_92, i22 %mul_ln104_93

]]></Node>
<StgValue><ssdm name="add_ln104_93"/></StgValue>
</operation>

<operation id="3713" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2386 %mul_ln104_94 = mul i22 %sext_ln104_94, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_94"/></StgValue>
</operation>

<operation id="3714" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2451 %add_ln104_104 = add i22 %shl_ln104_103, i22 %mul_ln104_104

]]></Node>
<StgValue><ssdm name="add_ln104_104"/></StgValue>
</operation>

<operation id="3715" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2454 %tmp_368 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_104, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="3716" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2455 %shl_ln104_104 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_368, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_104"/></StgValue>
</operation>

<operation id="3717" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2456 %mul_ln104_105 = mul i22 %sext_ln104_105, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_105"/></StgValue>
</operation>

<operation id="3718" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2457 %add_ln104_105 = add i22 %shl_ln104_104, i22 %mul_ln104_105

]]></Node>
<StgValue><ssdm name="add_ln104_105"/></StgValue>
</operation>

<operation id="3719" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2462 %mul_ln104_106 = mul i22 %sext_ln104_106, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_106"/></StgValue>
</operation>

<operation id="3720" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2527 %add_ln104_116 = add i22 %shl_ln104_115, i22 %mul_ln104_116

]]></Node>
<StgValue><ssdm name="add_ln104_116"/></StgValue>
</operation>

<operation id="3721" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2530 %tmp_379 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_116, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="3722" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2531 %shl_ln104_116 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_379, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_116"/></StgValue>
</operation>

<operation id="3723" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2532 %mul_ln104_117 = mul i22 %sext_ln104_117, i22 %zext_ln104_9

]]></Node>
<StgValue><ssdm name="mul_ln104_117"/></StgValue>
</operation>

<operation id="3724" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2533 %add_ln104_117 = add i22 %shl_ln104_116, i22 %mul_ln104_117

]]></Node>
<StgValue><ssdm name="add_ln104_117"/></StgValue>
</operation>

<operation id="3725" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2538 %mul_ln104_118 = mul i22 %sext_ln104_118, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_118"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="3726" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:268 %W3_addr_59 = getelementptr i16 %W3, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="W3_addr_59"/></StgValue>
</operation>

<operation id="3727" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:280 %W3_addr_71 = getelementptr i16 %W3, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="W3_addr_71"/></StgValue>
</operation>

<operation id="3728" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1847 %add_ln104_9 = add i22 %shl_ln104_9, i22 %mul_ln104_9

]]></Node>
<StgValue><ssdm name="add_ln104_9"/></StgValue>
</operation>

<operation id="3729" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1851 %tmp_281 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_9, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="3730" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1852 %shl_ln104_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_281, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_s"/></StgValue>
</operation>

<operation id="3731" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1853 %mul_ln104_10 = mul i22 %sext_ln104_10, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_10"/></StgValue>
</operation>

<operation id="3732" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1854 %add_ln104_10 = add i22 %shl_ln104_s, i22 %mul_ln104_10

]]></Node>
<StgValue><ssdm name="add_ln104_10"/></StgValue>
</operation>

<operation id="3733" st_id="110" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1860 %mul_ln104_11 = mul i22 %zext_ln104_11, i22 %sext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_11"/></StgValue>
</operation>

<operation id="3734" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1925 %add_ln104_21 = add i22 %shl_ln104_20, i22 %mul_ln104_21

]]></Node>
<StgValue><ssdm name="add_ln104_21"/></StgValue>
</operation>

<operation id="3735" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1928 %tmp_292 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_21, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="3736" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1929 %shl_ln104_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_292, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_21"/></StgValue>
</operation>

<operation id="3737" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1930 %mul_ln104_22 = mul i22 %sext_ln104_22, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_22"/></StgValue>
</operation>

<operation id="3738" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1931 %add_ln104_22 = add i22 %shl_ln104_21, i22 %mul_ln104_22

]]></Node>
<StgValue><ssdm name="add_ln104_22"/></StgValue>
</operation>

<operation id="3739" st_id="110" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1936 %mul_ln104_23 = mul i22 %sext_ln104_23, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_23"/></StgValue>
</operation>

<operation id="3740" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2001 %add_ln104_33 = add i22 %shl_ln104_32, i22 %mul_ln104_33

]]></Node>
<StgValue><ssdm name="add_ln104_33"/></StgValue>
</operation>

<operation id="3741" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2004 %tmp_303 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_33, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="3742" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2005 %shl_ln104_33 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_303, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_33"/></StgValue>
</operation>

<operation id="3743" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2006 %mul_ln104_34 = mul i22 %sext_ln104_34, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_34"/></StgValue>
</operation>

<operation id="3744" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2007 %add_ln104_34 = add i22 %shl_ln104_33, i22 %mul_ln104_34

]]></Node>
<StgValue><ssdm name="add_ln104_34"/></StgValue>
</operation>

<operation id="3745" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="7">
<![CDATA[
entry:2008 %W3_load_35 = load i7 %W3_addr_35

]]></Node>
<StgValue><ssdm name="W3_load_35"/></StgValue>
</operation>

<operation id="3746" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="22" op_0_bw="16">
<![CDATA[
entry:2009 %sext_ln104_35 = sext i16 %W3_load_35

]]></Node>
<StgValue><ssdm name="sext_ln104_35"/></StgValue>
</operation>

<operation id="3747" st_id="110" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2012 %mul_ln104_35 = mul i22 %sext_ln104_35, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_35"/></StgValue>
</operation>

<operation id="3748" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2077 %add_ln104_45 = add i22 %shl_ln104_44, i22 %mul_ln104_45

]]></Node>
<StgValue><ssdm name="add_ln104_45"/></StgValue>
</operation>

<operation id="3749" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2080 %tmp_314 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_45, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="3750" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2081 %shl_ln104_45 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_314, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_45"/></StgValue>
</operation>

<operation id="3751" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2082 %mul_ln104_46 = mul i22 %sext_ln104_46, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_46"/></StgValue>
</operation>

<operation id="3752" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2083 %add_ln104_46 = add i22 %shl_ln104_45, i22 %mul_ln104_46

]]></Node>
<StgValue><ssdm name="add_ln104_46"/></StgValue>
</operation>

<operation id="3753" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="16" op_0_bw="7">
<![CDATA[
entry:2084 %W3_load_47 = load i7 %W3_addr_47

]]></Node>
<StgValue><ssdm name="W3_load_47"/></StgValue>
</operation>

<operation id="3754" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="22" op_0_bw="16">
<![CDATA[
entry:2085 %sext_ln104_47 = sext i16 %W3_load_47

]]></Node>
<StgValue><ssdm name="sext_ln104_47"/></StgValue>
</operation>

<operation id="3755" st_id="110" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2088 %mul_ln104_47 = mul i22 %sext_ln104_47, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_47"/></StgValue>
</operation>

<operation id="3756" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2153 %add_ln104_57 = add i22 %shl_ln104_56, i22 %mul_ln104_57

]]></Node>
<StgValue><ssdm name="add_ln104_57"/></StgValue>
</operation>

<operation id="3757" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2156 %tmp_325 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_57, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="3758" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2157 %shl_ln104_57 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_325, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_57"/></StgValue>
</operation>

<operation id="3759" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2158 %mul_ln104_58 = mul i22 %sext_ln104_58, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_58"/></StgValue>
</operation>

<operation id="3760" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2159 %add_ln104_58 = add i22 %shl_ln104_57, i22 %mul_ln104_58

]]></Node>
<StgValue><ssdm name="add_ln104_58"/></StgValue>
</operation>

<operation id="3761" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="7">
<![CDATA[
entry:2160 %W3_load_59 = load i7 %W3_addr_59

]]></Node>
<StgValue><ssdm name="W3_load_59"/></StgValue>
</operation>

<operation id="3762" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2229 %add_ln104_69 = add i22 %shl_ln104_68, i22 %mul_ln104_69

]]></Node>
<StgValue><ssdm name="add_ln104_69"/></StgValue>
</operation>

<operation id="3763" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2232 %tmp_336 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_69, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="3764" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2233 %shl_ln104_69 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_336, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_69"/></StgValue>
</operation>

<operation id="3765" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2234 %mul_ln104_70 = mul i22 %sext_ln104_70, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_70"/></StgValue>
</operation>

<operation id="3766" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2235 %add_ln104_70 = add i22 %shl_ln104_69, i22 %mul_ln104_70

]]></Node>
<StgValue><ssdm name="add_ln104_70"/></StgValue>
</operation>

<operation id="3767" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="16" op_0_bw="7">
<![CDATA[
entry:2236 %W3_load_71 = load i7 %W3_addr_71

]]></Node>
<StgValue><ssdm name="W3_load_71"/></StgValue>
</operation>

<operation id="3768" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2305 %add_ln104_81 = add i22 %shl_ln104_80, i22 %mul_ln104_81

]]></Node>
<StgValue><ssdm name="add_ln104_81"/></StgValue>
</operation>

<operation id="3769" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2308 %tmp_347 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_81, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="3770" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2309 %shl_ln104_81 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_347, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_81"/></StgValue>
</operation>

<operation id="3771" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2310 %mul_ln104_82 = mul i22 %sext_ln104_82, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_82"/></StgValue>
</operation>

<operation id="3772" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2311 %add_ln104_82 = add i22 %shl_ln104_81, i22 %mul_ln104_82

]]></Node>
<StgValue><ssdm name="add_ln104_82"/></StgValue>
</operation>

<operation id="3773" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2381 %add_ln104_93 = add i22 %shl_ln104_92, i22 %mul_ln104_93

]]></Node>
<StgValue><ssdm name="add_ln104_93"/></StgValue>
</operation>

<operation id="3774" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2384 %tmp_358 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_93, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="3775" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2385 %shl_ln104_93 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_358, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_93"/></StgValue>
</operation>

<operation id="3776" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2386 %mul_ln104_94 = mul i22 %sext_ln104_94, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_94"/></StgValue>
</operation>

<operation id="3777" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2387 %add_ln104_94 = add i22 %shl_ln104_93, i22 %mul_ln104_94

]]></Node>
<StgValue><ssdm name="add_ln104_94"/></StgValue>
</operation>

<operation id="3778" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2457 %add_ln104_105 = add i22 %shl_ln104_104, i22 %mul_ln104_105

]]></Node>
<StgValue><ssdm name="add_ln104_105"/></StgValue>
</operation>

<operation id="3779" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2460 %tmp_369 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_105, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="3780" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2461 %shl_ln104_105 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_369, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_105"/></StgValue>
</operation>

<operation id="3781" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2462 %mul_ln104_106 = mul i22 %sext_ln104_106, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_106"/></StgValue>
</operation>

<operation id="3782" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2463 %add_ln104_106 = add i22 %shl_ln104_105, i22 %mul_ln104_106

]]></Node>
<StgValue><ssdm name="add_ln104_106"/></StgValue>
</operation>

<operation id="3783" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2533 %add_ln104_117 = add i22 %shl_ln104_116, i22 %mul_ln104_117

]]></Node>
<StgValue><ssdm name="add_ln104_117"/></StgValue>
</operation>

<operation id="3784" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2536 %tmp_380 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_117, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="3785" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2537 %shl_ln104_117 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_380, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_117"/></StgValue>
</operation>

<operation id="3786" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2538 %mul_ln104_118 = mul i22 %sext_ln104_118, i22 %zext_ln104_10

]]></Node>
<StgValue><ssdm name="mul_ln104_118"/></StgValue>
</operation>

<operation id="3787" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2539 %add_ln104_118 = add i22 %shl_ln104_117, i22 %mul_ln104_118

]]></Node>
<StgValue><ssdm name="add_ln104_118"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="3788" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:292 %W3_addr_83 = getelementptr i16 %W3, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="W3_addr_83"/></StgValue>
</operation>

<operation id="3789" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:304 %W3_addr_95 = getelementptr i16 %W3, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="W3_addr_95"/></StgValue>
</operation>

<operation id="3790" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1854 %add_ln104_10 = add i22 %shl_ln104_s, i22 %mul_ln104_10

]]></Node>
<StgValue><ssdm name="add_ln104_10"/></StgValue>
</operation>

<operation id="3791" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1858 %tmp_282 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_10, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="3792" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1859 %shl_ln104_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_282, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_10"/></StgValue>
</operation>

<operation id="3793" st_id="111" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1860 %mul_ln104_11 = mul i22 %zext_ln104_11, i22 %sext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_11"/></StgValue>
</operation>

<operation id="3794" st_id="111" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1861 %add_ln104_11 = add i22 %shl_ln104_10, i22 %mul_ln104_11

]]></Node>
<StgValue><ssdm name="add_ln104_11"/></StgValue>
</operation>

<operation id="3795" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1931 %add_ln104_22 = add i22 %shl_ln104_21, i22 %mul_ln104_22

]]></Node>
<StgValue><ssdm name="add_ln104_22"/></StgValue>
</operation>

<operation id="3796" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1934 %tmp_293 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_22, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="3797" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1935 %shl_ln104_22 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_293, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_22"/></StgValue>
</operation>

<operation id="3798" st_id="111" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1936 %mul_ln104_23 = mul i22 %sext_ln104_23, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_23"/></StgValue>
</operation>

<operation id="3799" st_id="111" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1937 %add_ln104_23 = add i22 %shl_ln104_22, i22 %mul_ln104_23

]]></Node>
<StgValue><ssdm name="add_ln104_23"/></StgValue>
</operation>

<operation id="3800" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2007 %add_ln104_34 = add i22 %shl_ln104_33, i22 %mul_ln104_34

]]></Node>
<StgValue><ssdm name="add_ln104_34"/></StgValue>
</operation>

<operation id="3801" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2010 %tmp_304 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_34, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="3802" st_id="111" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2012 %mul_ln104_35 = mul i22 %sext_ln104_35, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_35"/></StgValue>
</operation>

<operation id="3803" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2083 %add_ln104_46 = add i22 %shl_ln104_45, i22 %mul_ln104_46

]]></Node>
<StgValue><ssdm name="add_ln104_46"/></StgValue>
</operation>

<operation id="3804" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2086 %tmp_315 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_46, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="3805" st_id="111" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2088 %mul_ln104_47 = mul i22 %sext_ln104_47, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_47"/></StgValue>
</operation>

<operation id="3806" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2159 %add_ln104_58 = add i22 %shl_ln104_57, i22 %mul_ln104_58

]]></Node>
<StgValue><ssdm name="add_ln104_58"/></StgValue>
</operation>

<operation id="3807" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="7">
<![CDATA[
entry:2160 %W3_load_59 = load i7 %W3_addr_59

]]></Node>
<StgValue><ssdm name="W3_load_59"/></StgValue>
</operation>

<operation id="3808" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="22" op_0_bw="16">
<![CDATA[
entry:2161 %sext_ln104_59 = sext i16 %W3_load_59

]]></Node>
<StgValue><ssdm name="sext_ln104_59"/></StgValue>
</operation>

<operation id="3809" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2162 %tmp_326 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_58, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="3810" st_id="111" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2164 %mul_ln104_59 = mul i22 %sext_ln104_59, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_59"/></StgValue>
</operation>

<operation id="3811" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2235 %add_ln104_70 = add i22 %shl_ln104_69, i22 %mul_ln104_70

]]></Node>
<StgValue><ssdm name="add_ln104_70"/></StgValue>
</operation>

<operation id="3812" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="16" op_0_bw="7">
<![CDATA[
entry:2236 %W3_load_71 = load i7 %W3_addr_71

]]></Node>
<StgValue><ssdm name="W3_load_71"/></StgValue>
</operation>

<operation id="3813" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="22" op_0_bw="16">
<![CDATA[
entry:2237 %sext_ln104_71 = sext i16 %W3_load_71

]]></Node>
<StgValue><ssdm name="sext_ln104_71"/></StgValue>
</operation>

<operation id="3814" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2238 %tmp_337 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_70, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="3815" st_id="111" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2240 %mul_ln104_71 = mul i22 %sext_ln104_71, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_71"/></StgValue>
</operation>

<operation id="3816" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2311 %add_ln104_82 = add i22 %shl_ln104_81, i22 %mul_ln104_82

]]></Node>
<StgValue><ssdm name="add_ln104_82"/></StgValue>
</operation>

<operation id="3817" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="16" op_0_bw="7">
<![CDATA[
entry:2312 %W3_load_83 = load i7 %W3_addr_83

]]></Node>
<StgValue><ssdm name="W3_load_83"/></StgValue>
</operation>

<operation id="3818" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2314 %tmp_348 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_82, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="3819" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2387 %add_ln104_94 = add i22 %shl_ln104_93, i22 %mul_ln104_94

]]></Node>
<StgValue><ssdm name="add_ln104_94"/></StgValue>
</operation>

<operation id="3820" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="16" op_0_bw="7">
<![CDATA[
entry:2388 %W3_load_95 = load i7 %W3_addr_95

]]></Node>
<StgValue><ssdm name="W3_load_95"/></StgValue>
</operation>

<operation id="3821" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2390 %tmp_359 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_94, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="3822" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2463 %add_ln104_106 = add i22 %shl_ln104_105, i22 %mul_ln104_106

]]></Node>
<StgValue><ssdm name="add_ln104_106"/></StgValue>
</operation>

<operation id="3823" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2466 %tmp_370 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_106, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="3824" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2539 %add_ln104_118 = add i22 %shl_ln104_117, i22 %mul_ln104_118

]]></Node>
<StgValue><ssdm name="add_ln104_118"/></StgValue>
</operation>

<operation id="3825" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2542 %tmp_381 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_118, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="3826" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:316 %W3_addr_107 = getelementptr i16 %W3, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="W3_addr_107"/></StgValue>
</operation>

<operation id="3827" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:328 %W3_addr_119 = getelementptr i16 %W3, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="W3_addr_119"/></StgValue>
</operation>

<operation id="3828" st_id="112" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1861 %add_ln104_11 = add i22 %shl_ln104_10, i22 %mul_ln104_11

]]></Node>
<StgValue><ssdm name="add_ln104_11"/></StgValue>
</operation>

<operation id="3829" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1862 %trunc_ln9 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_11, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="3830" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1863 %output_fc3_addr = getelementptr i16 %output_fc3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_fc3_addr"/></StgValue>
</operation>

<operation id="3831" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:1864 %store_ln106 = store i16 %trunc_ln9, i4 %output_fc3_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="3832" st_id="112" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1937 %add_ln104_23 = add i22 %shl_ln104_22, i22 %mul_ln104_23

]]></Node>
<StgValue><ssdm name="add_ln104_23"/></StgValue>
</operation>

<operation id="3833" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1938 %trunc_ln104_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_23, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln104_s"/></StgValue>
</operation>

<operation id="3834" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1939 %output_fc3_addr_1 = getelementptr i16 %output_fc3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_fc3_addr_1"/></StgValue>
</operation>

<operation id="3835" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:1940 %store_ln106 = store i16 %trunc_ln104_s, i4 %output_fc3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="3836" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2011 %shl_ln104_34 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_304, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_34"/></StgValue>
</operation>

<operation id="3837" st_id="112" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2012 %mul_ln104_35 = mul i22 %sext_ln104_35, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_35"/></StgValue>
</operation>

<operation id="3838" st_id="112" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2013 %add_ln104_35 = add i22 %shl_ln104_34, i22 %mul_ln104_35

]]></Node>
<StgValue><ssdm name="add_ln104_35"/></StgValue>
</operation>

<operation id="3839" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2087 %shl_ln104_46 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_315, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_46"/></StgValue>
</operation>

<operation id="3840" st_id="112" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2088 %mul_ln104_47 = mul i22 %sext_ln104_47, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_47"/></StgValue>
</operation>

<operation id="3841" st_id="112" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2089 %add_ln104_47 = add i22 %shl_ln104_46, i22 %mul_ln104_47

]]></Node>
<StgValue><ssdm name="add_ln104_47"/></StgValue>
</operation>

<operation id="3842" st_id="112" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2164 %mul_ln104_59 = mul i22 %sext_ln104_59, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_59"/></StgValue>
</operation>

<operation id="3843" st_id="112" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2240 %mul_ln104_71 = mul i22 %sext_ln104_71, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_71"/></StgValue>
</operation>

<operation id="3844" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="16" op_0_bw="7">
<![CDATA[
entry:2312 %W3_load_83 = load i7 %W3_addr_83

]]></Node>
<StgValue><ssdm name="W3_load_83"/></StgValue>
</operation>

<operation id="3845" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="22" op_0_bw="16">
<![CDATA[
entry:2313 %sext_ln104_83 = sext i16 %W3_load_83

]]></Node>
<StgValue><ssdm name="sext_ln104_83"/></StgValue>
</operation>

<operation id="3846" st_id="112" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2316 %mul_ln104_83 = mul i22 %sext_ln104_83, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_83"/></StgValue>
</operation>

<operation id="3847" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="16" op_0_bw="7">
<![CDATA[
entry:2388 %W3_load_95 = load i7 %W3_addr_95

]]></Node>
<StgValue><ssdm name="W3_load_95"/></StgValue>
</operation>

<operation id="3848" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="22" op_0_bw="16">
<![CDATA[
entry:2389 %sext_ln104_95 = sext i16 %W3_load_95

]]></Node>
<StgValue><ssdm name="sext_ln104_95"/></StgValue>
</operation>

<operation id="3849" st_id="112" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2392 %mul_ln104_95 = mul i22 %sext_ln104_95, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_95"/></StgValue>
</operation>

<operation id="3850" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="16" op_0_bw="7">
<![CDATA[
entry:2464 %W3_load_107 = load i7 %W3_addr_107

]]></Node>
<StgValue><ssdm name="W3_load_107"/></StgValue>
</operation>

<operation id="3851" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="16" op_0_bw="7">
<![CDATA[
entry:2540 %W3_load_119 = load i7 %W3_addr_119

]]></Node>
<StgValue><ssdm name="W3_load_119"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="3852" st_id="113" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2013 %add_ln104_35 = add i22 %shl_ln104_34, i22 %mul_ln104_35

]]></Node>
<StgValue><ssdm name="add_ln104_35"/></StgValue>
</operation>

<operation id="3853" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2014 %trunc_ln104_1 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_35, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln104_1"/></StgValue>
</operation>

<operation id="3854" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2015 %output_fc3_addr_2 = getelementptr i16 %output_fc3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_fc3_addr_2"/></StgValue>
</operation>

<operation id="3855" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:2016 %store_ln106 = store i16 %trunc_ln104_1, i4 %output_fc3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="3856" st_id="113" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2089 %add_ln104_47 = add i22 %shl_ln104_46, i22 %mul_ln104_47

]]></Node>
<StgValue><ssdm name="add_ln104_47"/></StgValue>
</operation>

<operation id="3857" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2090 %trunc_ln104_2 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_47, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln104_2"/></StgValue>
</operation>

<operation id="3858" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2091 %output_fc3_addr_3 = getelementptr i16 %output_fc3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_fc3_addr_3"/></StgValue>
</operation>

<operation id="3859" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:2092 %store_ln106 = store i16 %trunc_ln104_2, i4 %output_fc3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="3860" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2163 %shl_ln104_58 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_326, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_58"/></StgValue>
</operation>

<operation id="3861" st_id="113" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2164 %mul_ln104_59 = mul i22 %sext_ln104_59, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_59"/></StgValue>
</operation>

<operation id="3862" st_id="113" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2165 %add_ln104_59 = add i22 %shl_ln104_58, i22 %mul_ln104_59

]]></Node>
<StgValue><ssdm name="add_ln104_59"/></StgValue>
</operation>

<operation id="3863" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2239 %shl_ln104_70 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_337, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_70"/></StgValue>
</operation>

<operation id="3864" st_id="113" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2240 %mul_ln104_71 = mul i22 %sext_ln104_71, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_71"/></StgValue>
</operation>

<operation id="3865" st_id="113" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2241 %add_ln104_71 = add i22 %shl_ln104_70, i22 %mul_ln104_71

]]></Node>
<StgValue><ssdm name="add_ln104_71"/></StgValue>
</operation>

<operation id="3866" st_id="113" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2316 %mul_ln104_83 = mul i22 %sext_ln104_83, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_83"/></StgValue>
</operation>

<operation id="3867" st_id="113" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2392 %mul_ln104_95 = mul i22 %sext_ln104_95, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_95"/></StgValue>
</operation>

<operation id="3868" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="16" op_0_bw="7">
<![CDATA[
entry:2464 %W3_load_107 = load i7 %W3_addr_107

]]></Node>
<StgValue><ssdm name="W3_load_107"/></StgValue>
</operation>

<operation id="3869" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="22" op_0_bw="16">
<![CDATA[
entry:2465 %sext_ln104_107 = sext i16 %W3_load_107

]]></Node>
<StgValue><ssdm name="sext_ln104_107"/></StgValue>
</operation>

<operation id="3870" st_id="113" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2468 %mul_ln104_107 = mul i22 %sext_ln104_107, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_107"/></StgValue>
</operation>

<operation id="3871" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="16" op_0_bw="7">
<![CDATA[
entry:2540 %W3_load_119 = load i7 %W3_addr_119

]]></Node>
<StgValue><ssdm name="W3_load_119"/></StgValue>
</operation>

<operation id="3872" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="22" op_0_bw="16">
<![CDATA[
entry:2541 %sext_ln104_119 = sext i16 %W3_load_119

]]></Node>
<StgValue><ssdm name="sext_ln104_119"/></StgValue>
</operation>

<operation id="3873" st_id="113" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2544 %mul_ln104_119 = mul i22 %sext_ln104_119, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_119"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="3874" st_id="114" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2165 %add_ln104_59 = add i22 %shl_ln104_58, i22 %mul_ln104_59

]]></Node>
<StgValue><ssdm name="add_ln104_59"/></StgValue>
</operation>

<operation id="3875" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2166 %trunc_ln104_3 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_59, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln104_3"/></StgValue>
</operation>

<operation id="3876" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2167 %output_fc3_addr_4 = getelementptr i16 %output_fc3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_fc3_addr_4"/></StgValue>
</operation>

<operation id="3877" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:2168 %store_ln106 = store i16 %trunc_ln104_3, i4 %output_fc3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="3878" st_id="114" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2241 %add_ln104_71 = add i22 %shl_ln104_70, i22 %mul_ln104_71

]]></Node>
<StgValue><ssdm name="add_ln104_71"/></StgValue>
</operation>

<operation id="3879" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2242 %trunc_ln104_4 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_71, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln104_4"/></StgValue>
</operation>

<operation id="3880" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2243 %output_fc3_addr_5 = getelementptr i16 %output_fc3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_fc3_addr_5"/></StgValue>
</operation>

<operation id="3881" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:2244 %store_ln106 = store i16 %trunc_ln104_4, i4 %output_fc3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="3882" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2315 %shl_ln104_82 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_348, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_82"/></StgValue>
</operation>

<operation id="3883" st_id="114" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2316 %mul_ln104_83 = mul i22 %sext_ln104_83, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_83"/></StgValue>
</operation>

<operation id="3884" st_id="114" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2317 %add_ln104_83 = add i22 %shl_ln104_82, i22 %mul_ln104_83

]]></Node>
<StgValue><ssdm name="add_ln104_83"/></StgValue>
</operation>

<operation id="3885" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2391 %shl_ln104_94 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_359, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_94"/></StgValue>
</operation>

<operation id="3886" st_id="114" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2392 %mul_ln104_95 = mul i22 %sext_ln104_95, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_95"/></StgValue>
</operation>

<operation id="3887" st_id="114" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2393 %add_ln104_95 = add i22 %shl_ln104_94, i22 %mul_ln104_95

]]></Node>
<StgValue><ssdm name="add_ln104_95"/></StgValue>
</operation>

<operation id="3888" st_id="114" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2468 %mul_ln104_107 = mul i22 %sext_ln104_107, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_107"/></StgValue>
</operation>

<operation id="3889" st_id="114" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2544 %mul_ln104_119 = mul i22 %sext_ln104_119, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_119"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="3890" st_id="115" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2317 %add_ln104_83 = add i22 %shl_ln104_82, i22 %mul_ln104_83

]]></Node>
<StgValue><ssdm name="add_ln104_83"/></StgValue>
</operation>

<operation id="3891" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2318 %trunc_ln104_5 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_83, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln104_5"/></StgValue>
</operation>

<operation id="3892" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2319 %output_fc3_addr_6 = getelementptr i16 %output_fc3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_fc3_addr_6"/></StgValue>
</operation>

<operation id="3893" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:2320 %store_ln106 = store i16 %trunc_ln104_5, i4 %output_fc3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="3894" st_id="115" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2393 %add_ln104_95 = add i22 %shl_ln104_94, i22 %mul_ln104_95

]]></Node>
<StgValue><ssdm name="add_ln104_95"/></StgValue>
</operation>

<operation id="3895" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2394 %trunc_ln104_6 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_95, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln104_6"/></StgValue>
</operation>

<operation id="3896" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2395 %output_fc3_addr_7 = getelementptr i16 %output_fc3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_fc3_addr_7"/></StgValue>
</operation>

<operation id="3897" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:2396 %store_ln106 = store i16 %trunc_ln104_6, i4 %output_fc3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="3898" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2467 %shl_ln104_106 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_370, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_106"/></StgValue>
</operation>

<operation id="3899" st_id="115" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2468 %mul_ln104_107 = mul i22 %sext_ln104_107, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_107"/></StgValue>
</operation>

<operation id="3900" st_id="115" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2469 %add_ln104_107 = add i22 %shl_ln104_106, i22 %mul_ln104_107

]]></Node>
<StgValue><ssdm name="add_ln104_107"/></StgValue>
</operation>

<operation id="3901" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2543 %shl_ln104_118 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_381, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln104_118"/></StgValue>
</operation>

<operation id="3902" st_id="115" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2544 %mul_ln104_119 = mul i22 %sext_ln104_119, i22 %zext_ln104_11

]]></Node>
<StgValue><ssdm name="mul_ln104_119"/></StgValue>
</operation>

<operation id="3903" st_id="115" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2545 %add_ln104_119 = add i22 %shl_ln104_118, i22 %mul_ln104_119

]]></Node>
<StgValue><ssdm name="add_ln104_119"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="3904" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:329 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="3905" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:330 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3906" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:331 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3907" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:332 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3908" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:333 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %kernel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3909" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:334 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3910" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:335 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3911" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:336 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3912" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:337 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3913" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:338 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3914" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:339 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3915" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:340 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3916" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:341 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3917" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:342 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3918" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:343 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3919" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:344 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3920" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:345 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3921" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:346 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3922" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:347 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3923" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:348 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_fc3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3924" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:349 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_fc3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3925" st_id="116" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2469 %add_ln104_107 = add i22 %shl_ln104_106, i22 %mul_ln104_107

]]></Node>
<StgValue><ssdm name="add_ln104_107"/></StgValue>
</operation>

<operation id="3926" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2470 %trunc_ln104_7 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_107, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln104_7"/></StgValue>
</operation>

<operation id="3927" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2471 %output_fc3_addr_8 = getelementptr i16 %output_fc3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_fc3_addr_8"/></StgValue>
</operation>

<operation id="3928" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:2472 %store_ln106 = store i16 %trunc_ln104_7, i4 %output_fc3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="3929" st_id="116" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2545 %add_ln104_119 = add i22 %shl_ln104_118, i22 %mul_ln104_119

]]></Node>
<StgValue><ssdm name="add_ln104_119"/></StgValue>
</operation>

<operation id="3930" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2546 %trunc_ln104_8 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln104_119, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln104_8"/></StgValue>
</operation>

<operation id="3931" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2547 %output_fc3_addr_9 = getelementptr i16 %output_fc3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="output_fc3_addr_9"/></StgValue>
</operation>

<operation id="3932" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
entry:2548 %store_ln106 = store i16 %trunc_ln104_8, i4 %output_fc3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="3933" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="0">
<![CDATA[
entry:2549 %ret_ln109 = ret

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
