// Seed: 1592702043
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  inout id_5;
  input id_4;
  output id_3;
  output id_2;
  inout id_1;
  initial begin
    id_5 <= id_4;
    id_7.id_8.id_9;
  end
  logic id_10;
  assign id_5 = id_4;
endmodule
