CP_COHER_CNTL2,VAR_0
PACKET3,FUNC_0
PACKET3_INDIRECT_BUFFER,VAR_1
PACKET3_MODE_CONTROL,VAR_2
PACKET3_SET_CONFIG_REG,VAR_3
PACKET3_SET_CONFIG_REG_START,VAR_4
PACKET3_SH_ACTION_ENA,VAR_5
PACKET3_SURFACE_SYNC,VAR_6
PACKET3_TC_ACTION_ENA,VAR_7
radeon_ring_write,FUNC_1
upper_32_bits,FUNC_2
cayman_ring_ib_execute,FUNC_3
rdev,VAR_8
ib,VAR_9
ring,VAR_10
next_rptr,VAR_11
