digraph G {
ranksep="1.3";
subgraph cluster_root {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="root \n: Root";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\full_system&#61;true&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000";
subgraph cluster_testsys {
color="#000000";
fillcolor="#e4e7eb";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="testsys \n: System";
shape=Mrecord;
style="rounded, filled";
tooltip="byte_order&#61;little&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kvm_vm&#61;Null&#10;\m5ops_base&#61;4294901760&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870912&#10;\memories&#61;testsys.mem_ctrls.dram&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;&#10;\shadow_rom_ranges&#61;&#10;\shared_backstore&#61;&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;-1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;-1&#10;\workload&#61;testsys.workload";
testsys_system_port [color="#000000", fillcolor="#b6b8bc", fontcolor="#000000", fontname=Arial, fontsize=14, label=system_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_dvfs_handler {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dvfs_handler \n: DVFSHandler";
shape=Mrecord;
style="rounded, filled";
tooltip="domains&#61;&#10;\enable&#61;false&#10;\eventq_index&#61;0&#10;\sys_clk_domain&#61;testsys.clk_domain&#10;\transition_latency&#61;100000000";
}

subgraph cluster_testsys_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: X86FsLinux";
shape=Mrecord;
style="rounded, filled";
tooltip="acpi_description_table_pointer&#61;testsys.workload.acpi_description_table_pointer&#10;\addr_check&#61;true&#10;\command_line&#61;earlyprintk=ttyS0 console=ttyS0 root=/dev/sda1             no_timer_check memory_corruption_check=0 random.trust_cpu=on                 init=/home/ubuntu/guestinit.sh&#10;\e820_table&#61;testsys.workload.e820_table&#10;\eventq_index&#61;0&#10;\extras&#61;&#10;\extras_addrs&#61;&#10;\intel_mp_pointer&#61;testsys.workload.intel_mp_pointer&#10;\intel_mp_table&#61;testsys.workload.intel_mp_table&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_addr_offset&#61;0&#10;\object_file&#61;/DS/endhost-networking/work/sim/hejing/simbricks/images/vmlinux&#10;\smbios_table&#61;testsys.workload.smbios_table&#10;\wait_for_remote_gdb&#61;false";
subgraph cluster_testsys_workload_e820_table {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="e820_table \n: X86E820Table";
shape=Mrecord;
style="rounded, filled";
tooltip="entries&#61;testsys.workload.e820_table.entries0 testsys.workload.e820_table.entries1 testsys.workload.e820_table.entries2 testsys.workload.e820_table.entries3 testsys.workload.e820_table.entries4&#10;\eventq_index&#61;0";
subgraph cluster_testsys_workload_e820_table_entries0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="entries0 \n: X86E820Entry";
shape=Mrecord;
style="rounded, filled";
tooltip="addr&#61;0&#10;\eventq_index&#61;0&#10;\range_type&#61;1&#10;\size&#61;654336";
}

subgraph cluster_testsys_workload_e820_table_entries1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="entries1 \n: X86E820Entry";
shape=Mrecord;
style="rounded, filled";
tooltip="addr&#61;654336&#10;\eventq_index&#61;0&#10;\range_type&#61;2&#10;\size&#61;394240";
}

subgraph cluster_testsys_workload_e820_table_entries2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="entries2 \n: X86E820Entry";
shape=Mrecord;
style="rounded, filled";
tooltip="addr&#61;1048576&#10;\eventq_index&#61;0&#10;\range_type&#61;1&#10;\size&#61;535822336";
}

subgraph cluster_testsys_workload_e820_table_entries3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="entries3 \n: X86E820Entry";
shape=Mrecord;
style="rounded, filled";
tooltip="addr&#61;536870912&#10;\eventq_index&#61;0&#10;\range_type&#61;2&#10;\size&#61;2684354560";
}

subgraph cluster_testsys_workload_e820_table_entries4 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="entries4 \n: X86E820Entry";
shape=Mrecord;
style="rounded, filled";
tooltip="addr&#61;4294901760&#10;\eventq_index&#61;0&#10;\range_type&#61;2&#10;\size&#61;65536";
}

}

subgraph cluster_testsys_workload_smbios_table {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="smbios_table \n: X86SMBiosSMBiosTable";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\major_version&#61;2&#10;\minor_version&#61;5&#10;\structures&#61;testsys.workload.smbios_table.structures";
subgraph cluster_testsys_workload_smbios_table_structures {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="structures \n: X86SMBiosBiosInformation";
shape=Mrecord;
style="rounded, filled";
tooltip="characteristic_ext_bytes&#61;&#10;\characteristics&#61;&#10;\emb_cont_firmware_major&#61;0&#10;\emb_cont_firmware_minor&#61;0&#10;\eventq_index&#61;0&#10;\major&#61;0&#10;\minor&#61;0&#10;\release_date&#61;06/08/2008&#10;\rom_size&#61;0&#10;\starting_addr_segment&#61;0&#10;\vendor&#61;&#10;\version&#61;";
}

}

subgraph cluster_testsys_workload_intel_mp_pointer {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="intel_mp_pointer \n: X86IntelMPFloatingPointer";
shape=Mrecord;
style="rounded, filled";
tooltip="default_config&#61;0&#10;\eventq_index&#61;0&#10;\imcr_present&#61;true&#10;\spec_rev&#61;4";
}

subgraph cluster_testsys_workload_intel_mp_table {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="intel_mp_table \n: X86IntelMPConfigTable";
shape=Mrecord;
style="rounded, filled";
tooltip="base_entries&#61;testsys.workload.intel_mp_table.base_entries00 testsys.workload.intel_mp_table.base_entries01 testsys.workload.intel_mp_table.base_entries02 testsys.workload.intel_mp_table.base_entries03 testsys.workload.intel_mp_table.base_entries04 testsys.workload.intel_mp_table.base_entries05 testsys.workload.intel_mp_table.base_entries06 testsys.workload.intel_mp_table.base_entries07 testsys.workload.intel_mp_table.base_entries08 testsys.workload.intel_mp_table.base_entries09 testsys.workload.intel_mp_table.base_entries10 testsys.workload.intel_mp_table.base_entries11 testsys.workload.intel_mp_table.base_entries12 testsys.workload.intel_mp_table.base_entries13 testsys.workload.intel_mp_table.base_entries14 testsys.workload.intel_mp_table.base_entries15 testsys.workload.intel_mp_table.base_entries16 testsys.workload.intel_mp_table.base_entries17 testsys.workload.intel_mp_table.base_entries18 testsys.workload.intel_mp_table.base_entries19 testsys.workload.intel_mp_table.base_entries20 testsys.workload.intel_mp_table.base_entries21 testsys.workload.intel_mp_table.base_entries22 testsys.workload.intel_mp_table.base_entries23 testsys.workload.intel_mp_table.base_entries24 testsys.workload.intel_mp_table.base_entries25 testsys.workload.intel_mp_table.base_entries26 testsys.workload.intel_mp_table.base_entries27 testsys.workload.intel_mp_table.base_entries28 testsys.workload.intel_mp_table.base_entries29 testsys.workload.intel_mp_table.base_entries30 testsys.workload.intel_mp_table.base_entries31 testsys.workload.intel_mp_table.base_entries32&#10;\eventq_index&#61;0&#10;\ext_entries&#61;testsys.workload.intel_mp_table.ext_entries&#10;\local_apic&#61;4276092928&#10;\oem_id&#61;&#10;\oem_table_addr&#61;0&#10;\oem_table_size&#61;0&#10;\product_id&#61;&#10;\spec_rev&#61;4";
subgraph cluster_testsys_workload_intel_mp_table_base_entries00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries00 \n: X86IntelMPProcessor";
shape=Mrecord;
style="rounded, filled";
tooltip="bootstrap&#61;true&#10;\enable&#61;true&#10;\eventq_index&#61;0&#10;\family&#61;0&#10;\feature_flags&#61;0&#10;\local_apic_id&#61;0&#10;\local_apic_version&#61;20&#10;\model&#61;0&#10;\stepping&#61;0";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries01 \n: X86IntelMPIOAPIC";
shape=Mrecord;
style="rounded, filled";
tooltip="address&#61;4273995776&#10;\enable&#61;true&#10;\eventq_index&#61;0&#10;\id&#61;1&#10;\version&#61;17";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries02 \n: X86IntelMPBus";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_id&#61;0&#10;\bus_type&#61;PCI   &#10;\eventq_index&#61;0";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries03 \n: X86IntelMPBus";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_id&#61;1&#10;\bus_type&#61;ISA   &#10;\eventq_index&#61;0";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries04 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;16&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;0&#10;\source_bus_irq&#61;16&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries05 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;0&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries06 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;2&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;0&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries07 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;1&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries08 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;1&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;1&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries09 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;3&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries10 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;3&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;3&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries11 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;4&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries12 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;4&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;4&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries13 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;5&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries14 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;5&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;5&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries15 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;6&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries16 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;6&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;6&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries17 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;7&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries18 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;7&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;7&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries19 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;8&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries20 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries20 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;8&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;8&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries21 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries21 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;9&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries22 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries22 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;9&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;9&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries23 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries23 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;10&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries24 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries24 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;10&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;10&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries25 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries25 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;11&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries26 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries26 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;11&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;11&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries27 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries27 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;12&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries28 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries28 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;12&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;12&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries29 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries29 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;13&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries30 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries30 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;13&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;13&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries31 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries31 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;0&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;ExtInt&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;14&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_base_entries32 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="base_entries32 \n: X86IntelMPIOIntAssignment";
shape=Mrecord;
style="rounded, filled";
tooltip="dest_io_apic_id&#61;1&#10;\dest_io_apic_intin&#61;14&#10;\eventq_index&#61;0&#10;\interrupt_type&#61;INT&#10;\polarity&#61;ConformPolarity&#10;\source_bus_id&#61;1&#10;\source_bus_irq&#61;14&#10;\trigger&#61;ConformTrigger";
}

subgraph cluster_testsys_workload_intel_mp_table_ext_entries {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ext_entries \n: X86IntelMPBusHierarchy";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_id&#61;1&#10;\eventq_index&#61;0&#10;\parent_bus&#61;0&#10;\subtractive_decode&#61;true";
}

}

subgraph cluster_testsys_workload_acpi_description_table_pointer {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="acpi_description_table_pointer \n: X86ACPIRSDP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\oem_id&#61;gem5&#10;\revision&#61;2&#10;\rsdt&#61;testsys.workload.acpi_description_table_pointer.rsdt&#10;\xsdt&#61;testsys.workload.acpi_description_table_pointer.xsdt";
subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="rsdt \n: X86ACPIRSDT";
shape=Mrecord;
style="rounded, filled";
tooltip="creator_id&#61;0&#10;\creator_revision&#61;0&#10;\entries&#61;testsys.workload.acpi_description_table_pointer.rsdt.entries&#10;\eventq_index&#61;0&#10;\oem_id&#61;gem5&#10;\oem_revision&#61;0&#10;\oem_table_id&#61;";
subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="entries \n: X86ACPIMadt";
shape=Mrecord;
style="rounded, filled";
tooltip="creator_id&#61;0&#10;\creator_revision&#61;0&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\local_apic_address&#61;0&#10;\oem_id&#61;madt&#10;\oem_revision&#61;0&#10;\oem_table_id&#61;&#10;\records&#61;testsys.workload.acpi_description_table_pointer.rsdt.entries.records00 testsys.workload.acpi_description_table_pointer.rsdt.entries.records01 testsys.workload.acpi_description_table_pointer.rsdt.entries.records02 testsys.workload.acpi_description_table_pointer.rsdt.entries.records03 testsys.workload.acpi_description_table_pointer.rsdt.entries.records04 testsys.workload.acpi_description_table_pointer.rsdt.entries.records05 testsys.workload.acpi_description_table_pointer.rsdt.entries.records06 testsys.workload.acpi_description_table_pointer.rsdt.entries.records07 testsys.workload.acpi_description_table_pointer.rsdt.entries.records08 testsys.workload.acpi_description_table_pointer.rsdt.entries.records09 testsys.workload.acpi_description_table_pointer.rsdt.entries.records10 testsys.workload.acpi_description_table_pointer.rsdt.entries.records11 testsys.workload.acpi_description_table_pointer.rsdt.entries.records12 testsys.workload.acpi_description_table_pointer.rsdt.entries.records13 testsys.workload.acpi_description_table_pointer.rsdt.entries.records14 testsys.workload.acpi_description_table_pointer.rsdt.entries.records15 testsys.workload.acpi_description_table_pointer.rsdt.entries.records16";
subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records00 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records00 \n: X86ACPIMadtLAPIC";
shape=Mrecord;
style="rounded, filled";
tooltip="acpi_processor_id&#61;0&#10;\apic_id&#61;0&#10;\eventq_index&#61;0&#10;\flags&#61;1";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records01 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records01 \n: X86ACPIMadtIOAPIC";
shape=Mrecord;
style="rounded, filled";
tooltip="address&#61;4273995776&#10;\eventq_index&#61;0&#10;\id&#61;1&#10;\int_base&#61;0";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records02 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records02 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;0&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;16&#10;\sys_int&#61;16";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records03 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records03 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;0&#10;\sys_int&#61;2";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records04 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records04 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;1&#10;\sys_int&#61;1";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records05 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records05 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;3&#10;\sys_int&#61;3";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records06 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records06 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;4&#10;\sys_int&#61;4";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records07 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records07 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;5&#10;\sys_int&#61;5";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records08 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records08 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;6&#10;\sys_int&#61;6";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records09 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records09 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;7&#10;\sys_int&#61;7";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records10 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records10 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;8&#10;\sys_int&#61;8";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records11 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records11 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;9&#10;\sys_int&#61;9";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records12 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records12 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;10&#10;\sys_int&#61;10";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records13 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records13 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;11&#10;\sys_int&#61;11";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records14 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records14 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;12&#10;\sys_int&#61;12";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records15 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records15 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;13&#10;\sys_int&#61;13";
}

subgraph cluster_testsys_workload_acpi_description_table_pointer_rsdt_entries_records16 {
color="#000000";
fillcolor="#4f4e4a";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="records16 \n: X86ACPIMadtIntSourceOverride";
shape=Mrecord;
style="rounded, filled";
tooltip="bus_source&#61;1&#10;\eventq_index&#61;0&#10;\flags&#61;0&#10;\irq_source&#61;14&#10;\sys_int&#61;14";
}

}

}

subgraph cluster_testsys_workload_acpi_description_table_pointer_xsdt {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="xsdt \n: X86ACPIXSDT";
shape=Mrecord;
style="rounded, filled";
tooltip="creator_id&#61;0&#10;\creator_revision&#61;0&#10;\entries&#61;testsys.workload.acpi_description_table_pointer.rsdt.entries&#10;\eventq_index&#61;0&#10;\oem_id&#61;gem5&#10;\oem_revision&#61;0&#10;\oem_table_id&#61;";
}

}

}

subgraph cluster_testsys_pc {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pc \n: PCIPc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\south_bridge&#61;testsys.pc.south_bridge&#10;\system&#61;testsys";
subgraph cluster_testsys_pc_ethernet {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ethernet \n: IGbE_e1000";
shape=Mrecord;
style="rounded, filled";
tooltip="BAR0&#61;testsys.pc.ethernet.BAR0&#10;\BAR1&#61;testsys.pc.ethernet.BAR1&#10;\BAR2&#61;testsys.pc.ethernet.BAR2&#10;\BAR3&#61;testsys.pc.ethernet.BAR3&#10;\BAR4&#61;testsys.pc.ethernet.BAR4&#10;\BAR5&#61;testsys.pc.ethernet.BAR5&#10;\BIST&#61;0&#10;\CacheLineSize&#61;0&#10;\CapabilityPtr&#61;0&#10;\CardbusCIS&#61;0&#10;\ClassCode&#61;2&#10;\Command&#61;0&#10;\DeviceID&#61;4213&#10;\ExpansionROM&#61;0&#10;\HeaderType&#61;0&#10;\InterruptLine&#61;1&#10;\InterruptPin&#61;1&#10;\LatencyTimer&#61;0&#10;\MSICAPBaseOffset&#61;0&#10;\MSICAPCapId&#61;0&#10;\MSICAPMaskBits&#61;0&#10;\MSICAPMsgAddr&#61;0&#10;\MSICAPMsgCtrl&#61;0&#10;\MSICAPMsgData&#61;0&#10;\MSICAPMsgUpperAddr&#61;0&#10;\MSICAPNextCapability&#61;0&#10;\MSICAPPendingBits&#61;0&#10;\MSIXCAPBaseOffset&#61;0&#10;\MSIXCAPCapId&#61;0&#10;\MSIXCAPNextCapability&#61;0&#10;\MSIXMsgCtrl&#61;0&#10;\MSIXPbaOffset&#61;0&#10;\MSIXTableOffset&#61;0&#10;\MaximumLatency&#61;0&#10;\MinimumGrant&#61;255&#10;\PMCAPBaseOffset&#61;0&#10;\PMCAPCapId&#61;0&#10;\PMCAPCapabilities&#61;0&#10;\PMCAPCtrlStatus&#61;0&#10;\PMCAPNextCapability&#61;0&#10;\PXCAPBaseOffset&#61;0&#10;\PXCAPCapId&#61;0&#10;\PXCAPCapabilities&#61;0&#10;\PXCAPDevCap2&#61;0&#10;\PXCAPDevCapabilities&#61;0&#10;\PXCAPDevCtrl&#61;0&#10;\PXCAPDevCtrl2&#61;0&#10;\PXCAPDevStatus&#61;0&#10;\PXCAPLinkCap&#61;0&#10;\PXCAPLinkCtrl&#61;0&#10;\PXCAPLinkStatus&#61;0&#10;\PXCAPNextCapability&#61;0&#10;\ProgIF&#61;0&#10;\Revision&#61;0&#10;\Status&#61;0&#10;\SubClassCode&#61;0&#10;\SubsystemID&#61;4104&#10;\SubsystemVendorID&#61;32902&#10;\VendorID&#61;32902&#10;\clk_domain&#61;testsys.clk_domain&#10;\config_latency&#61;20000&#10;\eventq_index&#61;0&#10;\fetch_comp_delay&#61;10000&#10;\fetch_delay&#61;10000&#10;\hardware_address&#61;00:90:00:00:00:01&#10;\host&#61;testsys.pc.pci_host&#10;\pci_bus&#61;0&#10;\pci_dev&#61;0&#10;\pci_func&#61;0&#10;\phy_epid&#61;896&#10;\phy_pid&#61;680&#10;\pio_latency&#61;30000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.ethernet.power_state&#10;\rx_desc_cache_size&#61;64&#10;\rx_fifo_size&#61;393216&#10;\rx_write_delay&#61;0&#10;\sid&#61;0&#10;\ssid&#61;0&#10;\system&#61;testsys&#10;\tx_desc_cache_size&#61;64&#10;\tx_fifo_size&#61;393216&#10;\tx_read_delay&#61;0&#10;\wb_comp_delay&#61;10000&#10;\wb_delay&#61;10000";
testsys_pc_ethernet_interface [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=interface, shape=Mrecord, style="rounded, filled"];
testsys_pc_ethernet_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=Mrecord, style="rounded, filled"];
testsys_pc_ethernet_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_ethernet_BAR0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR0 \n: PciMemBar";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\size&#61;131072";
}

subgraph cluster_testsys_pc_ethernet_BAR1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR1 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pc_ethernet_BAR2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR2 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pc_ethernet_BAR3 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR3 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pc_ethernet_BAR4 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR4 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pc_ethernet_BAR5 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR5 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pc_ethernet_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_south_bridge {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="south_bridge \n: SouthBridge";
shape=Mrecord;
style="rounded, filled";
tooltip="cmos&#61;testsys.pc.south_bridge.cmos&#10;\dma1&#61;testsys.pc.south_bridge.dma1&#10;\eventq_index&#61;0&#10;\io_apic&#61;testsys.pc.south_bridge.io_apic&#10;\keyboard&#61;testsys.pc.south_bridge.keyboard&#10;\pic1&#61;testsys.pc.south_bridge.pic1&#10;\pic2&#61;testsys.pc.south_bridge.pic2&#10;\pit&#61;testsys.pc.south_bridge.pit&#10;\speaker&#61;testsys.pc.south_bridge.speaker";
subgraph cluster_testsys_pc_south_bridge_pic1 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pic1 \n: I8259";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\mode&#61;I8259Master&#10;\pio_addr&#61;9223372036854775840&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.south_bridge.pic1.power_state&#10;\slave&#61;testsys.pc.south_bridge.pic2&#10;\system&#61;testsys";
testsys_pc_south_bridge_pic1_output [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=output, shape=Mrecord, style="rounded, filled"];
testsys_pc_south_bridge_pic1_inputs [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=inputs, shape=Mrecord, style="rounded, filled"];
testsys_pc_south_bridge_pic1_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_south_bridge_pic1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_south_bridge_pic2 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pic2 \n: I8259";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\mode&#61;I8259Slave&#10;\pio_addr&#61;9223372036854775968&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.south_bridge.pic2.power_state&#10;\slave&#61;Null&#10;\system&#61;testsys";
testsys_pc_south_bridge_pic2_output [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=output, shape=Mrecord, style="rounded, filled"];
testsys_pc_south_bridge_pic2_inputs [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=inputs, shape=Mrecord, style="rounded, filled"];
testsys_pc_south_bridge_pic2_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_south_bridge_pic2_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_south_bridge_cmos {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cmos \n: Cmos";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\pio_addr&#61;9223372036854775920&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.south_bridge.cmos.power_state&#10;\system&#61;testsys&#10;\time&#61;Sun Jan  1 00:00:00 2012";
testsys_pc_south_bridge_cmos_int_pin [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_pin, shape=Mrecord, style="rounded, filled"];
testsys_pc_south_bridge_cmos_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_south_bridge_cmos_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_south_bridge_dma1 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dma1 \n: I8237";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\pio_addr&#61;9223372036854775808&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.south_bridge.dma1.power_state&#10;\system&#61;testsys";
testsys_pc_south_bridge_dma1_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_south_bridge_dma1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_south_bridge_keyboard {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="keyboard \n: I8042";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\command_port&#61;9223372036854775908&#10;\data_port&#61;9223372036854775904&#10;\eventq_index&#61;0&#10;\keyboard&#61;testsys.pc.south_bridge.keyboard.keyboard&#10;\mouse&#61;testsys.pc.south_bridge.keyboard.mouse&#10;\pio_addr&#61;0&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.south_bridge.keyboard.power_state&#10;\system&#61;testsys";
testsys_pc_south_bridge_keyboard_mouse_int_pin [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=mouse_int_pin, shape=Mrecord, style="rounded, filled"];
testsys_pc_south_bridge_keyboard_keyboard_int_pin [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=keyboard_int_pin, shape=Mrecord, style="rounded, filled"];
testsys_pc_south_bridge_keyboard_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_south_bridge_keyboard_keyboard {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="keyboard \n: PS2Keyboard";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\vnc&#61;Null";
}

subgraph cluster_testsys_pc_south_bridge_keyboard_mouse {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mouse \n: PS2Mouse";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pc_south_bridge_keyboard_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_south_bridge_pit {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pit \n: I8254";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\pio_addr&#61;9223372036854775872&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.south_bridge.pit.power_state&#10;\system&#61;testsys";
testsys_pc_south_bridge_pit_int_pin [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_pin, shape=Mrecord, style="rounded, filled"];
testsys_pc_south_bridge_pit_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_south_bridge_pit_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_south_bridge_speaker {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="speaker \n: PcSpeaker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\i8254&#61;testsys.pc.south_bridge.pit&#10;\pio_addr&#61;9223372036854775905&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.south_bridge.speaker.power_state&#10;\system&#61;testsys";
testsys_pc_south_bridge_speaker_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_south_bridge_speaker_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_south_bridge_io_apic {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="io_apic \n: I82094AA";
shape=Mrecord;
style="rounded, filled";
tooltip="apic_id&#61;1&#10;\clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\external_int_pic&#61;testsys.pc.south_bridge.pic1&#10;\int_latency&#61;1000&#10;\pio_addr&#61;4273995776&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.south_bridge.io_apic.power_state&#10;\system&#61;testsys";
testsys_pc_south_bridge_io_apic_int_requestor [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_requestor, shape=Mrecord, style="rounded, filled"];
testsys_pc_south_bridge_io_apic_inputs [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=inputs, shape=Mrecord, style="rounded, filled"];
testsys_pc_south_bridge_io_apic_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_south_bridge_io_apic_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_south_bridge_ide {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ide \n: IdeController";
shape=Mrecord;
style="rounded, filled";
tooltip="BAR0&#61;testsys.pc.south_bridge.ide.BAR0&#10;\BAR1&#61;testsys.pc.south_bridge.ide.BAR1&#10;\BAR2&#61;testsys.pc.south_bridge.ide.BAR2&#10;\BAR3&#61;testsys.pc.south_bridge.ide.BAR3&#10;\BAR4&#61;testsys.pc.south_bridge.ide.BAR4&#10;\BAR5&#61;testsys.pc.south_bridge.ide.BAR5&#10;\BIST&#61;0&#10;\CacheLineSize&#61;0&#10;\CapabilityPtr&#61;0&#10;\CardbusCIS&#61;0&#10;\ClassCode&#61;1&#10;\Command&#61;0&#10;\DeviceID&#61;28945&#10;\ExpansionROM&#61;0&#10;\HeaderType&#61;0&#10;\InterruptLine&#61;14&#10;\InterruptPin&#61;1&#10;\LatencyTimer&#61;0&#10;\MSICAPBaseOffset&#61;0&#10;\MSICAPCapId&#61;0&#10;\MSICAPMaskBits&#61;0&#10;\MSICAPMsgAddr&#61;0&#10;\MSICAPMsgCtrl&#61;0&#10;\MSICAPMsgData&#61;0&#10;\MSICAPMsgUpperAddr&#61;0&#10;\MSICAPNextCapability&#61;0&#10;\MSICAPPendingBits&#61;0&#10;\MSIXCAPBaseOffset&#61;0&#10;\MSIXCAPCapId&#61;0&#10;\MSIXCAPNextCapability&#61;0&#10;\MSIXMsgCtrl&#61;0&#10;\MSIXPbaOffset&#61;0&#10;\MSIXTableOffset&#61;0&#10;\MaximumLatency&#61;0&#10;\MinimumGrant&#61;0&#10;\PMCAPBaseOffset&#61;0&#10;\PMCAPCapId&#61;0&#10;\PMCAPCapabilities&#61;0&#10;\PMCAPCtrlStatus&#61;0&#10;\PMCAPNextCapability&#61;0&#10;\PXCAPBaseOffset&#61;0&#10;\PXCAPCapId&#61;0&#10;\PXCAPCapabilities&#61;0&#10;\PXCAPDevCap2&#61;0&#10;\PXCAPDevCapabilities&#61;0&#10;\PXCAPDevCtrl&#61;0&#10;\PXCAPDevCtrl2&#61;0&#10;\PXCAPDevStatus&#61;0&#10;\PXCAPLinkCap&#61;0&#10;\PXCAPLinkCtrl&#61;0&#10;\PXCAPLinkStatus&#61;0&#10;\PXCAPNextCapability&#61;0&#10;\ProgIF&#61;128&#10;\Revision&#61;0&#10;\Status&#61;640&#10;\SubClassCode&#61;1&#10;\SubsystemID&#61;0&#10;\SubsystemVendorID&#61;0&#10;\VendorID&#61;32902&#10;\clk_domain&#61;testsys.clk_domain&#10;\config_latency&#61;20000&#10;\ctrl_offset&#61;0&#10;\disks&#61;testsys.pc.south_bridge.ide.disks0 testsys.pc.south_bridge.ide.disks1&#10;\eventq_index&#61;0&#10;\host&#61;testsys.pc.pci_host&#10;\io_shift&#61;0&#10;\pci_bus&#61;0&#10;\pci_dev&#61;4&#10;\pci_func&#61;0&#10;\pio_latency&#61;30000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.south_bridge.ide.power_state&#10;\sid&#61;0&#10;\ssid&#61;0&#10;\system&#61;testsys";
testsys_pc_south_bridge_ide_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=Mrecord, style="rounded, filled"];
testsys_pc_south_bridge_ide_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_south_bridge_ide_BAR4 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR4 \n: PciIoBar";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\size&#61;16";
}

subgraph cluster_testsys_pc_south_bridge_ide_BAR5 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR5 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pc_south_bridge_ide_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_pc_south_bridge_ide_BAR0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR0 \n: PciLegacyIoBar";
shape=Mrecord;
style="rounded, filled";
tooltip="addr&#61;496&#10;\eventq_index&#61;0&#10;\size&#61;8";
}

subgraph cluster_testsys_pc_south_bridge_ide_BAR1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR1 \n: PciLegacyIoBar";
shape=Mrecord;
style="rounded, filled";
tooltip="addr&#61;1012&#10;\eventq_index&#61;0&#10;\size&#61;3";
}

subgraph cluster_testsys_pc_south_bridge_ide_BAR2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR2 \n: PciLegacyIoBar";
shape=Mrecord;
style="rounded, filled";
tooltip="addr&#61;368&#10;\eventq_index&#61;0&#10;\size&#61;8";
}

subgraph cluster_testsys_pc_south_bridge_ide_BAR3 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR3 \n: PciLegacyIoBar";
shape=Mrecord;
style="rounded, filled";
tooltip="addr&#61;884&#10;\eventq_index&#61;0&#10;\size&#61;3";
}

subgraph cluster_testsys_pc_south_bridge_ide_disks0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="disks0 \n: CowIdeDisk";
shape=Mrecord;
style="rounded, filled";
tooltip="delay&#61;1000000&#10;\driveID&#61;device0&#10;\eventq_index&#61;0&#10;\image&#61;testsys.pc.south_bridge.ide.disks0.image";
subgraph cluster_testsys_pc_south_bridge_ide_disks0_image {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="image \n: CowDiskImage";
shape=Mrecord;
style="rounded, filled";
tooltip="child&#61;testsys.pc.south_bridge.ide.disks0.image.child&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\read_only&#61;false&#10;\table_size&#61;65536";
subgraph cluster_testsys_pc_south_bridge_ide_disks0_image_child {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="child \n: RawDiskImage";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\image_file&#61;/DS/endhost-networking/work/sim/hejing/simbricks/images/output-base/base.raw&#10;\read_only&#61;true";
}

}

}

subgraph cluster_testsys_pc_south_bridge_ide_disks1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="disks1 \n: CowIdeDisk";
shape=Mrecord;
style="rounded, filled";
tooltip="delay&#61;1000000&#10;\driveID&#61;device0&#10;\eventq_index&#61;0&#10;\image&#61;testsys.pc.south_bridge.ide.disks1.image";
subgraph cluster_testsys_pc_south_bridge_ide_disks1_image {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="image \n: CowDiskImage";
shape=Mrecord;
style="rounded, filled";
tooltip="child&#61;testsys.pc.south_bridge.ide.disks1.image.child&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\read_only&#61;false&#10;\table_size&#61;65536";
subgraph cluster_testsys_pc_south_bridge_ide_disks1_image_child {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="child \n: RawDiskImage";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\image_file&#61;/DS/endhost-networking/work/sim/hejing/dist-gem5/gem5/util/dist/test/./../../../util/dist/test/cfg.client.0.tar&#10;\read_only&#61;true";
}

}

}

}

}

subgraph cluster_testsys_pc_pci_host {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pci_host \n: PcPciHost";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\conf_base&#61;13835058055282163712&#10;\conf_device_bits&#61;8&#10;\conf_size&#61;16777216&#10;\eventq_index&#61;0&#10;\pci_dma_base&#61;0&#10;\pci_mem_base&#61;0&#10;\pci_pio_base&#61;9223372036854775808&#10;\platform&#61;testsys.pc&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.pci_host.power_state&#10;\system&#61;testsys";
testsys_pc_pci_host_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_pci_host_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_com_1 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="com_1 \n: Uart8250";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\device&#61;testsys.pc.com_1.device&#10;\eventq_index&#61;0&#10;\pio_addr&#61;9223372036854776824&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\platform&#61;testsys.pc&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.com_1.power_state&#10;\system&#61;testsys";
testsys_pc_com_1_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_com_1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_pc_com_1_device {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="device \n: Terminal";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\number&#61;0&#10;\outfile&#61;file&#10;\port&#61;3456";
}

}

subgraph cluster_testsys_pc_fake_com_2 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fake_com_2 \n: IsaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;9223372036854776568&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.fake_com_2.power_state&#10;\ret_bad_addr&#61;false&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;testsys&#10;\update_data&#61;false&#10;\warn_access&#61;";
testsys_pc_fake_com_2_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_fake_com_2_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_fake_com_3 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fake_com_3 \n: IsaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;9223372036854776808&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.fake_com_3.power_state&#10;\ret_bad_addr&#61;false&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;testsys&#10;\update_data&#61;false&#10;\warn_access&#61;";
testsys_pc_fake_com_3_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_fake_com_3_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_fake_com_4 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fake_com_4 \n: IsaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;9223372036854776552&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.fake_com_4.power_state&#10;\ret_bad_addr&#61;false&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;testsys&#10;\update_data&#61;false&#10;\warn_access&#61;";
testsys_pc_fake_com_4_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_fake_com_4_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_fake_floppy {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fake_floppy \n: IsaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;9223372036854776818&#10;\pio_latency&#61;100000&#10;\pio_size&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.fake_floppy.power_state&#10;\ret_bad_addr&#61;false&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;testsys&#10;\update_data&#61;false&#10;\warn_access&#61;";
testsys_pc_fake_floppy_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_fake_floppy_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_default_bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="default_bus \n: IOXBar";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;1&#10;\frontend_latency&#61;2&#10;\header_latency&#61;1&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.default_bus.power_state&#10;\response_latency&#61;2&#10;\use_default_range&#61;false&#10;\width&#61;16";
testsys_pc_default_bus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=Mrecord, style="rounded, filled"];
testsys_pc_default_bus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=Mrecord, style="rounded, filled"];
testsys_pc_default_bus_default [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=default, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_default_bus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_empty_isa {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="empty_isa \n: IsaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;9223372036854775808&#10;\pio_latency&#61;100000&#10;\pio_size&#61;65536&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.empty_isa.power_state&#10;\ret_bad_addr&#61;false&#10;\ret_data16&#61;0&#10;\ret_data32&#61;0&#10;\ret_data64&#61;0&#10;\ret_data8&#61;0&#10;\system&#61;testsys&#10;\update_data&#61;false&#10;\warn_access&#61;";
testsys_pc_empty_isa_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_empty_isa_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pc_bad_addr {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="bad_addr \n: BadAddr";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;0&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;testsys.pc.bad_addr.power_state&#10;\ret_bad_addr&#61;true&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;testsys&#10;\update_data&#61;false&#10;\warn_access&#61;";
testsys_pc_bad_addr_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pc_bad_addr_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_testsys_membus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membus \n: MemBus";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;testsys.membus.power_state&#10;\response_latency&#61;2&#10;\snoop_filter&#61;testsys.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;testsys&#10;\use_default_range&#61;false&#10;\width&#61;16";
testsys_membus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=Mrecord, style="rounded, filled"];
testsys_membus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=Mrecord, style="rounded, filled"];
testsys_membus_default [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=default, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_membus_badaddr_responder {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="badaddr_responder \n: BadAddr";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;0&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;testsys.membus.badaddr_responder.power_state&#10;\ret_bad_addr&#61;true&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;testsys&#10;\update_data&#61;false&#10;\warn_access&#61;";
testsys_membus_badaddr_responder_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_membus_badaddr_responder_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_membus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;1&#10;\max_capacity&#61;8388608&#10;\system&#61;testsys";
}

subgraph cluster_testsys_membus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_iobus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="iobus \n: IOXBar";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;1&#10;\frontend_latency&#61;2&#10;\header_latency&#61;1&#10;\power_model&#61;&#10;\power_state&#61;testsys.iobus.power_state&#10;\response_latency&#61;2&#10;\use_default_range&#61;false&#10;\width&#61;16";
testsys_iobus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=Mrecord, style="rounded, filled"];
testsys_iobus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=Mrecord, style="rounded, filled"];
testsys_iobus_default [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=default, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_iobus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_bridge {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="bridge \n: Bridge";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\delay&#61;50000&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;testsys.bridge.power_state&#10;\ranges&#61;3221225472:4294901760 9223372036854775808:11529215046068469759 13835058055282163712:18446744073709551615&#10;\req_size&#61;16&#10;\resp_size&#61;16";
testsys_bridge_mem_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_port, shape=Mrecord, style="rounded, filled"];
testsys_bridge_cpu_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_bridge_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_apicbridge {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="apicbridge \n: Bridge";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\delay&#61;50000&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;testsys.apicbridge.power_state&#10;\ranges&#61;11529215046068469760:11529215046068473855&#10;\req_size&#61;16&#10;\resp_size&#61;16";
testsys_apicbridge_mem_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_port, shape=Mrecord, style="rounded, filled"];
testsys_apicbridge_cpu_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_apicbridge_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_voltage_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

subgraph cluster_testsys_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clock&#61;1000&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;testsys.voltage_domain";
}

subgraph cluster_testsys_cpu_voltage_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu_voltage_domain \n: VoltageDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

subgraph cluster_testsys_cpu_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu_clk_domain \n: SrcClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clock&#61;333&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;testsys.cpu_voltage_domain";
}

subgraph cluster_testsys_cpu {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu \n: TimingSimpleCPU";
shape=Mrecord;
style="rounded, filled";
tooltip="branchPred&#61;Null&#10;\checker&#61;Null&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;0&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;testsys.cpu.interrupts&#10;\isa&#61;testsys.cpu.isa&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\mmu&#61;testsys.cpu.mmu&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;testsys&#10;\tracer&#61;testsys.cpu.tracer&#10;\workload&#61;";
testsys_cpu_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
testsys_cpu_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: X86MMU";
shape=Mrecord;
style="rounded, filled";
tooltip="dtb&#61;testsys.cpu.mmu.dtb&#10;\eventq_index&#61;0&#10;\itb&#61;testsys.cpu.mmu.itb";
subgraph cluster_testsys_cpu_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: X86TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\size&#61;64&#10;\system&#61;testsys&#10;\walker&#61;testsys.cpu.mmu.itb.walker";
subgraph cluster_testsys_cpu_mmu_itb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu.mmu.itb.walker.power_state&#10;\system&#61;testsys";
testsys_cpu_mmu_itb_walker_port [color="#000000", fillcolor="#6a6863", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_testsys_cpu_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: X86TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\size&#61;64&#10;\system&#61;testsys&#10;\walker&#61;testsys.cpu.mmu.dtb.walker";
subgraph cluster_testsys_cpu_mmu_dtb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu.mmu.dtb.walker.power_state&#10;\system&#61;testsys";
testsys_cpu_mmu_dtb_walker_port [color="#000000", fillcolor="#6a6863", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

subgraph cluster_testsys_cpu_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_testsys_cpu_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;0&#10;\ddio_disabled&#61;false&#10;\ddio_enabled&#61;false&#10;\ddio_way_part&#61;-1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_iocache&#61;false&#10;\is_llc&#61;false&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;4&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu.icache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu.icache.replacement_policy&#10;\response_latency&#61;0&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;0&#10;\tags&#61;testsys.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true";
testsys_cpu_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu.icache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu.icache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu.icache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;0&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_icache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph cluster_testsys_cpu_icache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_icache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_icache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;0&#10;\ddio_disabled&#61;false&#10;\ddio_enabled&#61;false&#10;\ddio_way_part&#61;-1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_iocache&#61;false&#10;\is_llc&#61;false&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;4&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu.dcache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu.dcache.replacement_policy&#10;\response_latency&#61;0&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;0&#10;\tags&#61;testsys.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
testsys_cpu_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu.dcache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu.dcache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu.dcache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;0&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_dcache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph cluster_testsys_cpu_dcache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_dcache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_dcache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_itb_walker_cache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb_walker_cache \n: PageTableWalkerCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\ddio_disabled&#61;false&#10;\ddio_enabled&#61;false&#10;\ddio_way_part&#61;-1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_iocache&#61;false&#10;\is_llc&#61;false&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;10&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu.itb_walker_cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu.itb_walker_cache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\tags&#61;testsys.cpu.itb_walker_cache.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
testsys_cpu_itb_walker_cache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_itb_walker_cache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_itb_walker_cache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu.itb_walker_cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu.itb_walker_cache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu.itb_walker_cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_itb_walker_cache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1024";
}

subgraph cluster_testsys_cpu_itb_walker_cache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_itb_walker_cache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_itb_walker_cache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_dtb_walker_cache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb_walker_cache \n: PageTableWalkerCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\ddio_disabled&#61;false&#10;\ddio_enabled&#61;false&#10;\ddio_way_part&#61;-1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_iocache&#61;false&#10;\is_llc&#61;false&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;10&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu.dtb_walker_cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu.dtb_walker_cache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\tags&#61;testsys.cpu.dtb_walker_cache.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
testsys_cpu_dtb_walker_cache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_dtb_walker_cache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_dtb_walker_cache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu.dtb_walker_cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu.dtb_walker_cache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu.dtb_walker_cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_dtb_walker_cache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1024";
}

subgraph cluster_testsys_cpu_dtb_walker_cache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_dtb_walker_cache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_dtb_walker_cache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: X86LocalApic";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu.interrupts.clk_domain&#10;\eventq_index&#61;0&#10;\int_latency&#61;1000&#10;\pio_latency&#61;100000&#10;\system&#61;testsys";
testsys_cpu_interrupts_int_requestor [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_requestor, shape=Mrecord, style="rounded, filled"];
testsys_cpu_interrupts_int_responder [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_responder, shape=Mrecord, style="rounded, filled"];
testsys_cpu_interrupts_pio [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_interrupts_clk_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: DerivedClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_divider&#61;16&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\eventq_index&#61;0";
}

}

subgraph cluster_testsys_cpu_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: X86ISA";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\vendor_string&#61;M5 Simulator";
}

}

subgraph cluster_testsys_l2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2 \n: L2Cache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;4&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;3&#10;\ddio_disabled&#61;false&#10;\ddio_enabled&#61;false&#10;\ddio_way_part&#61;-1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_iocache&#61;false&#10;\is_llc&#61;false&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;20&#10;\power_model&#61;&#10;\power_state&#61;testsys.l2.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.l2.replacement_policy&#10;\response_latency&#61;3&#10;\sequential_access&#61;false&#10;\size&#61;2097152&#10;\system&#61;testsys&#10;\tag_latency&#61;3&#10;\tags&#61;testsys.l2.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
testsys_l2_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_l2_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_l2_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.l2.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.l2.tags.power_state&#10;\replacement_policy&#61;testsys.l2.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;2097152&#10;\system&#61;testsys&#10;\tag_latency&#61;3&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_l2_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;2097152";
}

subgraph cluster_testsys_l2_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_l2_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_l2_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_l3 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l3 \n: L3Cache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;16&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;20&#10;\ddio_disabled&#61;false&#10;\ddio_enabled&#61;true&#10;\ddio_way_part&#61;8&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_iocache&#61;false&#10;\is_llc&#61;true&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;32&#10;\power_model&#61;&#10;\power_state&#61;testsys.l3.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.l3.replacement_policy&#10;\response_latency&#61;20&#10;\sequential_access&#61;false&#10;\size&#61;33554432&#10;\system&#61;testsys&#10;\tag_latency&#61;20&#10;\tags&#61;testsys.l3.tags&#10;\tgts_per_mshr&#61;24&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;false";
testsys_l3_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_l3_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_l3_repl_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="repl_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_l3_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;16&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.l3.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.l3.tags.power_state&#10;\replacement_policy&#61;testsys.l3.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;33554432&#10;\system&#61;testsys&#10;\tag_latency&#61;20&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_l3_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;16&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;33554432";
}

subgraph cluster_testsys_l3_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_l3_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_l3_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_tol2bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tol2bus \n: L2XBar";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;testsys.tol2bus.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;testsys.tol2bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;testsys&#10;\use_default_range&#61;false&#10;\width&#61;32";
testsys_tol2bus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=Mrecord, style="rounded, filled"];
testsys_tol2bus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_tol2bus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;testsys";
}

subgraph cluster_testsys_tol2bus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_tol3bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tol3bus \n: L3XBar";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;testsys.tol3bus.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;Null&#10;\snoop_response_latency&#61;1&#10;\system&#61;testsys&#10;\use_default_range&#61;false&#10;\width&#61;32";
testsys_tol3bus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=Mrecord, style="rounded, filled"];
testsys_tol3bus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_tol3bus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;testsys";
}

subgraph cluster_testsys_tol3bus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_iocache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="iocache \n: IOCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:536870912&#10;\assoc&#61;16&#10;\clk_domain&#61;testsys.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\ddio_disabled&#61;false&#10;\ddio_enabled&#61;true&#10;\ddio_way_part&#61;-1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_iocache&#61;true&#10;\is_llc&#61;false&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;20&#10;\power_model&#61;&#10;\power_state&#61;testsys.iocache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.iocache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\tags&#61;testsys.iocache.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;64&#10;\writeback_clean&#61;false";
testsys_iocache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_iocache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_iocache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;16&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.iocache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.iocache.tags.power_state&#10;\replacement_policy&#61;testsys.iocache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_iocache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;16&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph cluster_testsys_iocache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_iocache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_iocache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_mem_ctrls {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls \n: MemCtrl";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\command_window&#61;10000&#10;\dram&#61;testsys.mem_ctrls.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\nvm&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;testsys.mem_ctrls.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;testsys&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
testsys_mem_ctrls_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_mem_ctrls_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_mem_ctrls_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR4_2400_16x4";
shape=Mrecord;
style="rounded, filled";
tooltip="IDD0&#61;0.043000000000000003&#10;\IDD02&#61;0.003&#10;\IDD2N&#61;0.034&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.025&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.038&#10;\IDD3N2&#61;0.003&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.032&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.11&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.10300000000000001&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.25&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.03&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.2&#10;\VDD2&#61;2.5&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;4&#10;\banks_per_rank&#61;16&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;8&#10;\clk_domain&#61;testsys.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;4&#10;\device_rowbuffer_size&#61;512&#10;\device_size&#61;1073741824&#10;\devices_per_rank&#61;16&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\power_state&#61;testsys.mem_ctrls.dram.power_state&#10;\range&#61;0:536870912&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;833&#10;\tBURST&#61;3332&#10;\tBURST_MAX&#61;3332&#10;\tBURST_MIN&#61;3332&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;833&#10;\tCL&#61;14160&#10;\tCS&#61;1666&#10;\tPPD&#61;0&#10;\tRAS&#61;32000&#10;\tRCD&#61;14160&#10;\tREFI&#61;7800000&#10;\tRFC&#61;350000&#10;\tRP&#61;14160&#10;\tRRD&#61;3332&#10;\tRRD_L&#61;4900&#10;\tRTP&#61;7500&#10;\tRTW&#61;1666&#10;\tWR&#61;15000&#10;\tWTR&#61;5000&#10;\tWTR_L&#61;5000&#10;\tXAW&#61;13328&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;340000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;128";
subgraph cluster_testsys_mem_ctrls_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

subgraph cluster_etherlink {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="etherlink \n: DistEtherLink";
shape=Mrecord;
style="rounded, filled";
tooltip="delay&#61;500000&#10;\delay_var&#61;0&#10;\dist_rank&#61;11&#10;\dist_size&#61;16&#10;\dist_sync_on_pseudo_op&#61;false&#10;\dump&#61;Null&#10;\eventq_index&#61;0&#10;\is_switch&#61;false&#10;\num_nodes&#61;2&#10;\server_name&#61;127.0.0.1&#10;\server_port&#61;2200&#10;\speed&#61;800.000000&#10;\sync_repeat&#61;500000&#10;\sync_start&#61;0";
etherlink_int0 [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=int0, shape=Mrecord, style="rounded, filled"];
}

}

testsys_system_port -> testsys_membus_cpu_side_ports  [dir=forward];
testsys_pc_ethernet_interface -> etherlink_int0  [dir=both];
testsys_pc_ethernet_dma -> testsys_iobus_cpu_side_ports  [dir=forward];
testsys_pc_ethernet_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_south_bridge_pic1_output -> testsys_pc_south_bridge_io_apic_inputs  [dir=forward];
testsys_pc_south_bridge_pic1_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_south_bridge_pic2_output -> testsys_pc_south_bridge_pic1_inputs  [dir=forward];
testsys_pc_south_bridge_pic2_inputs -> testsys_pc_south_bridge_cmos_int_pin  [dir=back];
testsys_pc_south_bridge_pic2_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_south_bridge_cmos_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_south_bridge_dma1_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_south_bridge_keyboard_mouse_int_pin -> testsys_pc_south_bridge_io_apic_inputs  [dir=forward];
testsys_pc_south_bridge_keyboard_keyboard_int_pin -> testsys_pc_south_bridge_io_apic_inputs  [dir=forward];
testsys_pc_south_bridge_keyboard_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_south_bridge_pit_int_pin -> testsys_pc_south_bridge_pic1_inputs  [dir=forward];
testsys_pc_south_bridge_pit_int_pin -> testsys_pc_south_bridge_io_apic_inputs  [dir=forward];
testsys_pc_south_bridge_pit_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_south_bridge_speaker_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_south_bridge_io_apic_int_requestor -> testsys_iobus_cpu_side_ports  [dir=forward];
testsys_pc_south_bridge_io_apic_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_south_bridge_ide_dma -> testsys_iobus_cpu_side_ports  [dir=forward];
testsys_pc_south_bridge_ide_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_pci_host_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_com_1_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_fake_com_2_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_fake_com_3_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_fake_com_4_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_fake_floppy_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pc_default_bus_cpu_side_ports -> testsys_iobus_default  [dir=back];
testsys_pc_default_bus_default -> testsys_pc_bad_addr_pio  [dir=forward];
testsys_pc_empty_isa_pio -> testsys_pc_default_bus_mem_side_ports  [dir=back];
testsys_membus_cpu_side_ports -> testsys_apicbridge_mem_side_port  [dir=back];
testsys_membus_cpu_side_ports -> testsys_l3_mem_side  [dir=back];
testsys_membus_cpu_side_ports -> testsys_cpu_interrupts_int_requestor  [dir=back];
testsys_membus_mem_side_ports -> testsys_bridge_cpu_side_port  [dir=forward];
testsys_membus_mem_side_ports -> testsys_cpu_interrupts_pio  [dir=forward];
testsys_membus_mem_side_ports -> testsys_cpu_interrupts_int_responder  [dir=forward];
testsys_membus_mem_side_ports -> testsys_mem_ctrls_port  [dir=forward];
testsys_membus_default -> testsys_membus_badaddr_responder_pio  [dir=forward];
testsys_iobus_cpu_side_ports -> testsys_bridge_mem_side_port  [dir=back];
testsys_iobus_mem_side_ports -> testsys_apicbridge_cpu_side_port  [dir=forward];
testsys_cpu_icache_port -> testsys_cpu_icache_cpu_side  [dir=forward];
testsys_cpu_dcache_port -> testsys_cpu_dcache_cpu_side  [dir=forward];
testsys_cpu_mmu_itb_walker_port -> testsys_cpu_itb_walker_cache_cpu_side  [dir=forward];
testsys_cpu_mmu_dtb_walker_port -> testsys_cpu_dtb_walker_cache_cpu_side  [dir=forward];
testsys_tol2bus_cpu_side_ports -> testsys_cpu_icache_mem_side  [dir=back];
testsys_tol2bus_cpu_side_ports -> testsys_cpu_dcache_mem_side  [dir=back];
testsys_tol2bus_cpu_side_ports -> testsys_cpu_itb_walker_cache_mem_side  [dir=back];
testsys_tol2bus_cpu_side_ports -> testsys_cpu_dtb_walker_cache_mem_side  [dir=back];
testsys_tol2bus_mem_side_ports -> testsys_l2_cpu_side  [dir=forward];
testsys_tol3bus_cpu_side_ports -> testsys_l2_mem_side  [dir=back];
testsys_tol3bus_cpu_side_ports -> testsys_iocache_mem_side  [dir=back];
testsys_tol3bus_mem_side_ports -> testsys_l3_cpu_side  [dir=forward];
testsys_iocache_cpu_side -> testsys_iobus_mem_side_ports  [dir=back];
}
