
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	c0 1d 00 20 19 2c 00 00 29 5a 00 00 ed 2b 00 00     ... .,..)Z...+..
  10:	ed 2b 00 00 ed 2b 00 00 ed 2b 00 00 00 00 00 00     .+...+...+......
	...
  2c:	21 25 00 00 ed 2b 00 00 00 00 00 00 cd 24 00 00     !%...+.......$..
  3c:	ed 2b 00 00                                         .+..

00000040 <_irq_vector_table>:
  40:	d1 25 00 00 d1 25 00 00 d1 25 00 00 d1 25 00 00     .%...%...%...%..
  50:	d1 25 00 00 d1 25 00 00 d1 25 00 00 d1 25 00 00     .%...%...%...%..
  60:	d1 25 00 00 d1 25 00 00 d1 25 00 00 d1 25 00 00     .%...%...%...%..
  70:	d1 25 00 00 d1 25 00 00 d1 25 00 00 d1 25 00 00     .%...%...%...%..
  80:	d1 25 00 00 d1 25 00 00 d1 25 00 00 d1 25 00 00     .%...%...%...%..
  90:	d1 25 00 00 d1 25 00 00 d1 25 00 00 d1 25 00 00     .%...%...%...%..
  a0:	d1 25 00 00 d1 25 00 00 d1 25 00 00 d1 25 00 00     .%...%...%...%..
  b0:	d1 25 00 00 d1 25 00 00 d1 25 00 00 d1 25 00 00     .%...%...%...%..
  c0:	d1 25 00 00 d1 25 00 00 d1 25 00 00 d1 25 00 00     .%...%...%...%..
  d0:	d1 25 00 00 d1 25 00 00 d1 25 00 00                 .%...%...%..

Disassembly of section text:

000000dc <__aeabi_uldivmod>:
      dc:	b953      	cbnz	r3, f4 <__aeabi_uldivmod+0x18>
      de:	b94a      	cbnz	r2, f4 <__aeabi_uldivmod+0x18>
      e0:	2900      	cmp	r1, #0
      e2:	bf08      	it	eq
      e4:	2800      	cmpeq	r0, #0
      e6:	bf1c      	itt	ne
      e8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
      ec:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
      f0:	f000 b80c 	b.w	10c <__aeabi_idiv0>
      f4:	f1ad 0c08 	sub.w	ip, sp, #8
      f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
      fc:	f000 f808 	bl	110 <__udivmoddi4>
     100:	f8dd e004 	ldr.w	lr, [sp, #4]
     104:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     108:	b004      	add	sp, #16
     10a:	4770      	bx	lr

0000010c <__aeabi_idiv0>:
     10c:	4770      	bx	lr
     10e:	bf00      	nop

00000110 <__udivmoddi4>:
     110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     114:	4686      	mov	lr, r0
     116:	468c      	mov	ip, r1
     118:	4608      	mov	r0, r1
     11a:	9e08      	ldr	r6, [sp, #32]
     11c:	4615      	mov	r5, r2
     11e:	4674      	mov	r4, lr
     120:	4619      	mov	r1, r3
     122:	2b00      	cmp	r3, #0
     124:	f040 80c2 	bne.w	2ac <CONFIG_FLASH_SIZE+0xac>
     128:	4285      	cmp	r5, r0
     12a:	fab2 f282 	clz	r2, r2
     12e:	d945      	bls.n	1bc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x4f>
     130:	b14a      	cbz	r2, 146 <CONFIG_IDLE_STACK_SIZE+0x6>
     132:	f1c2 0320 	rsb	r3, r2, #32
     136:	fa00 fc02 	lsl.w	ip, r0, r2
     13a:	fa2e f303 	lsr.w	r3, lr, r3
     13e:	4095      	lsls	r5, r2
     140:	ea43 0c0c 	orr.w	ip, r3, ip
     144:	4094      	lsls	r4, r2
     146:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     14a:	b2a8      	uxth	r0, r5
     14c:	fbbc f8fe 	udiv	r8, ip, lr
     150:	0c23      	lsrs	r3, r4, #16
     152:	fb0e cc18 	mls	ip, lr, r8, ip
     156:	fb08 f900 	mul.w	r9, r8, r0
     15a:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     15e:	4599      	cmp	r9, r3
     160:	d928      	bls.n	1b4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x47>
     162:	18eb      	adds	r3, r5, r3
     164:	f108 37ff 	add.w	r7, r8, #4294967295	; 0xffffffff
     168:	d204      	bcs.n	174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
     16a:	4599      	cmp	r9, r3
     16c:	d902      	bls.n	174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
     16e:	f1a8 0702 	sub.w	r7, r8, #2
     172:	442b      	add	r3, r5
     174:	eba3 0309 	sub.w	r3, r3, r9
     178:	b2a4      	uxth	r4, r4
     17a:	fbb3 fcfe 	udiv	ip, r3, lr
     17e:	fb0e 331c 	mls	r3, lr, ip, r3
     182:	fb0c f000 	mul.w	r0, ip, r0
     186:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     18a:	42a0      	cmp	r0, r4
     18c:	d914      	bls.n	1b8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x4b>
     18e:	192c      	adds	r4, r5, r4
     190:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     194:	d204      	bcs.n	1a0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x33>
     196:	42a0      	cmp	r0, r4
     198:	d902      	bls.n	1a0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x33>
     19a:	f1ac 0302 	sub.w	r3, ip, #2
     19e:	442c      	add	r4, r5
     1a0:	1a24      	subs	r4, r4, r0
     1a2:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
     1a6:	b11e      	cbz	r6, 1b0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x43>
     1a8:	40d4      	lsrs	r4, r2
     1aa:	2300      	movs	r3, #0
     1ac:	6034      	str	r4, [r6, #0]
     1ae:	6073      	str	r3, [r6, #4]
     1b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1b4:	4647      	mov	r7, r8
     1b6:	e7dd      	b.n	174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
     1b8:	4663      	mov	r3, ip
     1ba:	e7f1      	b.n	1a0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x33>
     1bc:	bb92      	cbnz	r2, 224 <CONFIG_FLASH_SIZE+0x24>
     1be:	1b43      	subs	r3, r0, r5
     1c0:	2101      	movs	r1, #1
     1c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1c6:	b2af      	uxth	r7, r5
     1c8:	fbb3 fcfe 	udiv	ip, r3, lr
     1cc:	0c20      	lsrs	r0, r4, #16
     1ce:	fb0e 331c 	mls	r3, lr, ip, r3
     1d2:	fb0c f807 	mul.w	r8, ip, r7
     1d6:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     1da:	4598      	cmp	r8, r3
     1dc:	d962      	bls.n	2a4 <CONFIG_FLASH_SIZE+0xa4>
     1de:	18eb      	adds	r3, r5, r3
     1e0:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     1e4:	d204      	bcs.n	1f0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x83>
     1e6:	4598      	cmp	r8, r3
     1e8:	d902      	bls.n	1f0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x83>
     1ea:	f1ac 0002 	sub.w	r0, ip, #2
     1ee:	442b      	add	r3, r5
     1f0:	eba3 0308 	sub.w	r3, r3, r8
     1f4:	b2a4      	uxth	r4, r4
     1f6:	fbb3 fcfe 	udiv	ip, r3, lr
     1fa:	fb0e 331c 	mls	r3, lr, ip, r3
     1fe:	fb0c f707 	mul.w	r7, ip, r7
     202:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     206:	42a7      	cmp	r7, r4
     208:	d94e      	bls.n	2a8 <CONFIG_FLASH_SIZE+0xa8>
     20a:	192c      	adds	r4, r5, r4
     20c:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     210:	d204      	bcs.n	21c <CONFIG_FLASH_SIZE+0x1c>
     212:	42a7      	cmp	r7, r4
     214:	d902      	bls.n	21c <CONFIG_FLASH_SIZE+0x1c>
     216:	f1ac 0302 	sub.w	r3, ip, #2
     21a:	442c      	add	r4, r5
     21c:	1be4      	subs	r4, r4, r7
     21e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     222:	e7c0      	b.n	1a6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x39>
     224:	f1c2 0320 	rsb	r3, r2, #32
     228:	fa20 f103 	lsr.w	r1, r0, r3
     22c:	4095      	lsls	r5, r2
     22e:	4090      	lsls	r0, r2
     230:	fa2e f303 	lsr.w	r3, lr, r3
     234:	4303      	orrs	r3, r0
     236:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     23a:	b2af      	uxth	r7, r5
     23c:	fbb1 fcfe 	udiv	ip, r1, lr
     240:	fb0e 101c 	mls	r0, lr, ip, r1
     244:	0c19      	lsrs	r1, r3, #16
     246:	fb0c f807 	mul.w	r8, ip, r7
     24a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     24e:	4588      	cmp	r8, r1
     250:	fa04 f402 	lsl.w	r4, r4, r2
     254:	d922      	bls.n	29c <CONFIG_FLASH_SIZE+0x9c>
     256:	1869      	adds	r1, r5, r1
     258:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     25c:	d204      	bcs.n	268 <CONFIG_FLASH_SIZE+0x68>
     25e:	4588      	cmp	r8, r1
     260:	d902      	bls.n	268 <CONFIG_FLASH_SIZE+0x68>
     262:	f1ac 0002 	sub.w	r0, ip, #2
     266:	4429      	add	r1, r5
     268:	eba1 0108 	sub.w	r1, r1, r8
     26c:	b29b      	uxth	r3, r3
     26e:	fbb1 fcfe 	udiv	ip, r1, lr
     272:	fb0e 111c 	mls	r1, lr, ip, r1
     276:	fb0c f707 	mul.w	r7, ip, r7
     27a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     27e:	429f      	cmp	r7, r3
     280:	d90e      	bls.n	2a0 <CONFIG_FLASH_SIZE+0xa0>
     282:	18eb      	adds	r3, r5, r3
     284:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     288:	d204      	bcs.n	294 <CONFIG_FLASH_SIZE+0x94>
     28a:	429f      	cmp	r7, r3
     28c:	d902      	bls.n	294 <CONFIG_FLASH_SIZE+0x94>
     28e:	f1ac 0102 	sub.w	r1, ip, #2
     292:	442b      	add	r3, r5
     294:	1bdb      	subs	r3, r3, r7
     296:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     29a:	e792      	b.n	1c2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x55>
     29c:	4660      	mov	r0, ip
     29e:	e7e3      	b.n	268 <CONFIG_FLASH_SIZE+0x68>
     2a0:	4661      	mov	r1, ip
     2a2:	e7f7      	b.n	294 <CONFIG_FLASH_SIZE+0x94>
     2a4:	4660      	mov	r0, ip
     2a6:	e7a3      	b.n	1f0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x83>
     2a8:	4663      	mov	r3, ip
     2aa:	e7b7      	b.n	21c <CONFIG_FLASH_SIZE+0x1c>
     2ac:	4283      	cmp	r3, r0
     2ae:	d906      	bls.n	2be <CONFIG_FLASH_SIZE+0xbe>
     2b0:	b916      	cbnz	r6, 2b8 <CONFIG_FLASH_SIZE+0xb8>
     2b2:	2100      	movs	r1, #0
     2b4:	4608      	mov	r0, r1
     2b6:	e77b      	b.n	1b0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x43>
     2b8:	e9c6 e000 	strd	lr, r0, [r6]
     2bc:	e7f9      	b.n	2b2 <CONFIG_FLASH_SIZE+0xb2>
     2be:	fab3 f783 	clz	r7, r3
     2c2:	b98f      	cbnz	r7, 2e8 <CONFIG_FLASH_SIZE+0xe8>
     2c4:	4283      	cmp	r3, r0
     2c6:	d301      	bcc.n	2cc <CONFIG_FLASH_SIZE+0xcc>
     2c8:	4572      	cmp	r2, lr
     2ca:	d808      	bhi.n	2de <CONFIG_FLASH_SIZE+0xde>
     2cc:	ebbe 0402 	subs.w	r4, lr, r2
     2d0:	eb60 0303 	sbc.w	r3, r0, r3
     2d4:	2001      	movs	r0, #1
     2d6:	469c      	mov	ip, r3
     2d8:	b91e      	cbnz	r6, 2e2 <CONFIG_FLASH_SIZE+0xe2>
     2da:	2100      	movs	r1, #0
     2dc:	e768      	b.n	1b0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x43>
     2de:	4638      	mov	r0, r7
     2e0:	e7fa      	b.n	2d8 <CONFIG_FLASH_SIZE+0xd8>
     2e2:	e9c6 4c00 	strd	r4, ip, [r6]
     2e6:	e7f8      	b.n	2da <CONFIG_FLASH_SIZE+0xda>
     2e8:	f1c7 0c20 	rsb	ip, r7, #32
     2ec:	40bb      	lsls	r3, r7
     2ee:	fa22 f40c 	lsr.w	r4, r2, ip
     2f2:	431c      	orrs	r4, r3
     2f4:	fa2e f10c 	lsr.w	r1, lr, ip
     2f8:	fa20 f30c 	lsr.w	r3, r0, ip
     2fc:	40b8      	lsls	r0, r7
     2fe:	4301      	orrs	r1, r0
     300:	ea4f 4914 	mov.w	r9, r4, lsr #16
     304:	fa0e f507 	lsl.w	r5, lr, r7
     308:	fbb3 f8f9 	udiv	r8, r3, r9
     30c:	fa1f fe84 	uxth.w	lr, r4
     310:	fb09 3018 	mls	r0, r9, r8, r3
     314:	0c0b      	lsrs	r3, r1, #16
     316:	fb08 fa0e 	mul.w	sl, r8, lr
     31a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     31e:	459a      	cmp	sl, r3
     320:	fa02 f207 	lsl.w	r2, r2, r7
     324:	d940      	bls.n	3a8 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0xa8>
     326:	18e3      	adds	r3, r4, r3
     328:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     32c:	d204      	bcs.n	338 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x38>
     32e:	459a      	cmp	sl, r3
     330:	d902      	bls.n	338 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x38>
     332:	f1a8 0002 	sub.w	r0, r8, #2
     336:	4423      	add	r3, r4
     338:	eba3 030a 	sub.w	r3, r3, sl
     33c:	b289      	uxth	r1, r1
     33e:	fbb3 f8f9 	udiv	r8, r3, r9
     342:	fb09 3318 	mls	r3, r9, r8, r3
     346:	fb08 fe0e 	mul.w	lr, r8, lr
     34a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     34e:	458e      	cmp	lr, r1
     350:	d92c      	bls.n	3ac <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0xac>
     352:	1861      	adds	r1, r4, r1
     354:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     358:	d204      	bcs.n	364 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x64>
     35a:	458e      	cmp	lr, r1
     35c:	d902      	bls.n	364 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x64>
     35e:	f1a8 0302 	sub.w	r3, r8, #2
     362:	4421      	add	r1, r4
     364:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     368:	fba0 9802 	umull	r9, r8, r0, r2
     36c:	eba1 010e 	sub.w	r1, r1, lr
     370:	4541      	cmp	r1, r8
     372:	46ce      	mov	lr, r9
     374:	4643      	mov	r3, r8
     376:	d302      	bcc.n	37e <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x7e>
     378:	d106      	bne.n	388 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x88>
     37a:	454d      	cmp	r5, r9
     37c:	d204      	bcs.n	388 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x88>
     37e:	ebb9 0e02 	subs.w	lr, r9, r2
     382:	eb68 0304 	sbc.w	r3, r8, r4
     386:	3801      	subs	r0, #1
     388:	2e00      	cmp	r6, #0
     38a:	d0a6      	beq.n	2da <CONFIG_FLASH_SIZE+0xda>
     38c:	ebb5 020e 	subs.w	r2, r5, lr
     390:	eb61 0103 	sbc.w	r1, r1, r3
     394:	fa01 fc0c 	lsl.w	ip, r1, ip
     398:	fa22 f307 	lsr.w	r3, r2, r7
     39c:	ea4c 0303 	orr.w	r3, ip, r3
     3a0:	40f9      	lsrs	r1, r7
     3a2:	e9c6 3100 	strd	r3, r1, [r6]
     3a6:	e798      	b.n	2da <CONFIG_FLASH_SIZE+0xda>
     3a8:	4640      	mov	r0, r8
     3aa:	e7c5      	b.n	338 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x38>
     3ac:	4643      	mov	r3, r8
     3ae:	e7d9      	b.n	364 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x64>

000003b0 <main>:

#include "bist_manager.h"


void main(void)
{
     3b0:	b508      	push	{r3, lr}
	printk("Hello World! %s\n", CONFIG_BOARD);
     3b2:	4908      	ldr	r1, [pc, #32]	; (3d4 <main+0x24>)
     3b4:	4808      	ldr	r0, [pc, #32]	; (3d8 <main+0x28>)
     3b6:	f004 ff06 	bl	51c6 <printk>
	// {
	// 	printk("dev not init well");
	// 	return;
	// }
	// sensor_attr_set(dev, 0, 0, NULL);
	run_all_bists();
     3ba:	f000 f811 	bl	3e0 <run_all_bists>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     3be:	f44f 3020 	mov.w	r0, #163840	; 0x28000
     3c2:	2100      	movs	r1, #0
     3c4:	f004 fbfe 	bl	4bc4 <z_impl_k_sleep>
	k_sleep(K_MSEC(5000));
	printk("done by by");
}
     3c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	printk("done by by");
     3cc:	4803      	ldr	r0, [pc, #12]	; (3dc <main+0x2c>)
     3ce:	f004 befa 	b.w	51c6 <printk>
     3d2:	bf00      	nop
     3d4:	00006370 	.word	0x00006370
     3d8:	0000637b 	.word	0x0000637b
     3dc:	0000638c 	.word	0x0000638c

000003e0 <run_all_bists>:
//     printk("Hello World! %s\n", CONFIG_BOARD);
// }


void run_all_bists(void)
{
     3e0:	b510      	push	{r4, lr}
    // }
    // LOG_INF("\n===========================================\n BIST END \n ================================");

    for (size_t i = 0; i < ARRAY_SIZE(devs_with_bist_prop); i++) 
    {
        my_bist_run(devs_with_bist_prop[i], NULL);
     3e2:	4c0a      	ldr	r4, [pc, #40]	; (40c <CONFIG_LOG_BUFFER_SIZE+0xc>)
    printk("Enter the Bist!\n");
     3e4:	480a      	ldr	r0, [pc, #40]	; (410 <CONFIG_LOG_BUFFER_SIZE+0x10>)
     3e6:	f004 feee 	bl	51c6 <printk>
        my_bist_run(devs_with_bist_prop[i], NULL);
     3ea:	6820      	ldr	r0, [r4, #0]


static inline int my_bist_run(const struct device *dev, void* context)
{
    const struct my_device_api *api =(const struct my_device_api *)dev->api;
    if (api->bist_run == NULL) {
     3ec:	6883      	ldr	r3, [r0, #8]
     3ee:	695b      	ldr	r3, [r3, #20]
     3f0:	b10b      	cbz	r3, 3f6 <CONFIG_LOG_FAILURE_REPORT_PERIOD+0xe>
        return -ENOSYS;
    }
    return api->bist_run(dev, context);
     3f2:	2100      	movs	r1, #0
     3f4:	4798      	blx	r3
     3f6:	6860      	ldr	r0, [r4, #4]
    if (api->bist_run == NULL) {
     3f8:	6883      	ldr	r3, [r0, #8]
     3fa:	695b      	ldr	r3, [r3, #20]
     3fc:	b10b      	cbz	r3, 402 <CONFIG_LOG_BUFFER_SIZE+0x2>
    return api->bist_run(dev, context);
     3fe:	2100      	movs	r1, #0
     400:	4798      	blx	r3

//     }
//     my_bist_run(devs_with_bist_prop, NULL);
    printk("done the Bist!\n");

     402:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    printk("done the Bist!\n");
     406:	4803      	ldr	r0, [pc, #12]	; (414 <CONFIG_LOG_BUFFER_SIZE+0x14>)
     408:	f004 bedd 	b.w	51c6 <printk>
     40c:	20000000 	.word	0x20000000
     410:	00006397 	.word	0x00006397
     414:	000063a8 	.word	0x000063a8

00000418 <cbvprintf_package>:
	return cb(str, strl, ctx);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
     418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     41c:	b091      	sub	sp, #68	; 0x44
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
	bool is_str_arg = false;
	union cbprintf_package_hdr *pkg_hdr = packaged;

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
     41e:	0784      	lsls	r4, r0, #30
{
     420:	9300      	str	r3, [sp, #0]
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
     422:	f002 0304 	and.w	r3, r2, #4
     426:	9302      	str	r3, [sp, #8]
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     428:	f3c2 03c2 	ubfx	r3, r2, #3, #3
     42c:	f103 0301 	add.w	r3, r3, #1
     430:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
{
     434:	9203      	str	r2, [sp, #12]
     436:	4605      	mov	r5, r0
     438:	460e      	mov	r6, r1
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     43a:	9305      	str	r3, [sp, #20]
	if ((uintptr_t)packaged % sizeof(void *)) {
     43c:	f040 81be 	bne.w	7bc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2d4>
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * multiple of pointer size for the above to preserve alignment.
	 *
	 * Refer to union cbprintf_package_hdr for more details.
	 */
	buf += sizeof(*pkg_hdr);
     440:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
     442:	b130      	cbz	r0, 452 <cbvprintf_package+0x3a>

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
     444:	2907      	cmp	r1, #7
     446:	d809      	bhi.n	45c <cbvprintf_package+0x44>
		return -ENOSPC;
     448:	f06f 001b 	mvn.w	r0, #27
	return BUF_OFFSET;

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
     44c:	b011      	add	sp, #68	; 0x44
     44e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
     452:	f001 0607 	and.w	r6, r1, #7
     456:	1d34      	adds	r4, r6, #4
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
     458:	f1c6 0608 	rsb	r6, r6, #8
	s = fmt--;
     45c:	9b00      	ldr	r3, [sp, #0]
	unsigned int s_ro_cnt = 0; /* number of ro strings */
     45e:	f04f 0900 	mov.w	r9, #0
	s = fmt--;
     462:	1e59      	subs	r1, r3, #1
	align = VA_STACK_ALIGN(char *);
     464:	f04f 0a04 	mov.w	sl, #4
	int arg_idx	      = -1; /* Argument index. Preincremented thus starting from -1.*/
     468:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     46c:	9301      	str	r3, [sp, #4]
	unsigned int s_rw_cnt = 0; /* number of rw strings */
     46e:	f8cd 9010 	str.w	r9, [sp, #16]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
     472:	464f      	mov	r7, r9
	bool parsing = false;
     474:	46cb      	mov	fp, r9
	size = sizeof(char *);
     476:	4653      	mov	r3, sl
			if (buf0 != NULL) {
     478:	b10d      	cbz	r5, 47e <cbvprintf_package+0x66>
				*(const char **)buf = s;
     47a:	9a00      	ldr	r2, [sp, #0]
     47c:	6022      	str	r2, [r4, #0]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     47e:	9805      	ldr	r0, [sp, #20]
     480:	2800      	cmp	r0, #0
     482:	f300 80eb 	bgt.w	65c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x174>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
     486:	489a      	ldr	r0, [pc, #616]	; (6f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x208>)
     488:	9a00      	ldr	r2, [sp, #0]
     48a:	4282      	cmp	r2, r0
     48c:	d303      	bcc.n	496 <cbvprintf_package+0x7e>
     48e:	4899      	ldr	r0, [pc, #612]	; (6f4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x20c>)
     490:	4282      	cmp	r2, r0
     492:	f0c0 80e3 	bcc.w	65c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x174>
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     496:	9a03      	ldr	r2, [sp, #12]
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     498:	eba4 0e05 	sub.w	lr, r4, r5
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     49c:	0792      	lsls	r2, r2, #30
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     49e:	ea4f 009e 	mov.w	r0, lr, lsr #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     4a2:	f100 8106 	bmi.w	6b2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ca>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
     4a6:	2f0f      	cmp	r7, #15
     4a8:	f200 80b4 	bhi.w	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
				if (buf0 != NULL) {
     4ac:	2d00      	cmp	r5, #0
     4ae:	f000 8108 	beq.w	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
					str_ptr_pos[s_idx] = s_ptr_idx;
     4b2:	f107 0240 	add.w	r2, r7, #64	; 0x40
     4b6:	eb0d 0c02 	add.w	ip, sp, r2
					str_ptr_arg[s_idx] = arg_idx;
     4ba:	9a01      	ldr	r2, [sp, #4]
					str_ptr_pos[s_idx] = s_ptr_idx;
     4bc:	f80c 0c20 	strb.w	r0, [ip, #-32]
					str_ptr_arg[s_idx] = arg_idx;
     4c0:	f80c 2c10 	strb.w	r2, [ip, #-16]
						s_rw_cnt++;
     4c4:	9804      	ldr	r0, [sp, #16]
     4c6:	3001      	adds	r0, #1
     4c8:	9004      	str	r0, [sp, #16]
     4ca:	e0ea      	b.n	6a2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ba>
			switch (*fmt) {
     4cc:	287a      	cmp	r0, #122	; 0x7a
     4ce:	d860      	bhi.n	592 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xaa>
     4d0:	284b      	cmp	r0, #75	; 0x4b
     4d2:	d80e      	bhi.n	4f2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa>
     4d4:	2847      	cmp	r0, #71	; 0x47
     4d6:	d85c      	bhi.n	592 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xaa>
     4d8:	2829      	cmp	r0, #41	; 0x29
     4da:	d82f      	bhi.n	53c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x54>
     4dc:	2825      	cmp	r0, #37	; 0x25
     4de:	d055      	beq.n	58c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa4>
     4e0:	d857      	bhi.n	592 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xaa>
     4e2:	2820      	cmp	r0, #32
     4e4:	d07d      	beq.n	5e2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xfa>
     4e6:	3823      	subs	r0, #35	; 0x23
     4e8:	f1d0 0b00 	rsbs	fp, r0, #0
     4ec:	eb4b 0b00 	adc.w	fp, fp, r0
     4f0:	e077      	b.n	5e2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xfa>
     4f2:	f1a0 0c4c 	sub.w	ip, r0, #76	; 0x4c
     4f6:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
     4fa:	d84a      	bhi.n	592 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xaa>
     4fc:	e8df f00c 	tbb	[pc, ip]
     500:	49494971 	.word	0x49494971
     504:	49494949 	.word	0x49494949
     508:	49494949 	.word	0x49494949
     50c:	4949494c 	.word	0x4949494c
     510:	49494949 	.word	0x49494949
     514:	4c495a49 	.word	0x4c495a49
     518:	5a5a5a4c 	.word	0x5a5a5a4c
     51c:	496e4c71 	.word	0x496e4c71
     520:	4c184971 	.word	0x4c184971
     524:	83494918 	.word	0x83494918
     528:	49494c80 	.word	0x49494c80
     52c:	494c      	.short	0x494c
     52e:	80          	.byte	0x80
     52f:	00          	.byte	0x00
     530:	2000      	movs	r0, #0
     532:	f04f 0b00 	mov.w	fp, #0
				align = VA_STACK_ALIGN(void *);
     536:	f04f 0a04 	mov.w	sl, #4
     53a:	e039      	b.n	5b0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc8>
			switch (*fmt) {
     53c:	f1a0 0c2a 	sub.w	ip, r0, #42	; 0x2a
     540:	fa5f fc8c 	uxtb.w	ip, ip
     544:	2201      	movs	r2, #1
     546:	fa02 fc0c 	lsl.w	ip, r2, ip
     54a:	ea1c 0f0e 	tst.w	ip, lr
     54e:	d148      	bne.n	5e2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xfa>
     550:	f01c 5062 	ands.w	r0, ip, #947912704	; 0x38800000
     554:	d12e      	bne.n	5b4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xcc>
     556:	ea1c 0b02 	ands.w	fp, ip, r2
     55a:	d042      	beq.n	5e2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xfa>
		buf = (void *) ROUND_UP(buf, align);
     55c:	3c01      	subs	r4, #1
     55e:	4454      	add	r4, sl
     560:	f1ca 0c00 	rsb	ip, sl, #0
     564:	ea04 040c 	and.w	r4, r4, ip
		if (buf0 != NULL && BUF_OFFSET + size > len) {
     568:	2d00      	cmp	r5, #0
     56a:	d061      	beq.n	630 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x148>
     56c:	eba3 0c05 	sub.w	ip, r3, r5
     570:	44a4      	add	ip, r4
     572:	45b4      	cmp	ip, r6
     574:	f63f af68 	bhi.w	448 <cbvprintf_package+0x30>
		if (is_str_arg) {
     578:	2800      	cmp	r0, #0
     57a:	d168      	bne.n	64e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x166>
		} else if (size == sizeof(int)) {
     57c:	2b04      	cmp	r3, #4
     57e:	d147      	bne.n	610 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x128>
			int v = va_arg(ap, int);
     580:	f858 3b04 	ldr.w	r3, [r8], #4
				*(int *)buf = v;
     584:	6023      	str	r3, [r4, #0]
			buf += sizeof(int);
     586:	3404      	adds	r4, #4
     588:	2304      	movs	r3, #4
     58a:	e02a      	b.n	5e2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xfa>
				arg_idx--;
     58c:	9a01      	ldr	r2, [sp, #4]
     58e:	3a01      	subs	r2, #1
     590:	9201      	str	r2, [sp, #4]
				parsing = false;
     592:	f04f 0b00 	mov.w	fp, #0
				continue;
     596:	e024      	b.n	5e2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xfa>
				if (fmt[-1] == 'l') {
     598:	f811 0c01 	ldrb.w	r0, [r1, #-1]
     59c:	286c      	cmp	r0, #108	; 0x6c
     59e:	d134      	bne.n	60a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x122>
					if (fmt[-2] == 'l') {
     5a0:	f811 3c02 	ldrb.w	r3, [r1, #-2]
     5a4:	2000      	movs	r0, #0
     5a6:	2b6c      	cmp	r3, #108	; 0x6c
				parsing = false;
     5a8:	4683      	mov	fp, r0
					if (fmt[-2] == 'l') {
     5aa:	d1c4      	bne.n	536 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4e>
						align = VA_STACK_ALIGN(long long);
     5ac:	f04f 0a08 	mov.w	sl, #8
				size = sizeof(void *);
     5b0:	4653      	mov	r3, sl
     5b2:	e7d3      	b.n	55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>
					v.ld = va_arg(ap, long double);
     5b4:	f108 0807 	add.w	r8, r8, #7
     5b8:	f028 0807 	bic.w	r8, r8, #7
				buf = (void *) ROUND_UP(buf, align);
     5bc:	3407      	adds	r4, #7
					v.ld = va_arg(ap, long double);
     5be:	e8f8 ab02 	ldrd	sl, fp, [r8], #8
				buf = (void *) ROUND_UP(buf, align);
     5c2:	f024 0407 	bic.w	r4, r4, #7
				if (buf0 != NULL) {
     5c6:	b135      	cbz	r5, 5d6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xee>
					if (BUF_OFFSET + size > len) {
     5c8:	9806      	ldr	r0, [sp, #24]
     5ca:	4420      	add	r0, r4
     5cc:	42b0      	cmp	r0, r6
     5ce:	f63f af3b 	bhi.w	448 <cbvprintf_package+0x30>
						*(long double *)buf = v.ld;
     5d2:	e9c4 ab00 	strd	sl, fp, [r4]
				buf += size;
     5d6:	3408      	adds	r4, #8
				parsing = false;
     5d8:	f04f 0b00 	mov.w	fp, #0
			switch (*fmt) {
     5dc:	f04f 0a08 	mov.w	sl, #8
     5e0:	4653      	mov	r3, sl
			if (*++fmt == '\0') {
     5e2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
     5e6:	2800      	cmp	r0, #0
     5e8:	d078      	beq.n	6dc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1f4>
			if (!parsing) {
     5ea:	f1bb 0f00 	cmp.w	fp, #0
     5ee:	f47f af6d 	bne.w	4cc <cbvprintf_package+0xb4>
				if (*fmt == '%') {
     5f2:	2825      	cmp	r0, #37	; 0x25
     5f4:	d1f5      	bne.n	5e2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xfa>
					arg_idx++;
     5f6:	9b01      	ldr	r3, [sp, #4]
     5f8:	3301      	adds	r3, #1
     5fa:	9301      	str	r3, [sp, #4]
					parsing = true;
     5fc:	f04f 0b01 	mov.w	fp, #1
				align = VA_STACK_ALIGN(size_t);
     600:	f04f 0a04 	mov.w	sl, #4
     604:	e7ec      	b.n	5e0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf8>
			switch (*fmt) {
     606:	4658      	mov	r0, fp
     608:	e793      	b.n	532 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4a>
     60a:	2000      	movs	r0, #0
				parsing = false;
     60c:	4683      	mov	fp, r0
     60e:	e7a5      	b.n	55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>
		} else if (size == sizeof(long long)) {
     610:	2b08      	cmp	r3, #8
     612:	d002      	beq.n	61a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x132>
					return -EINVAL;
     614:	f06f 0015 	mvn.w	r0, #21
     618:	e718      	b.n	44c <cbvprintf_package+0x34>
			long long v = va_arg(ap, long long);
     61a:	f108 0807 	add.w	r8, r8, #7
     61e:	f028 0807 	bic.w	r8, r8, #7
     622:	e8f8 2302 	ldrd	r2, r3, [r8], #8
					*(long long *)buf = v;
     626:	e9c4 2300 	strd	r2, r3, [r4]
			buf += sizeof(long long);
     62a:	3408      	adds	r4, #8
     62c:	2308      	movs	r3, #8
     62e:	e7d8      	b.n	5e2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xfa>
		if (is_str_arg) {
     630:	b968      	cbnz	r0, 64e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x166>
		} else if (size == sizeof(int)) {
     632:	2b04      	cmp	r3, #4
     634:	d102      	bne.n	63c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x154>
			int v = va_arg(ap, int);
     636:	f108 0804 	add.w	r8, r8, #4
			if (buf0 != NULL) {
     63a:	e7a4      	b.n	586 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9e>
		} else if (size == sizeof(long long)) {
     63c:	2b08      	cmp	r3, #8
     63e:	d1e9      	bne.n	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
			long long v = va_arg(ap, long long);
     640:	f108 0807 	add.w	r8, r8, #7
     644:	f028 0807 	bic.w	r8, r8, #7
     648:	f108 0808 	add.w	r8, r8, #8
			if (buf0 != NULL) {
     64c:	e7ed      	b.n	62a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x142>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     64e:	9a05      	ldr	r2, [sp, #20]
     650:	3a01      	subs	r2, #1
     652:	9205      	str	r2, [sp, #20]
			s = va_arg(ap, char *);
     654:	f858 2b04 	ldr.w	r2, [r8], #4
     658:	9200      	str	r2, [sp, #0]
     65a:	e70d      	b.n	478 <cbvprintf_package+0x60>
			if (is_ro && !do_ro) {
     65c:	9a03      	ldr	r2, [sp, #12]
     65e:	0790      	lsls	r0, r2, #30
     660:	d520      	bpl.n	6a4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1bc>
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     662:	eba4 0e05 	sub.w	lr, r4, r5
     666:	ea4f 009e 	mov.w	r0, lr, lsr #2
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     66a:	f04f 0c01 	mov.w	ip, #1
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     66e:	f5be 7f00 	cmp.w	lr, #512	; 0x200
     672:	d2cf      	bcs.n	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
     674:	2f0f      	cmp	r7, #15
     676:	d8cd      	bhi.n	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
				if (buf0 != NULL) {
     678:	b1f5      	cbz	r5, 6b8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1d0>
					str_ptr_pos[s_idx] = s_ptr_idx;
     67a:	f107 0240 	add.w	r2, r7, #64	; 0x40
     67e:	eb0d 0e02 	add.w	lr, sp, r2
     682:	b2c0      	uxtb	r0, r0
					str_ptr_arg[s_idx] = arg_idx;
     684:	9a01      	ldr	r2, [sp, #4]
					str_ptr_pos[s_idx] = s_ptr_idx;
     686:	f80e 0c20 	strb.w	r0, [lr, #-32]
					str_ptr_arg[s_idx] = arg_idx;
     68a:	f80e 2c10 	strb.w	r2, [lr, #-16]
					if (is_ro) {
     68e:	f1bc 0f00 	cmp.w	ip, #0
     692:	f43f af17 	beq.w	4c4 <cbvprintf_package+0xac>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
     696:	f060 007f 	orn	r0, r0, #127	; 0x7f
     69a:	f80e 0c20 	strb.w	r0, [lr, #-32]
						s_ro_cnt++;
     69e:	f109 0901 	add.w	r9, r9, #1
				s_idx++;
     6a2:	3701      	adds	r7, #1
					if (BUF_OFFSET + size > len) {
     6a4:	f1c5 0208 	rsb	r2, r5, #8
			buf += sizeof(char *);
     6a8:	3404      	adds	r4, #4
					if (BUF_OFFSET + size > len) {
     6aa:	9206      	str	r2, [sp, #24]
			switch (*fmt) {
     6ac:	f64f 7eda 	movw	lr, #65498	; 0xffda
     6b0:	e797      	b.n	5e2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xfa>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     6b2:	f04f 0c00 	mov.w	ip, #0
     6b6:	e7da      	b.n	66e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x186>
				} else if (is_ro) {
     6b8:	f1bc 0f00 	cmp.w	ip, #0
     6bc:	d001      	beq.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
					len += 1;
     6be:	3601      	adds	r6, #1
     6c0:	e7ef      	b.n	6a2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ba>
				} else if (rws_pos_en) {
     6c2:	9802      	ldr	r0, [sp, #8]
					len += 2;
     6c4:	3602      	adds	r6, #2
				} else if (rws_pos_en) {
     6c6:	2800      	cmp	r0, #0
     6c8:	d1eb      	bne.n	6a2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ba>
					len += strlen(s) + 1 + 1;
     6ca:	9800      	ldr	r0, [sp, #0]
     6cc:	e9cd 3106 	strd	r3, r1, [sp, #24]
     6d0:	f005 f9be 	bl	5a50 <strlen>
     6d4:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
     6d8:	4406      	add	r6, r0
     6da:	e7e2      	b.n	6a2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1ba>
	if (BUF_OFFSET / sizeof(int) > 255) {
     6dc:	1b63      	subs	r3, r4, r5
     6de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
     6e2:	d297      	bcs.n	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
	if (buf0 == NULL) {
     6e4:	b945      	cbnz	r5, 6f8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x210>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
     6e6:	f1a6 0408 	sub.w	r4, r6, #8
     6ea:	18e0      	adds	r0, r4, r3
     6ec:	e6ae      	b.n	44c <cbvprintf_package+0x34>
     6ee:	bf00      	nop
     6f0:	00005fa8 	.word	0x00005fa8
     6f4:	00006bbc 	.word	0x00006bbc
	if (rws_pos_en) {
     6f8:	9a02      	ldr	r2, [sp, #8]
	*(char **)buf0 = NULL;
     6fa:	6028      	str	r0, [r5, #0]
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
     6fc:	089b      	lsrs	r3, r3, #2
     6fe:	702b      	strb	r3, [r5, #0]
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
     700:	f89d 3010 	ldrb.w	r3, [sp, #16]
	if (rws_pos_en) {
     704:	b1c2      	cbz	r2, 738 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x250>
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
     706:	70eb      	strb	r3, [r5, #3]
	pkg_hdr->desc.ro_str_cnt = s_ro_cnt;
     708:	f885 9002 	strb.w	r9, [r5, #2]
	if (s_ro_cnt) {
     70c:	f1b9 0f00 	cmp.w	r9, #0
     710:	d005      	beq.n	71e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x236>
     712:	a808      	add	r0, sp, #32
		for (i = 0; i < s_idx; i++) {
     714:	2200      	movs	r2, #0
			if (BUF_OFFSET + 1 > len) {
     716:	f1c5 0c01 	rsb	ip, r5, #1
		for (i = 0; i < s_idx; i++) {
     71a:	4297      	cmp	r7, r2
     71c:	d10e      	bne.n	73c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x254>
		if (BUF_OFFSET + 1 + size > len) {
     71e:	f1c5 0301 	rsb	r3, r5, #1
     722:	f10d 0820 	add.w	r8, sp, #32
			*buf++ = str_ptr_arg[i];
     726:	f04f 0a00 	mov.w	sl, #0
		if (BUF_OFFSET + 1 + size > len) {
     72a:	9301      	str	r3, [sp, #4]
			*buf++ = str_ptr_arg[i];
     72c:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
	for (i = 0; i < s_idx; i++) {
     730:	4557      	cmp	r7, sl
     732:	d112      	bne.n	75a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x272>
	return BUF_OFFSET;
     734:	1b60      	subs	r0, r4, r5
     736:	e689      	b.n	44c <cbvprintf_package+0x34>
		pkg_hdr->desc.str_cnt = s_rw_cnt;
     738:	706b      	strb	r3, [r5, #1]
		pkg_hdr->desc.rw_str_cnt = 0;
     73a:	e7e5      	b.n	708 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x220>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
     73c:	f810 3b01 	ldrb.w	r3, [r0], #1
     740:	0619      	lsls	r1, r3, #24
     742:	d508      	bpl.n	756 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x26e>
			if (BUF_OFFSET + 1 > len) {
     744:	eb04 0e0c 	add.w	lr, r4, ip
     748:	45b6      	cmp	lr, r6
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
     74a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
     74e:	f63f ae7b 	bhi.w	448 <cbvprintf_package+0x30>
			*buf++ = pos;
     752:	f804 3b01 	strb.w	r3, [r4], #1
		for (i = 0; i < s_idx; i++) {
     756:	3201      	adds	r2, #1
     758:	e7df      	b.n	71a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x232>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
     75a:	f1b9 0f00 	cmp.w	r9, #0
     75e:	d003      	beq.n	768 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x280>
     760:	f998 2000 	ldrsb.w	r2, [r8]
     764:	2a00      	cmp	r2, #0
     766:	db17      	blt.n	798 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2b0>
		if (rws_pos_en) {
     768:	9b02      	ldr	r3, [sp, #8]
     76a:	b1d3      	cbz	r3, 7a2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2ba>
			*buf++ = str_ptr_arg[i];
     76c:	f81a 200b 	ldrb.w	r2, [sl, fp]
     770:	f804 2b01 	strb.w	r2, [r4], #1
			size = 0;
     774:	2200      	movs	r2, #0
		if (BUF_OFFSET + 1 + size > len) {
     776:	9b01      	ldr	r3, [sp, #4]
     778:	1898      	adds	r0, r3, r2
     77a:	4420      	add	r0, r4
     77c:	42b0      	cmp	r0, r6
     77e:	f63f ae63 	bhi.w	448 <cbvprintf_package+0x30>
		*buf++ = str_ptr_pos[i];
     782:	f898 0000 	ldrb.w	r0, [r8]
     786:	f804 0b01 	strb.w	r0, [r4], #1
		memcpy(buf, s, size);
     78a:	9900      	ldr	r1, [sp, #0]
     78c:	9203      	str	r2, [sp, #12]
     78e:	4620      	mov	r0, r4
     790:	f005 f96e 	bl	5a70 <memcpy>
		buf += size;
     794:	9a03      	ldr	r2, [sp, #12]
     796:	4414      	add	r4, r2
	for (i = 0; i < s_idx; i++) {
     798:	f10a 0a01 	add.w	sl, sl, #1
     79c:	f108 0801 	add.w	r8, r8, #1
     7a0:	e7c6      	b.n	730 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x248>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
     7a2:	f898 2000 	ldrb.w	r2, [r8]
     7a6:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
     7aa:	9300      	str	r3, [sp, #0]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
     7ac:	9b02      	ldr	r3, [sp, #8]
     7ae:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
			size = strlen(s) + 1;
     7b2:	9800      	ldr	r0, [sp, #0]
     7b4:	f005 f94c 	bl	5a50 <strlen>
     7b8:	1c42      	adds	r2, r0, #1
     7ba:	e7dc      	b.n	776 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x28e>
		return -EFAULT;
     7bc:	f06f 000d 	mvn.w	r0, #13
     7c0:	e644      	b.n	44c <cbvprintf_package+0x34>
     7c2:	bf00      	nop

000007c4 <cbprintf_package_convert>:
			     cbprintf_convert_cb cb,
			     void *ctx,
			     uint32_t flags,
			     uint16_t *strl,
			     size_t strl_len)
{
     7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     7c8:	b095      	sub	sp, #84	; 0x54
     7ca:	af00      	add	r7, sp, #0
     7cc:	4604      	mov	r4, r0
     7ce:	f8d7 b078 	ldr.w	fp, [r7, #120]	; 0x78
     7d2:	61bb      	str	r3, [r7, #24]
     7d4:	f3cb 03c0 	ubfx	r3, fp, #3, #1
     7d8:	627a      	str	r2, [r7, #36]	; 0x24
     7da:	613b      	str	r3, [r7, #16]
	bool fmt_present = flags & CBPRINTF_PACKAGE_CONVERT_PTR_CHECK ? true : false;
	bool rw_cpy;
	bool ro_cpy;
	struct cbprintf_package_desc *in_desc = in_packaged;

	in_len = in_len != 0 ? in_len : get_package_len(in_packaged);
     7dc:	6239      	str	r1, [r7, #32]
     7de:	b951      	cbnz	r1, 7f6 <cbprintf_package_convert+0x32>
	buf += ros_nbr;
     7e0:	7803      	ldrb	r3, [r0, #0]
	s_nbr     = buf[1];
     7e2:	7846      	ldrb	r6, [r0, #1]
	buf += ros_nbr;
     7e4:	7880      	ldrb	r0, [r0, #2]
     7e6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
     7ea:	4420      	add	r0, r4
	for (int i = 0; i < s_nbr; i++) {
     7ec:	460d      	mov	r5, r1
     7ee:	42ae      	cmp	r6, r5
     7f0:	d81a      	bhi.n	828 <CONFIG_ISR_STACK_SIZE+0x28>
	return (size_t)(uintptr_t)(buf - start);
     7f2:	1b03      	subs	r3, r0, r4
     7f4:	623b      	str	r3, [r7, #32]

	/* Get number of RO string indexes in the package and check if copying
	 * includes appending those strings.
	 */
	ros_nbr = in_desc->ro_str_cnt;
     7f6:	f894 9002 	ldrb.w	r9, [r4, #2]
		(flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) == CBPRINTF_PACKAGE_CONVERT_RO_STR;

	/* Get number of RW string indexes in the package and check if copying
	 * includes appending those strings.
	 */
	rws_nbr = in_desc->rw_str_cnt;
     7fa:	78e3      	ldrb	r3, [r4, #3]
     7fc:	617b      	str	r3, [r7, #20]
	ros_nbr = in_desc->ro_str_cnt;
     7fe:	464e      	mov	r6, r9
	ro_cpy = ros_nbr &&
     800:	f1b9 0f00 	cmp.w	r9, #0
     804:	d002      	beq.n	80c <CONFIG_ISR_STACK_SIZE+0xc>
     806:	f01b 0f01 	tst.w	fp, #1
     80a:	d116      	bne.n	83a <CONFIG_ISR_STACK_SIZE+0x3a>
	rw_cpy = rws_nbr > 0 &&
     80c:	697b      	ldr	r3, [r7, #20]
     80e:	bb53      	cbnz	r3, 866 <__z_interrupt_stack_SIZEOF+0x26>
	/* If flags are not set or appending request without rw string indexes
	 * present is chosen, just do a simple copy (or length calculation).
	 * Assuming that it is the most common case.
	 */
	if (!rw_cpy && !ro_cpy) {
		if (cb) {
     810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     812:	b11b      	cbz	r3, 81c <CONFIG_ISR_STACK_SIZE+0x1c>
			cb(in_packaged, in_len, ctx);
     814:	69ba      	ldr	r2, [r7, #24]
     816:	6a39      	ldr	r1, [r7, #32]
     818:	4620      	mov	r0, r4
     81a:	4798      	blx	r3
		}

		return in_len;
     81c:	6a3d      	ldr	r5, [r7, #32]

	/* Empty call (can be interpreted as flushing) */
	(void)cb(NULL, 0, ctx);

	return out_len;
}
     81e:	4628      	mov	r0, r5
     820:	3754      	adds	r7, #84	; 0x54
     822:	46bd      	mov	sp, r7
     824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buf++;
     828:	f100 0801 	add.w	r8, r0, #1
		buf += strlen((const char *)buf) + 1;
     82c:	4640      	mov	r0, r8
     82e:	f005 f90f 	bl	5a50 <strlen>
     832:	3001      	adds	r0, #1
     834:	4440      	add	r0, r8
	for (int i = 0; i < s_nbr; i++) {
     836:	3501      	adds	r5, #1
     838:	e7d9      	b.n	7ee <cbprintf_package_convert+0x2a>
	rw_cpy = rws_nbr > 0 &&
     83a:	f894 a000 	ldrb.w	sl, [r4]
     83e:	6863      	ldr	r3, [r4, #4]
	const char *fmt = *(const char **)(buf + sizeof(void *));
     840:	61fb      	str	r3, [r7, #28]
	if (cb == NULL) {
     842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	args_size = in_desc->len * sizeof(int);
     844:	ea4f 028a 	mov.w	r2, sl, lsl #2
     848:	60fa      	str	r2, [r7, #12]
	uint8_t *str_pos = &buf[args_size];
     84a:	eb04 0a8a 	add.w	sl, r4, sl, lsl #2
	if (cb == NULL) {
     84e:	2b00      	cmp	r3, #0
     850:	f040 8101 	bne.w	a56 <__z_interrupt_stack_SIZEOF+0x216>
		out_len = (int)in_len;
     854:	6a3d      	ldr	r5, [r7, #32]
		if (ro_cpy) {
     856:	46d0      	mov	r8, sl
     858:	eb09 030a 	add.w	r3, r9, sl
	size_t strl_cnt = 0;
     85c:	2600      	movs	r6, #0
			for (int i = 0; i < ros_nbr; i++) {
     85e:	4543      	cmp	r3, r8
     860:	d14e      	bne.n	900 <__z_interrupt_stack_SIZEOF+0xc0>
     862:	44ca      	add	sl, r9
     864:	e013      	b.n	88e <__z_interrupt_stack_SIZEOF+0x4e>
	rw_cpy = rws_nbr > 0 &&
     866:	f01b 0f02 	tst.w	fp, #2
     86a:	d0d1      	beq.n	810 <CONFIG_ISR_STACK_SIZE+0x10>
	args_size = in_desc->len * sizeof(int);
     86c:	f894 a000 	ldrb.w	sl, [r4]
     870:	ea4f 038a 	mov.w	r3, sl, lsl #2
     874:	60fb      	str	r3, [r7, #12]
	const char *fmt = *(const char **)(buf + sizeof(void *));
     876:	6863      	ldr	r3, [r4, #4]
     878:	61fb      	str	r3, [r7, #28]
	if (cb == NULL) {
     87a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	uint8_t *str_pos = &buf[args_size];
     87c:	eb04 0a8a 	add.w	sl, r4, sl, lsl #2
	if (cb == NULL) {
     880:	2b00      	cmp	r3, #0
     882:	d178      	bne.n	976 <__z_interrupt_stack_SIZEOF+0x136>
		out_len = (int)in_len;
     884:	6a3d      	ldr	r5, [r7, #32]
			if (ros_nbr && flags & CBPRINTF_PACKAGE_CONVERT_KEEP_RO_STR) {
     886:	f1b9 0f00 	cmp.w	r9, #0
     88a:	d14e      	bne.n	92a <__z_interrupt_stack_SIZEOF+0xea>
	size_t strl_cnt = 0;
     88c:	464e      	mov	r6, r9
		for (int i = 0; i < rws_nbr; i++) {
     88e:	f01b 0f05 	tst.w	fp, #5
     892:	bf0c      	ite	eq
     894:	2302      	moveq	r3, #2
     896:	2301      	movne	r3, #1
     898:	627b      	str	r3, [r7, #36]	; 0x24
     89a:	697b      	ldr	r3, [r7, #20]
     89c:	eb0a 0943 	add.w	r9, sl, r3, lsl #1
			} else if (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) {
     8a0:	f00b 0302 	and.w	r3, fp, #2
     8a4:	623b      	str	r3, [r7, #32]
		for (int i = 0; i < rws_nbr; i++) {
     8a6:	45ca      	cmp	sl, r9
     8a8:	d0b9      	beq.n	81e <CONFIG_ISR_STACK_SIZE+0x1e>
			uint8_t arg_idx = *str_pos++;
     8aa:	f81a 1b02 	ldrb.w	r1, [sl], #2
			const char *str = *(const char **)&buf32[arg_pos];
     8ae:	f81a 3c01 	ldrb.w	r3, [sl, #-1]
     8b2:	f854 8023 	ldr.w	r8, [r4, r3, lsl #2]
     8b6:	4bad      	ldr	r3, [pc, #692]	; (b6c <__z_interrupt_stack_SIZEOF+0x32c>)
     8b8:	4598      	cmp	r8, r3
     8ba:	d302      	bcc.n	8c2 <__z_interrupt_stack_SIZEOF+0x82>
     8bc:	4bac      	ldr	r3, [pc, #688]	; (b70 <__z_interrupt_stack_SIZEOF+0x330>)
     8be:	4598      	cmp	r8, r3
     8c0:	d339      	bcc.n	936 <__z_interrupt_stack_SIZEOF+0xf6>
			if (fmt_present && is_ptr(fmt, arg_idx)) {
     8c2:	693b      	ldr	r3, [r7, #16]
     8c4:	2b00      	cmp	r3, #0
     8c6:	d043      	beq.n	950 <__z_interrupt_stack_SIZEOF+0x110>
     8c8:	69f8      	ldr	r0, [r7, #28]
     8ca:	f004 fc42 	bl	5152 <is_ptr>
     8ce:	2800      	cmp	r0, #0
     8d0:	d03e      	beq.n	950 <__z_interrupt_stack_SIZEOF+0x110>
				LOG_WRN("(unsigned) char * used for %%p argument. "
     8d2:	46e8      	mov	r8, sp
     8d4:	b08a      	sub	sp, #40	; 0x28
     8d6:	466a      	mov	r2, sp
     8d8:	4ba6      	ldr	r3, [pc, #664]	; (b74 <__z_interrupt_stack_SIZEOF+0x334>)
     8da:	6153      	str	r3, [r2, #20]
     8dc:	69fb      	ldr	r3, [r7, #28]
     8de:	e9c2 3106 	strd	r3, r1, [r2, #24]
     8e2:	f44f 7300 	mov.w	r3, #512	; 0x200
     8e6:	8413      	strh	r3, [r2, #32]
     8e8:	4ba3      	ldr	r3, [pc, #652]	; (b78 <__z_interrupt_stack_SIZEOF+0x338>)
     8ea:	f842 3f10 	str.w	r3, [r2, #16]!
		(void) arch_syscall_invoke4(parm0.x, parm1.x, parm2.x, parm3.x, K_SYSCALL_Z_LOG_MSG_STATIC_CREATE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg_static_create(source, desc, package, data);
     8ee:	48a3      	ldr	r0, [pc, #652]	; (b7c <__z_interrupt_stack_SIZEOF+0x33c>)
     8f0:	2300      	movs	r3, #0
     8f2:	f44f 5112 	mov.w	r1, #9344	; 0x2480
     8f6:	f001 f8b3 	bl	1a60 <z_impl_z_log_msg_static_create>
				out_len -= 2;
     8fa:	3d02      	subs	r5, #2
     8fc:	46c5      	mov	sp, r8
				continue;
     8fe:	e7d2      	b.n	8a6 <__z_interrupt_stack_SIZEOF+0x66>
				const char *str = *(const char **)&buf32[*str_pos];
     900:	f818 2b01 	ldrb.w	r2, [r8], #1
     904:	627b      	str	r3, [r7, #36]	; 0x24
		return 1 + strlen(str);
     906:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
     90a:	f005 f8a1 	bl	5a50 <strlen>
				if (strl && strl_cnt < strl_len) {
     90e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
     910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		return 1 + strlen(str);
     912:	3001      	adds	r0, #1
				if (strl && strl_cnt < strl_len) {
     914:	b13a      	cbz	r2, 926 <__z_interrupt_stack_SIZEOF+0xe6>
     916:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
     91a:	4296      	cmp	r6, r2
					strl[strl_cnt++] = (uint16_t)len;
     91c:	bf3e      	ittt	cc
     91e:	6ffa      	ldrcc	r2, [r7, #124]	; 0x7c
     920:	f822 0016 	strhcc.w	r0, [r2, r6, lsl #1]
     924:	3601      	addcc	r6, #1
				out_len += len;
     926:	4405      	add	r5, r0
			for (int i = 0; i < ros_nbr; i++) {
     928:	e799      	b.n	85e <__z_interrupt_stack_SIZEOF+0x1e>
			if (ros_nbr && flags & CBPRINTF_PACKAGE_CONVERT_KEEP_RO_STR) {
     92a:	f01b 0604 	ands.w	r6, fp, #4
	size_t strl_cnt = 0;
     92e:	bf1c      	itt	ne
     930:	6a7e      	ldrne	r6, [r7, #36]	; 0x24
				str_pos += ros_nbr;
     932:	44ca      	addne	sl, r9
     934:	e7ab      	b.n	88e <__z_interrupt_stack_SIZEOF+0x4e>
			if (fmt_present && is_ptr(fmt, arg_idx)) {
     936:	693b      	ldr	r3, [r7, #16]
     938:	b123      	cbz	r3, 944 <__z_interrupt_stack_SIZEOF+0x104>
     93a:	69f8      	ldr	r0, [r7, #28]
     93c:	f004 fc09 	bl	5152 <is_ptr>
     940:	2800      	cmp	r0, #0
     942:	d1c6      	bne.n	8d2 <__z_interrupt_stack_SIZEOF+0x92>
				if (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) {
     944:	f01b 0f01 	tst.w	fp, #1
     948:	d105      	bne.n	956 <__z_interrupt_stack_SIZEOF+0x116>
					out_len -= drop_ro_str_pos ? 2 : 1;
     94a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     94c:	1aed      	subs	r5, r5, r3
     94e:	e7aa      	b.n	8a6 <__z_interrupt_stack_SIZEOF+0x66>
			} else if (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) {
     950:	6a3b      	ldr	r3, [r7, #32]
     952:	2b00      	cmp	r3, #0
     954:	d0a7      	beq.n	8a6 <__z_interrupt_stack_SIZEOF+0x66>
		return 1 + strlen(str);
     956:	4640      	mov	r0, r8
     958:	f005 f87a 	bl	5a50 <strlen>
				if (strl && strl_cnt < strl_len) {
     95c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
     95e:	b143      	cbz	r3, 972 <__z_interrupt_stack_SIZEOF+0x132>
     960:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
     964:	429e      	cmp	r6, r3
					strl[strl_cnt++] = (uint16_t)len;
     966:	bf3f      	itttt	cc
     968:	6ffa      	ldrcc	r2, [r7, #124]	; 0x7c
		return 1 + strlen(str);
     96a:	1c43      	addcc	r3, r0, #1
					strl[strl_cnt++] = (uint16_t)len;
     96c:	f822 3016 	strhcc.w	r3, [r2, r6, lsl #1]
     970:	3601      	addcc	r6, #1
				out_len += (len - 1);
     972:	4405      	add	r5, r0
		for (int i = 0; i < rws_nbr; i++) {
     974:	e797      	b.n	8a6 <__z_interrupt_stack_SIZEOF+0x66>
	} else if (ros_nbr && flags & CBPRINTF_PACKAGE_CONVERT_KEEP_RO_STR) {
     976:	f1b9 0f00 	cmp.w	r9, #0
     97a:	d071      	beq.n	a60 <__z_interrupt_stack_SIZEOF+0x220>
     97c:	f01b 0604 	ands.w	r6, fp, #4
     980:	d071      	beq.n	a66 <__z_interrupt_stack_SIZEOF+0x226>
		keep_cnt = ros_nbr;
     982:	46c8      	mov	r8, r9
		scpy_cnt = 0;
     984:	2600      	movs	r6, #0
		dst = keep_str_pos;
     986:	f107 0040 	add.w	r0, r7, #64	; 0x40
		memcpy(dst, str_pos, ros_nbr);
     98a:	464a      	mov	r2, r9
     98c:	4651      	mov	r1, sl
     98e:	f005 f86f 	bl	5a70 <memcpy>
	str_pos += ros_nbr;
     992:	697b      	ldr	r3, [r7, #20]
     994:	005b      	lsls	r3, r3, #1
     996:	60bb      	str	r3, [r7, #8]
     998:	697b      	ldr	r3, [r7, #20]
     99a:	44ca      	add	sl, r9
	for (int i = 0; i < rws_nbr; i++) {
     99c:	eb0a 0343 	add.w	r3, sl, r3, lsl #1
     9a0:	617b      	str	r3, [r7, #20]
			if (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) {
     9a2:	f00b 0302 	and.w	r3, fp, #2
     9a6:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < rws_nbr; i++) {
     9a8:	697b      	ldr	r3, [r7, #20]
     9aa:	459a      	cmp	sl, r3
     9ac:	d15d      	bne.n	a6a <__z_interrupt_stack_SIZEOF+0x22a>
	out_desc.len = in_desc->len;
     9ae:	7823      	ldrb	r3, [r4, #0]
     9b0:	61fb      	str	r3, [r7, #28]
	out_desc.str_cnt = in_desc->str_cnt + scpy_cnt;
     9b2:	7863      	ldrb	r3, [r4, #1]
	out_desc.rw_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) ? 0 : (keep_cnt / 2);
     9b4:	f01b 0f02 	tst.w	fp, #2
	out_desc.str_cnt = in_desc->str_cnt + scpy_cnt;
     9b8:	eb06 0203 	add.w	r2, r6, r3
	out_desc.rw_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) ? 0 : (keep_cnt / 2);
     9bc:	bf0c      	ite	eq
     9be:	ea4f 0158 	moveq.w	r1, r8, lsr #1
     9c2:	2100      	movne	r1, #0
	out_desc.ro_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) ? 0 :
     9c4:	f01b 0f01 	tst.w	fp, #1
	out_desc.str_cnt = in_desc->str_cnt + scpy_cnt;
     9c8:	b2d2      	uxtb	r2, r2
	out_desc.ro_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) ? 0 :
     9ca:	f040 809d 	bne.w	b08 <__z_interrupt_stack_SIZEOF+0x2c8>
     9ce:	f01b 0f04 	tst.w	fp, #4
     9d2:	bf14      	ite	ne
     9d4:	4640      	movne	r0, r8
     9d6:	2000      	moveq	r0, #0
	struct cbprintf_package_desc in_desc_backup = *in_desc;
     9d8:	f894 b002 	ldrb.w	fp, [r4, #2]
     9dc:	f894 a003 	ldrb.w	sl, [r4, #3]
     9e0:	613b      	str	r3, [r7, #16]
	*in_desc = out_desc;
     9e2:	7062      	strb	r2, [r4, #1]
     9e4:	70a0      	strb	r0, [r4, #2]
     9e6:	70e1      	strb	r1, [r4, #3]
	rv = cb(in_packaged, args_size, ctx);
     9e8:	69ba      	ldr	r2, [r7, #24]
     9ea:	68f9      	ldr	r1, [r7, #12]
     9ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     9ee:	4620      	mov	r0, r4
     9f0:	4798      	blx	r3
	if (rv < 0) {
     9f2:	1e05      	subs	r5, r0, #0
     9f4:	f6ff af13 	blt.w	81e <CONFIG_ISR_STACK_SIZE+0x1e>
	*in_desc = in_desc_backup;
     9f8:	69fb      	ldr	r3, [r7, #28]
     9fa:	7023      	strb	r3, [r4, #0]
     9fc:	693b      	ldr	r3, [r7, #16]
     9fe:	7063      	strb	r3, [r4, #1]
	rv = cb(keep_str_pos, keep_cnt, ctx);
     a00:	4641      	mov	r1, r8
     a02:	69ba      	ldr	r2, [r7, #24]
     a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	*in_desc = in_desc_backup;
     a06:	f884 b002 	strb.w	fp, [r4, #2]
     a0a:	f884 a003 	strb.w	sl, [r4, #3]
	rv = cb(keep_str_pos, keep_cnt, ctx);
     a0e:	f107 0040 	add.w	r0, r7, #64	; 0x40
     a12:	4798      	blx	r3
	if (rv < 0) {
     a14:	f1b0 0800 	subs.w	r8, r0, #0
     a18:	f2c0 80a3 	blt.w	b62 <__z_interrupt_stack_SIZEOF+0x322>
	size_t strs_len = in_len - (args_size + ros_nbr + 2 * rws_nbr);
     a1c:	6a3b      	ldr	r3, [r7, #32]
	rv = cb(str_pos, strs_len, ctx);
     a1e:	69ba      	ldr	r2, [r7, #24]
     a20:	6978      	ldr	r0, [r7, #20]
	size_t strs_len = in_len - (args_size + ros_nbr + 2 * rws_nbr);
     a22:	eba3 0109 	sub.w	r1, r3, r9
     a26:	68fb      	ldr	r3, [r7, #12]
     a28:	1ac9      	subs	r1, r1, r3
	rv = cb(str_pos, strs_len, ctx);
     a2a:	68bb      	ldr	r3, [r7, #8]
     a2c:	1ac9      	subs	r1, r1, r3
     a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     a30:	4798      	blx	r3
	if (rv < 0) {
     a32:	2800      	cmp	r0, #0
     a34:	f2c0 8097 	blt.w	b66 <__z_interrupt_stack_SIZEOF+0x326>
	out_len += rv;
     a38:	44a8      	add	r8, r5
	out_len += rv;
     a3a:	eb08 0500 	add.w	r5, r8, r0
	for (int i = 0; i < scpy_cnt; i++) {
     a3e:	f04f 0b00 	mov.w	fp, #0
		uint8_t loc = cpy_str_pos[i];
     a42:	f107 0a30 	add.w	sl, r7, #48	; 0x30
	for (int i = 0; i < scpy_cnt; i++) {
     a46:	45b3      	cmp	fp, r6
     a48:	db60      	blt.n	b0c <__z_interrupt_stack_SIZEOF+0x2cc>
	(void)cb(NULL, 0, ctx);
     a4a:	2100      	movs	r1, #0
     a4c:	69ba      	ldr	r2, [r7, #24]
     a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     a50:	4608      	mov	r0, r1
     a52:	4798      	blx	r3
	return out_len;
     a54:	e6e3      	b.n	81e <CONFIG_ISR_STACK_SIZE+0x1e>
	if (cb == NULL) {
     a56:	f04f 0800 	mov.w	r8, #0
     a5a:	f107 0030 	add.w	r0, r7, #48	; 0x30
     a5e:	e794      	b.n	98a <__z_interrupt_stack_SIZEOF+0x14a>
		scpy_cnt = 0;
     a60:	464e      	mov	r6, r9
		keep_cnt = 0;
     a62:	46c8      	mov	r8, r9
     a64:	e795      	b.n	992 <__z_interrupt_stack_SIZEOF+0x152>
     a66:	46b0      	mov	r8, r6
     a68:	e793      	b.n	992 <__z_interrupt_stack_SIZEOF+0x152>
		uint8_t arg_idx = *str_pos++;
     a6a:	f81a 1b02 	ldrb.w	r1, [sl], #2
     a6e:	4a3f      	ldr	r2, [pc, #252]	; (b6c <__z_interrupt_stack_SIZEOF+0x32c>)
		uint8_t arg_pos = *str_pos++;
     a70:	f81a 5c01 	ldrb.w	r5, [sl, #-1]
		const char *str = *(const char **)&buf32[arg_pos];
     a74:	f854 3025 	ldr.w	r3, [r4, r5, lsl #2]
     a78:	4293      	cmp	r3, r2
     a7a:	d302      	bcc.n	a82 <__z_interrupt_stack_SIZEOF+0x242>
     a7c:	4a3c      	ldr	r2, [pc, #240]	; (b70 <__z_interrupt_stack_SIZEOF+0x330>)
     a7e:	4293      	cmp	r3, r2
     a80:	d31c      	bcc.n	abc <__z_interrupt_stack_SIZEOF+0x27c>
		if (fmt_present && is_ptr(fmt, arg_idx)) {
     a82:	693b      	ldr	r3, [r7, #16]
     a84:	b123      	cbz	r3, a90 <__z_interrupt_stack_SIZEOF+0x250>
     a86:	69f8      	ldr	r0, [r7, #28]
     a88:	f004 fb63 	bl	5152 <is_ptr>
     a8c:	2800      	cmp	r0, #0
     a8e:	d18b      	bne.n	9a8 <__z_interrupt_stack_SIZEOF+0x168>
			if (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) {
     a90:	687b      	ldr	r3, [r7, #4]
     a92:	b9f3      	cbnz	r3, ad2 <__z_interrupt_stack_SIZEOF+0x292>
				keep_str_pos[keep_cnt++] = arg_idx;
     a94:	f108 0228 	add.w	r2, r8, #40	; 0x28
     a98:	f107 0028 	add.w	r0, r7, #40	; 0x28
     a9c:	4402      	add	r2, r0
     a9e:	f108 0301 	add.w	r3, r8, #1
     aa2:	f802 1c10 	strb.w	r1, [r2, #-16]
				keep_str_pos[keep_cnt++] = arg_pos;
     aa6:	f107 0250 	add.w	r2, r7, #80	; 0x50
     aaa:	fa52 f383 	uxtab	r3, r2, r3
     aae:	f108 0802 	add.w	r8, r8, #2
     ab2:	fa5f f888 	uxtb.w	r8, r8
     ab6:	f803 5c10 	strb.w	r5, [r3, #-16]
	for (int i = 0; i < rws_nbr; i++) {
     aba:	e775      	b.n	9a8 <__z_interrupt_stack_SIZEOF+0x168>
		if (fmt_present && is_ptr(fmt, arg_idx)) {
     abc:	693b      	ldr	r3, [r7, #16]
     abe:	b12b      	cbz	r3, acc <__z_interrupt_stack_SIZEOF+0x28c>
     ac0:	69f8      	ldr	r0, [r7, #28]
     ac2:	f004 fb46 	bl	5152 <is_ptr>
     ac6:	2800      	cmp	r0, #0
     ac8:	f47f af6e 	bne.w	9a8 <__z_interrupt_stack_SIZEOF+0x168>
			if (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) {
     acc:	f01b 0f01 	tst.w	fp, #1
     ad0:	d009      	beq.n	ae6 <__z_interrupt_stack_SIZEOF+0x2a6>
				cpy_str_pos[scpy_cnt++] = arg_pos;
     ad2:	f106 0228 	add.w	r2, r6, #40	; 0x28
     ad6:	f107 0128 	add.w	r1, r7, #40	; 0x28
     ada:	1c73      	adds	r3, r6, #1
     adc:	1856      	adds	r6, r2, r1
     ade:	f806 5c20 	strb.w	r5, [r6, #-32]
     ae2:	b2de      	uxtb	r6, r3
     ae4:	e760      	b.n	9a8 <__z_interrupt_stack_SIZEOF+0x168>
			} else if (flags & CBPRINTF_PACKAGE_CONVERT_KEEP_RO_STR) {
     ae6:	f01b 0f04 	tst.w	fp, #4
     aea:	f43f af5d 	beq.w	9a8 <__z_interrupt_stack_SIZEOF+0x168>
				keep_str_pos[keep_cnt++] = arg_pos;
     aee:	f108 0228 	add.w	r2, r8, #40	; 0x28
     af2:	f107 0128 	add.w	r1, r7, #40	; 0x28
     af6:	f108 0301 	add.w	r3, r8, #1
     afa:	eb02 0801 	add.w	r8, r2, r1
     afe:	f808 5c10 	strb.w	r5, [r8, #-16]
     b02:	fa5f f883 	uxtb.w	r8, r3
     b06:	e74f      	b.n	9a8 <__z_interrupt_stack_SIZEOF+0x168>
	out_desc.ro_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) ? 0 :
     b08:	2000      	movs	r0, #0
     b0a:	e765      	b.n	9d8 <__z_interrupt_stack_SIZEOF+0x198>
		uint8_t loc = cpy_str_pos[i];
     b0c:	f81b 300a 	ldrb.w	r3, [fp, sl]
     b10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		const char *str = *(const char **)&buf32[loc];
     b14:	f854 9023 	ldr.w	r9, [r4, r3, lsl #2]
		uint16_t str_len = strl ? strl[i] : 0;
     b18:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
     b1a:	b1fb      	cbz	r3, b5c <__z_interrupt_stack_SIZEOF+0x31c>
     b1c:	f833 801b 	ldrh.w	r8, [r3, fp, lsl #1]
		rv = cb(&loc, 1, ctx);
     b20:	69ba      	ldr	r2, [r7, #24]
     b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     b24:	2101      	movs	r1, #1
     b26:	f107 002f 	add.w	r0, r7, #47	; 0x2f
     b2a:	4798      	blx	r3
		if (rv < 0) {
     b2c:	2800      	cmp	r0, #0
     b2e:	db1a      	blt.n	b66 <__z_interrupt_stack_SIZEOF+0x326>
		out_len += rv;
     b30:	4405      	add	r5, r0
	strl = strl > 0 ? strl : strlen(str) + 1;
     b32:	f1b8 0f00 	cmp.w	r8, #0
     b36:	d106      	bne.n	b46 <__z_interrupt_stack_SIZEOF+0x306>
     b38:	4648      	mov	r0, r9
     b3a:	f004 ff89 	bl	5a50 <strlen>
     b3e:	f100 0801 	add.w	r8, r0, #1
     b42:	fa1f f888 	uxth.w	r8, r8
	return cb(str, strl, ctx);
     b46:	69ba      	ldr	r2, [r7, #24]
     b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     b4a:	4641      	mov	r1, r8
     b4c:	4648      	mov	r0, r9
     b4e:	4798      	blx	r3
		if (rv < 0) {
     b50:	2800      	cmp	r0, #0
     b52:	db08      	blt.n	b66 <__z_interrupt_stack_SIZEOF+0x326>
		out_len += rv;
     b54:	4405      	add	r5, r0
	for (int i = 0; i < scpy_cnt; i++) {
     b56:	f10b 0b01 	add.w	fp, fp, #1
     b5a:	e774      	b.n	a46 <__z_interrupt_stack_SIZEOF+0x206>
		uint16_t str_len = strl ? strl[i] : 0;
     b5c:	f8d7 807c 	ldr.w	r8, [r7, #124]	; 0x7c
     b60:	e7de      	b.n	b20 <__z_interrupt_stack_SIZEOF+0x2e0>
     b62:	4645      	mov	r5, r8
     b64:	e65b      	b.n	81e <CONFIG_ISR_STACK_SIZE+0x1e>
     b66:	4605      	mov	r5, r0
     b68:	e659      	b.n	81e <CONFIG_ISR_STACK_SIZE+0x1e>
     b6a:	bf00      	nop
     b6c:	00005fa8 	.word	0x00005fa8
     b70:	00006bbc 	.word	0x00006bbc
     b74:	000063b8 	.word	0x000063b8
     b78:	01000004 	.word	0x01000004
     b7c:	000061b0 	.word	0x000061b0

00000b80 <__printk_hook_install>:
 * routine that outputs one ASCII character at a time.
 * @param fn putc routine to install
 */
void __printk_hook_install(int (*fn)(int c))
{
	_char_out = fn;
     b80:	4b01      	ldr	r3, [pc, #4]	; (b88 <__printk_hook_install+0x8>)
     b82:	6018      	str	r0, [r3, #0]
}
     b84:	4770      	bx	lr
     b86:	bf00      	nop
     b88:	20000008 	.word	0x20000008

00000b8c <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
     b8c:	b530      	push	{r4, r5, lr}
     b8e:	b087      	sub	sp, #28
	struct str_context ctx = { str, size, 0 };
     b90:	2500      	movs	r5, #0
     b92:	e9cd 0103 	strd	r0, r1, [sp, #12]
{
     b96:	4604      	mov	r4, r0
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
     b98:	9500      	str	r5, [sp, #0]
     b9a:	a903      	add	r1, sp, #12
     b9c:	4805      	ldr	r0, [pc, #20]	; (bb4 <vsnprintk+0x28>)
	struct str_context ctx = { str, size, 0 };
     b9e:	9505      	str	r5, [sp, #20]
     ba0:	f000 f918 	bl	dd4 <z_cbvprintf_impl>

	cbvprintf(str_out, &ctx, fmt, ap);

	if (ctx.count < ctx.max) {
     ba4:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
     ba8:	4298      	cmp	r0, r3
		str[ctx.count] = '\0';
     baa:	bfb8      	it	lt
     bac:	5425      	strblt	r5, [r4, r0]
	}

	return ctx.count;
}
     bae:	b007      	add	sp, #28
     bb0:	bd30      	pop	{r4, r5, pc}
     bb2:	bf00      	nop
     bb4:	000051a1 	.word	0x000051a1

00000bb8 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     bbc:	8b05      	ldrh	r5, [r0, #24]
{
     bbe:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     bc0:	0728      	lsls	r0, r5, #28
{
     bc2:	4690      	mov	r8, r2
	if (processing) {
     bc4:	d411      	bmi.n	bea <process_event+0x32>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
     bc6:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     bc8:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
     bcc:	f040 80cd 	bne.w	d6a <process_event+0x1b2>
			evt = process_recheck(mgr);
     bd0:	4620      	mov	r0, r4
     bd2:	f004 fb1c 	bl	520e <process_recheck>
		}

		if (evt == EVT_NOP) {
     bd6:	b178      	cbz	r0, bf8 <process_event+0x40>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
     bd8:	3801      	subs	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     bda:	8b21      	ldrh	r1, [r4, #24]
     bdc:	2804      	cmp	r0, #4
     bde:	d811      	bhi.n	c04 <process_event+0x4c>
     be0:	e8df f000 	tbb	[pc, r0]
     be4:	856d10c3 	.word	0x856d10c3
     be8:	95          	.byte	0x95
     be9:	00          	.byte	0x00
		if (evt == EVT_COMPLETE) {
     bea:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     bec:	bf0c      	ite	eq
     bee:	f045 0510 	orreq.w	r5, r5, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
     bf2:	f045 0520 	orrne.w	r5, r5, #32
     bf6:	8325      	strh	r5, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     bf8:	f388 8811 	msr	BASEPRI, r8
     bfc:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     c04:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     c08:	45aa      	cmp	sl, r5
     c0a:	f000 80a6 	beq.w	d5a <process_event+0x1a2>
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
     c0e:	2700      	movs	r7, #0
     c10:	46b9      	mov	r9, r7
     c12:	463e      	mov	r6, r7
     c14:	68a3      	ldr	r3, [r4, #8]
     c16:	2b00      	cmp	r3, #0
     c18:	f000 80bd 	beq.w	d96 <process_event+0x1de>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     c1c:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     c20:	8321      	strh	r1, [r4, #24]
     c22:	f388 8811 	msr	BASEPRI, r8
     c26:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     c2a:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     c2c:	2900      	cmp	r1, #0
     c2e:	f000 80bb 	beq.w	da8 <process_event+0x1f0>
	return node->next;
     c32:	680d      	ldr	r5, [r1, #0]
     c34:	2900      	cmp	r1, #0
     c36:	f000 80b7 	beq.w	da8 <process_event+0x1f0>
		mon->callback(mgr, mon, state, res);
     c3a:	f8d1 8004 	ldr.w	r8, [r1, #4]
     c3e:	4633      	mov	r3, r6
     c40:	4652      	mov	r2, sl
     c42:	4620      	mov	r0, r4
     c44:	47c0      	blx	r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     c46:	2d00      	cmp	r5, #0
     c48:	d076      	beq.n	d38 <process_event+0x180>
     c4a:	682b      	ldr	r3, [r5, #0]
     c4c:	4629      	mov	r1, r5
     c4e:	461d      	mov	r5, r3
     c50:	e7f0      	b.n	c34 <process_event+0x7c>
     c52:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     c56:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     c58:	2a01      	cmp	r2, #1
     c5a:	d81b      	bhi.n	c94 <process_event+0xdc>
	list->head = NULL;
     c5c:	2200      	movs	r2, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     c5e:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     c62:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     c64:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     c66:	b289      	uxth	r1, r1
	list->tail = NULL;
     c68:	e9c4 2200 	strd	r2, r2, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     c6c:	d109      	bne.n	c82 <process_event+0xca>
     c6e:	463b      	mov	r3, r7
     c70:	e003      	b.n	c7a <process_event+0xc2>
				mgr->refs += 1U;
     c72:	8b62      	ldrh	r2, [r4, #26]
     c74:	3201      	adds	r2, #1
     c76:	8362      	strh	r2, [r4, #26]
	return node->next;
     c78:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     c7a:	2b00      	cmp	r3, #0
     c7c:	d1f9      	bne.n	c72 <process_event+0xba>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     c7e:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     c82:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     c84:	4620      	mov	r0, r4
     c86:	f004 fac2 	bl	520e <process_recheck>
     c8a:	2800      	cmp	r0, #0
     c8c:	d07b      	beq.n	d86 <process_event+0x1ce>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     c8e:	f041 0120 	orr.w	r1, r1, #32
     c92:	e077      	b.n	d84 <process_event+0x1cc>
	} else if (state == ONOFF_STATE_TO_OFF) {
     c94:	2b04      	cmp	r3, #4
     c96:	d10a      	bne.n	cae <process_event+0xf6>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     c98:	f021 0107 	bic.w	r1, r1, #7
     c9c:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     c9e:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     ca0:	4620      	mov	r0, r4
     ca2:	f004 fab4 	bl	520e <process_recheck>
     ca6:	b110      	cbz	r0, cae <process_event+0xf6>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     ca8:	f041 0120 	orr.w	r1, r1, #32
     cac:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     cae:	8b21      	ldrh	r1, [r4, #24]
     cb0:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     cb4:	45aa      	cmp	sl, r5
     cb6:	d050      	beq.n	d5a <process_event+0x1a2>
     cb8:	2700      	movs	r7, #0
		onoff_transition_fn transit = NULL;
     cba:	46b9      	mov	r9, r7
     cbc:	e7aa      	b.n	c14 <process_event+0x5c>
			transit = mgr->transitions->start;
     cbe:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     cc0:	f021 0107 	bic.w	r1, r1, #7
     cc4:	f041 0106 	orr.w	r1, r1, #6
				   && !sys_slist_is_empty(&mgr->monitors);
     cc8:	2d06      	cmp	r5, #6
			transit = mgr->transitions->start;
     cca:	f8d3 9000 	ldr.w	r9, [r3]
	mgr->flags = (state & ONOFF_STATE_MASK)
     cce:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     cd0:	d12d      	bne.n	d2e <process_event+0x176>
		    || (transit != NULL)) {
     cd2:	f1b9 0f00 	cmp.w	r9, #0
     cd6:	d040      	beq.n	d5a <process_event+0x1a2>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     cd8:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     cdc:	8321      	strh	r1, [r4, #24]
     cde:	f388 8811 	msr	BASEPRI, r8
     ce2:	f3bf 8f6f 	isb	sy
				transit(mgr, transition_complete);
     ce6:	493a      	ldr	r1, [pc, #232]	; (dd0 <process_event+0x218>)
     ce8:	4620      	mov	r0, r4
     cea:	47c8      	blx	r9
     cec:	e029      	b.n	d42 <process_event+0x18a>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     cee:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->stop;
     cf2:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     cf4:	f041 0104 	orr.w	r1, r1, #4
     cf8:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
     cfa:	2d04      	cmp	r5, #4
			transit = mgr->transitions->stop;
     cfc:	f8d3 9004 	ldr.w	r9, [r3, #4]
	mgr->flags = (state & ONOFF_STATE_MASK)
     d00:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     d02:	d0e6      	beq.n	cd2 <process_event+0x11a>
     d04:	2700      	movs	r7, #0
		res = 0;
     d06:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     d08:	f04f 0a04 	mov.w	sl, #4
     d0c:	e782      	b.n	c14 <process_event+0x5c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     d0e:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->reset;
     d12:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     d14:	f041 0105 	orr.w	r1, r1, #5
     d18:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
     d1a:	2d05      	cmp	r5, #5
			transit = mgr->transitions->reset;
     d1c:	f8d3 9008 	ldr.w	r9, [r3, #8]
	mgr->flags = (state & ONOFF_STATE_MASK)
     d20:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
     d22:	d0d6      	beq.n	cd2 <process_event+0x11a>
     d24:	2700      	movs	r7, #0
		res = 0;
     d26:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     d28:	f04f 0a05 	mov.w	sl, #5
     d2c:	e772      	b.n	c14 <process_event+0x5c>
				   && !sys_slist_is_empty(&mgr->monitors);
     d2e:	2700      	movs	r7, #0
		res = 0;
     d30:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     d32:	f04f 0a06 	mov.w	sl, #6
     d36:	e76d      	b.n	c14 <process_event+0x5c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     d38:	462b      	mov	r3, r5
     d3a:	e787      	b.n	c4c <process_event+0x94>
			if (transit != NULL) {
     d3c:	f1b9 0f00 	cmp.w	r9, #0
     d40:	d1d1      	bne.n	ce6 <process_event+0x12e>
	__asm__ volatile(
     d42:	f04f 0320 	mov.w	r3, #32
     d46:	f3ef 8811 	mrs	r8, BASEPRI
     d4a:	f383 8812 	msr	BASEPRI_MAX, r3
     d4e:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     d52:	8b23      	ldrh	r3, [r4, #24]
     d54:	f023 0308 	bic.w	r3, r3, #8
     d58:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     d5a:	8b25      	ldrh	r5, [r4, #24]
     d5c:	06ea      	lsls	r2, r5, #27
     d5e:	d52e      	bpl.n	dbe <process_event+0x206>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     d60:	f025 0310 	bic.w	r3, r5, #16
     d64:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     d66:	f005 0507 	and.w	r5, r5, #7
			res = mgr->last_res;
     d6a:	6966      	ldr	r6, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     d6c:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     d6e:	2e00      	cmp	r6, #0
     d70:	f6bf af6f 	bge.w	c52 <process_event+0x9a>
	list->head = NULL;
     d74:	2300      	movs	r3, #0
		*clients = mgr->clients;
     d76:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
     d78:	e9c4 3300 	strd	r3, r3, [r4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     d7c:	f021 0107 	bic.w	r1, r1, #7
     d80:	f041 0101 	orr.w	r1, r1, #1
			mgr->flags |= ONOFF_FLAG_RECHECK;
     d84:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     d86:	8b21      	ldrh	r1, [r4, #24]
     d88:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     d8c:	45aa      	cmp	sl, r5
     d8e:	f04f 0900 	mov.w	r9, #0
     d92:	f47f af3f 	bne.w	c14 <process_event+0x5c>
		    || !sys_slist_is_empty(&clients)
     d96:	2f00      	cmp	r7, #0
     d98:	d09b      	beq.n	cd2 <process_event+0x11a>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     d9a:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     d9e:	8321      	strh	r1, [r4, #24]
	__asm__ volatile(
     da0:	f388 8811 	msr	BASEPRI, r8
     da4:	f3bf 8f6f 	isb	sy
			if (!sys_slist_is_empty(&clients)) {
     da8:	2f00      	cmp	r7, #0
     daa:	d0c7      	beq.n	d3c <process_event+0x184>
	return node->next;
     dac:	683d      	ldr	r5, [r7, #0]
		notify_one(mgr, cli, state, res);
     dae:	4639      	mov	r1, r7
     db0:	4633      	mov	r3, r6
     db2:	4652      	mov	r2, sl
     db4:	4620      	mov	r0, r4
     db6:	f004 fa56 	bl	5266 <notify_one>
	list->head = node;
     dba:	462f      	mov	r7, r5
	while (!sys_slist_is_empty(list)) {
     dbc:	e7f4      	b.n	da8 <process_event+0x1f0>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     dbe:	06ab      	lsls	r3, r5, #26
     dc0:	f57f af1a 	bpl.w	bf8 <process_event+0x40>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     dc4:	f025 0320 	bic.w	r3, r5, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     dc8:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
     dca:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
     dce:	e6ff      	b.n	bd0 <process_event+0x18>
     dd0:	00005293 	.word	0x00005293

00000dd4 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
     dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     dd8:	4681      	mov	r9, r0
     dda:	b095      	sub	sp, #84	; 0x54
     ddc:	468b      	mov	fp, r1
     dde:	4617      	mov	r7, r2
     de0:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     de2:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     de4:	7838      	ldrb	r0, [r7, #0]
     de6:	b908      	cbnz	r0, dec <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
     de8:	4628      	mov	r0, r5
     dea:	e358      	b.n	149e <CONFIG_FPROTECT_BLOCK_SIZE+0x49e>
			OUTC(*fp++);
     dec:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
     dee:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     df0:	9303      	str	r3, [sp, #12]
		if (*fp != '%') {
     df2:	d006      	beq.n	e02 <z_cbvprintf_impl+0x2e>
			OUTC('%');
     df4:	4659      	mov	r1, fp
     df6:	47c8      	blx	r9
     df8:	2800      	cmp	r0, #0
     dfa:	f2c0 8350 	blt.w	149e <CONFIG_FPROTECT_BLOCK_SIZE+0x49e>
     dfe:	3501      	adds	r5, #1
		if (bps == NULL) {
     e00:	e1fb      	b.n	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
		} state = {
     e02:	2218      	movs	r2, #24
     e04:	2100      	movs	r1, #0
     e06:	a80e      	add	r0, sp, #56	; 0x38
     e08:	f004 fe3d 	bl	5a86 <memset>
	if (*sp == '%') {
     e0c:	787b      	ldrb	r3, [r7, #1]
     e0e:	2b25      	cmp	r3, #37	; 0x25
     e10:	d07d      	beq.n	f0e <z_cbvprintf_impl+0x13a>
     e12:	2300      	movs	r3, #0
     e14:	1c78      	adds	r0, r7, #1
     e16:	4698      	mov	r8, r3
     e18:	469e      	mov	lr, r3
     e1a:	469c      	mov	ip, r3
     e1c:	461e      	mov	r6, r3
     e1e:	4601      	mov	r1, r0
		switch (*sp) {
     e20:	f810 2b01 	ldrb.w	r2, [r0], #1
     e24:	2a2b      	cmp	r2, #43	; 0x2b
     e26:	f000 80a1 	beq.w	f6c <z_cbvprintf_impl+0x198>
     e2a:	f200 8098 	bhi.w	f5e <z_cbvprintf_impl+0x18a>
     e2e:	2a20      	cmp	r2, #32
     e30:	f000 809f 	beq.w	f72 <z_cbvprintf_impl+0x19e>
     e34:	2a23      	cmp	r2, #35	; 0x23
     e36:	f000 809f 	beq.w	f78 <z_cbvprintf_impl+0x1a4>
     e3a:	b12b      	cbz	r3, e48 <z_cbvprintf_impl+0x74>
     e3c:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     e40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     e44:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     e48:	f1b8 0f00 	cmp.w	r8, #0
     e4c:	d005      	beq.n	e5a <z_cbvprintf_impl+0x86>
     e4e:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     e52:	f043 0320 	orr.w	r3, r3, #32
     e56:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     e5a:	f1be 0f00 	cmp.w	lr, #0
     e5e:	d005      	beq.n	e6c <z_cbvprintf_impl+0x98>
     e60:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     e64:	f043 0310 	orr.w	r3, r3, #16
     e68:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     e6c:	f1bc 0f00 	cmp.w	ip, #0
     e70:	d005      	beq.n	e7e <z_cbvprintf_impl+0xaa>
     e72:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     e76:	f043 0308 	orr.w	r3, r3, #8
     e7a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
     e7e:	b12e      	cbz	r6, e8c <z_cbvprintf_impl+0xb8>
     e80:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     e84:	f043 0304 	orr.w	r3, r3, #4
     e88:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (conv->flag_zero && conv->flag_dash) {
     e8c:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     e90:	f003 0044 	and.w	r0, r3, #68	; 0x44
     e94:	2844      	cmp	r0, #68	; 0x44
     e96:	d103      	bne.n	ea0 <z_cbvprintf_impl+0xcc>
		conv->flag_zero = false;
     e98:	f36f 1386 	bfc	r3, #6, #1
     e9c:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	conv->width_present = true;
     ea0:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
     ea4:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
     ea6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     eaa:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
     eae:	d17f      	bne.n	fb0 <z_cbvprintf_impl+0x1dc>
		conv->width_star = true;
     eb0:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     eb4:	f042 0201 	orr.w	r2, r2, #1
		return ++sp;
     eb8:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     eba:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	conv->prec_present = (*sp == '.');
     ebe:	781a      	ldrb	r2, [r3, #0]
     ec0:	2a2e      	cmp	r2, #46	; 0x2e
     ec2:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     ec6:	bf0c      	ite	eq
     ec8:	2101      	moveq	r1, #1
     eca:	2100      	movne	r1, #0
     ecc:	f361 0241 	bfi	r2, r1, #1, #1
     ed0:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	if (!conv->prec_present) {
     ed4:	d178      	bne.n	fc8 <z_cbvprintf_impl+0x1f4>
	if (*sp == '*') {
     ed6:	785a      	ldrb	r2, [r3, #1]
     ed8:	2a2a      	cmp	r2, #42	; 0x2a
     eda:	d06e      	beq.n	fba <z_cbvprintf_impl+0x1e6>
	++sp;
     edc:	3301      	adds	r3, #1
	size_t val = 0;
     ede:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     ee0:	f04f 0c0a 	mov.w	ip, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     ee4:	4619      	mov	r1, r3
     ee6:	f811 0b01 	ldrb.w	r0, [r1], #1
     eea:	f1a0 0630 	sub.w	r6, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     eee:	2e09      	cmp	r6, #9
     ef0:	f240 8095 	bls.w	101e <CONFIG_FPROTECT_BLOCK_SIZE+0x1e>
	conv->unsupported |= ((conv->prec_value < 0)
     ef4:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
	conv->prec_value = prec;
     ef8:	9212      	str	r2, [sp, #72]	; 0x48
	conv->unsupported |= ((conv->prec_value < 0)
     efa:	f3c1 0040 	ubfx	r0, r1, #1, #1
     efe:	ea40 70d2 	orr.w	r0, r0, r2, lsr #31
     f02:	460a      	mov	r2, r1
     f04:	f360 0241 	bfi	r2, r0, #1, #1
     f08:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
     f0c:	e05c      	b.n	fc8 <z_cbvprintf_impl+0x1f4>
		conv->specifier = *sp++;
     f0e:	1cba      	adds	r2, r7, #2
     f10:	9203      	str	r2, [sp, #12]
     f12:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->width_star) {
     f16:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
     f1a:	07da      	lsls	r2, r3, #31
     f1c:	f140 812e 	bpl.w	117c <CONFIG_FPROTECT_BLOCK_SIZE+0x17c>
			width = va_arg(ap, int);
     f20:	f854 8b04 	ldr.w	r8, [r4], #4
			if (width < 0) {
     f24:	f1b8 0f00 	cmp.w	r8, #0
     f28:	da07      	bge.n	f3a <z_cbvprintf_impl+0x166>
				conv->flag_dash = true;
     f2a:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
     f2e:	f042 0204 	orr.w	r2, r2, #4
     f32:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				width = -width;
     f36:	f1c8 0800 	rsb	r8, r8, #0
		if (conv->prec_star) {
     f3a:	075e      	lsls	r6, r3, #29
     f3c:	f140 8127 	bpl.w	118e <CONFIG_FPROTECT_BLOCK_SIZE+0x18e>
			int arg = va_arg(ap, int);
     f40:	f854 ab04 	ldr.w	sl, [r4], #4
			if (arg < 0) {
     f44:	f1ba 0f00 	cmp.w	sl, #0
     f48:	f280 8126 	bge.w	1198 <CONFIG_FPROTECT_BLOCK_SIZE+0x198>
				conv->prec_present = false;
     f4c:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
     f50:	f36f 0341 	bfc	r3, #1, #1
     f54:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
		int precision = -1;
     f58:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
     f5c:	e11c      	b.n	1198 <CONFIG_FPROTECT_BLOCK_SIZE+0x198>
		switch (*sp) {
     f5e:	2a2d      	cmp	r2, #45	; 0x2d
     f60:	d00d      	beq.n	f7e <z_cbvprintf_impl+0x1aa>
     f62:	2a30      	cmp	r2, #48	; 0x30
     f64:	f47f af69 	bne.w	e3a <z_cbvprintf_impl+0x66>
     f68:	2301      	movs	r3, #1
	} while (loop);
     f6a:	e758      	b.n	e1e <z_cbvprintf_impl+0x4a>
		switch (*sp) {
     f6c:	f04f 0c01 	mov.w	ip, #1
     f70:	e755      	b.n	e1e <z_cbvprintf_impl+0x4a>
     f72:	f04f 0e01 	mov.w	lr, #1
     f76:	e752      	b.n	e1e <z_cbvprintf_impl+0x4a>
     f78:	f04f 0801 	mov.w	r8, #1
     f7c:	e74f      	b.n	e1e <z_cbvprintf_impl+0x4a>
     f7e:	2601      	movs	r6, #1
     f80:	e74d      	b.n	e1e <z_cbvprintf_impl+0x4a>
		val = 10U * val + *sp++ - '0';
     f82:	fb0e 6202 	mla	r2, lr, r2, r6
     f86:	3a30      	subs	r2, #48	; 0x30
     f88:	4603      	mov	r3, r0
     f8a:	4618      	mov	r0, r3
     f8c:	f810 6b01 	ldrb.w	r6, [r0], #1
     f90:	f1a6 0c30 	sub.w	ip, r6, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     f94:	f1bc 0f09 	cmp.w	ip, #9
     f98:	d9f3      	bls.n	f82 <z_cbvprintf_impl+0x1ae>
	if (sp != wp) {
     f9a:	4299      	cmp	r1, r3
     f9c:	d08f      	beq.n	ebe <z_cbvprintf_impl+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     f9e:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
		conv->width_value = width;
     fa2:	9211      	str	r2, [sp, #68]	; 0x44
				      || (width != (size_t)conv->width_value));
     fa4:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     fa6:	f362 0141 	bfi	r1, r2, #1, #1
     faa:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
     fae:	e786      	b.n	ebe <z_cbvprintf_impl+0xea>
     fb0:	460b      	mov	r3, r1
	size_t val = 0;
     fb2:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     fb4:	f04f 0e0a 	mov.w	lr, #10
     fb8:	e7e7      	b.n	f8a <z_cbvprintf_impl+0x1b6>
		conv->prec_star = true;
     fba:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
     fbe:	f042 0204 	orr.w	r2, r2, #4
     fc2:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		return ++sp;
     fc6:	3302      	adds	r3, #2
	switch (*sp) {
     fc8:	781a      	ldrb	r2, [r3, #0]
     fca:	2a6c      	cmp	r2, #108	; 0x6c
     fcc:	d047      	beq.n	105e <CONFIG_FPROTECT_BLOCK_SIZE+0x5e>
     fce:	d82b      	bhi.n	1028 <CONFIG_FPROTECT_BLOCK_SIZE+0x28>
     fd0:	2a68      	cmp	r2, #104	; 0x68
     fd2:	d031      	beq.n	1038 <CONFIG_FPROTECT_BLOCK_SIZE+0x38>
     fd4:	2a6a      	cmp	r2, #106	; 0x6a
     fd6:	d04b      	beq.n	1070 <CONFIG_FPROTECT_BLOCK_SIZE+0x70>
     fd8:	2a4c      	cmp	r2, #76	; 0x4c
     fda:	d051      	beq.n	1080 <CONFIG_FPROTECT_BLOCK_SIZE+0x80>
	conv->specifier = *sp++;
     fdc:	461a      	mov	r2, r3
     fde:	f812 3b01 	ldrb.w	r3, [r2], #1
     fe2:	9203      	str	r2, [sp, #12]
	switch (conv->specifier) {
     fe4:	2b78      	cmp	r3, #120	; 0x78
		if (conv->length_mod == LENGTH_UPPER_L) {
     fe6:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
	conv->specifier = *sp++;
     fea:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
	switch (conv->specifier) {
     fee:	f200 80be 	bhi.w	116e <CONFIG_FPROTECT_BLOCK_SIZE+0x16e>
     ff2:	2b6d      	cmp	r3, #109	; 0x6d
     ff4:	d851      	bhi.n	109a <CONFIG_FPROTECT_BLOCK_SIZE+0x9a>
     ff6:	2b69      	cmp	r3, #105	; 0x69
     ff8:	f200 80b9 	bhi.w	116e <CONFIG_FPROTECT_BLOCK_SIZE+0x16e>
     ffc:	2b57      	cmp	r3, #87	; 0x57
     ffe:	d867      	bhi.n	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
    1000:	2b41      	cmp	r3, #65	; 0x41
    1002:	d003      	beq.n	100c <CONFIG_FPROTECT_BLOCK_SIZE+0xc>
    1004:	3b45      	subs	r3, #69	; 0x45
    1006:	2b02      	cmp	r3, #2
    1008:	f200 80b1 	bhi.w	116e <CONFIG_FPROTECT_BLOCK_SIZE+0x16e>
		conv->specifier_cat = SPECIFIER_FP;
    100c:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1010:	2204      	movs	r2, #4
    1012:	f362 0302 	bfi	r3, r2, #0, #3
    1016:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
			unsupported = true;
    101a:	2301      	movs	r3, #1
			break;
    101c:	e073      	b.n	1106 <CONFIG_FPROTECT_BLOCK_SIZE+0x106>
		val = 10U * val + *sp++ - '0';
    101e:	fb0c 0202 	mla	r2, ip, r2, r0
    1022:	3a30      	subs	r2, #48	; 0x30
    1024:	460b      	mov	r3, r1
    1026:	e75d      	b.n	ee4 <z_cbvprintf_impl+0x110>
	switch (*sp) {
    1028:	2a74      	cmp	r2, #116	; 0x74
    102a:	d025      	beq.n	1078 <CONFIG_FPROTECT_BLOCK_SIZE+0x78>
    102c:	2a7a      	cmp	r2, #122	; 0x7a
    102e:	d1d5      	bne.n	fdc <z_cbvprintf_impl+0x208>
		conv->length_mod = LENGTH_Z;
    1030:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1034:	2106      	movs	r1, #6
    1036:	e00c      	b.n	1052 <CONFIG_FPROTECT_BLOCK_SIZE+0x52>
		if (*++sp == 'h') {
    1038:	785a      	ldrb	r2, [r3, #1]
    103a:	2a68      	cmp	r2, #104	; 0x68
    103c:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1040:	d106      	bne.n	1050 <CONFIG_FPROTECT_BLOCK_SIZE+0x50>
			conv->length_mod = LENGTH_HH;
    1042:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    1044:	f361 02c6 	bfi	r2, r1, #3, #4
    1048:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
			++sp;
    104c:	3302      	adds	r3, #2
    104e:	e7c5      	b.n	fdc <z_cbvprintf_impl+0x208>
			conv->length_mod = LENGTH_H;
    1050:	2102      	movs	r1, #2
    1052:	f361 02c6 	bfi	r2, r1, #3, #4
    1056:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		if (*++sp == 'h') {
    105a:	3301      	adds	r3, #1
    105c:	e7be      	b.n	fdc <z_cbvprintf_impl+0x208>
		if (*++sp == 'l') {
    105e:	785a      	ldrb	r2, [r3, #1]
    1060:	2a6c      	cmp	r2, #108	; 0x6c
    1062:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1066:	d101      	bne.n	106c <CONFIG_FPROTECT_BLOCK_SIZE+0x6c>
			conv->length_mod = LENGTH_LL;
    1068:	2104      	movs	r1, #4
    106a:	e7eb      	b.n	1044 <CONFIG_FPROTECT_BLOCK_SIZE+0x44>
			conv->length_mod = LENGTH_L;
    106c:	2103      	movs	r1, #3
    106e:	e7f0      	b.n	1052 <CONFIG_FPROTECT_BLOCK_SIZE+0x52>
		conv->length_mod = LENGTH_J;
    1070:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1074:	2105      	movs	r1, #5
    1076:	e7ec      	b.n	1052 <CONFIG_FPROTECT_BLOCK_SIZE+0x52>
		conv->length_mod = LENGTH_T;
    1078:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    107c:	2107      	movs	r1, #7
    107e:	e7e8      	b.n	1052 <CONFIG_FPROTECT_BLOCK_SIZE+0x52>
		conv->unsupported = true;
    1080:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
    1084:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
    1088:	f022 0202 	bic.w	r2, r2, #2
    108c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    1090:	f042 0202 	orr.w	r2, r2, #2
    1094:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
		break;
    1098:	e7df      	b.n	105a <CONFIG_FPROTECT_BLOCK_SIZE+0x5a>
	switch (conv->specifier) {
    109a:	3b6e      	subs	r3, #110	; 0x6e
    109c:	b2d9      	uxtb	r1, r3
    109e:	2301      	movs	r3, #1
    10a0:	408b      	lsls	r3, r1
    10a2:	f240 4182 	movw	r1, #1154	; 0x482
    10a6:	420b      	tst	r3, r1
    10a8:	d137      	bne.n	111a <CONFIG_FPROTECT_BLOCK_SIZE+0x11a>
    10aa:	f013 0f24 	tst.w	r3, #36	; 0x24
    10ae:	d151      	bne.n	1154 <CONFIG_FPROTECT_BLOCK_SIZE+0x154>
    10b0:	07d8      	lsls	r0, r3, #31
    10b2:	d55c      	bpl.n	116e <CONFIG_FPROTECT_BLOCK_SIZE+0x16e>
		conv->specifier_cat = SPECIFIER_PTR;
    10b4:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    10b8:	2103      	movs	r1, #3
    10ba:	f361 0302 	bfi	r3, r1, #0, #3
    10be:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
    10c2:	f002 0378 	and.w	r3, r2, #120	; 0x78
    10c6:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
    10ca:	424b      	negs	r3, r1
    10cc:	414b      	adcs	r3, r1
    10ce:	e01a      	b.n	1106 <CONFIG_FPROTECT_BLOCK_SIZE+0x106>
	switch (conv->specifier) {
    10d0:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
    10d4:	b2c9      	uxtb	r1, r1
    10d6:	2001      	movs	r0, #1
    10d8:	fa00 f101 	lsl.w	r1, r0, r1
    10dc:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    10e0:	d194      	bne.n	100c <CONFIG_FPROTECT_BLOCK_SIZE+0xc>
    10e2:	f640 0601 	movw	r6, #2049	; 0x801
    10e6:	4231      	tst	r1, r6
    10e8:	d11d      	bne.n	1126 <CONFIG_FPROTECT_BLOCK_SIZE+0x126>
    10ea:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    10ee:	d03e      	beq.n	116e <CONFIG_FPROTECT_BLOCK_SIZE+0x16e>
		conv->specifier_cat = SPECIFIER_SINT;
    10f0:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    10f4:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    10f8:	f002 0278 	and.w	r2, r2, #120	; 0x78
    10fc:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
    10fe:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
    1102:	d034      	beq.n	116e <CONFIG_FPROTECT_BLOCK_SIZE+0x16e>
	bool unsupported = false;
    1104:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
    1106:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
    110a:	f3c2 0140 	ubfx	r1, r2, #1, #1
    110e:	430b      	orrs	r3, r1
    1110:	f363 0241 	bfi	r2, r3, #1, #1
    1114:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
    1118:	e6fd      	b.n	f16 <z_cbvprintf_impl+0x142>
		conv->specifier_cat = SPECIFIER_UINT;
    111a:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    111e:	2102      	movs	r1, #2
    1120:	f361 0302 	bfi	r3, r1, #0, #3
    1124:	e7e8      	b.n	10f8 <CONFIG_FPROTECT_BLOCK_SIZE+0xf8>
    1126:	f89d 1042 	ldrb.w	r1, [sp, #66]	; 0x42
    112a:	2002      	movs	r0, #2
		if (conv->length_mod == LENGTH_UPPER_L) {
    112c:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    1130:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1134:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    1136:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
			conv->invalid = true;
    113a:	bf02      	ittt	eq
    113c:	f89d 1040 	ldrbeq.w	r1, [sp, #64]	; 0x40
    1140:	f041 0101 	orreq.w	r1, r1, #1
    1144:	f88d 1040 	strbeq.w	r1, [sp, #64]	; 0x40
		if (conv->specifier == 'c') {
    1148:	2b63      	cmp	r3, #99	; 0x63
    114a:	d1db      	bne.n	1104 <CONFIG_FPROTECT_BLOCK_SIZE+0x104>
			unsupported = (conv->length_mod != LENGTH_NONE);
    114c:	1e13      	subs	r3, r2, #0
    114e:	bf18      	it	ne
    1150:	2301      	movne	r3, #1
    1152:	e7d8      	b.n	1106 <CONFIG_FPROTECT_BLOCK_SIZE+0x106>
		conv->specifier_cat = SPECIFIER_PTR;
    1154:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1158:	2103      	movs	r1, #3
    115a:	f361 0302 	bfi	r3, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
    115e:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    1162:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
    1166:	bf14      	ite	ne
    1168:	2301      	movne	r3, #1
    116a:	2300      	moveq	r3, #0
    116c:	e7cb      	b.n	1106 <CONFIG_FPROTECT_BLOCK_SIZE+0x106>
		conv->invalid = true;
    116e:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1172:	f043 0301 	orr.w	r3, r3, #1
    1176:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		break;
    117a:	e7c3      	b.n	1104 <CONFIG_FPROTECT_BLOCK_SIZE+0x104>
		} else if (conv->width_present) {
    117c:	f99d 2040 	ldrsb.w	r2, [sp, #64]	; 0x40
    1180:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1182:	bfb4      	ite	lt
    1184:	f8dd 8044 	ldrlt.w	r8, [sp, #68]	; 0x44
		int width = -1;
    1188:	f04f 38ff 	movge.w	r8, #4294967295	; 0xffffffff
    118c:	e6d5      	b.n	f3a <z_cbvprintf_impl+0x166>
		} else if (conv->prec_present) {
    118e:	0798      	lsls	r0, r3, #30
    1190:	f57f aee2 	bpl.w	f58 <z_cbvprintf_impl+0x184>
			precision = conv->prec_value;
    1194:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
			= (enum length_mod_enum)conv->length_mod;
    1198:	f89d 1041 	ldrb.w	r1, [sp, #65]	; 0x41
		conv->pad0_value = 0;
    119c:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    119e:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
			= (enum specifier_cat_enum)conv->specifier_cat;
    11a2:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
		enum specifier_cat_enum specifier_cat
    11a6:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    11aa:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    11ac:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    11b0:	d133      	bne.n	121a <CONFIG_FPROTECT_BLOCK_SIZE+0x21a>
			switch (length_mod) {
    11b2:	1ecb      	subs	r3, r1, #3
    11b4:	2b04      	cmp	r3, #4
    11b6:	d804      	bhi.n	11c2 <CONFIG_FPROTECT_BLOCK_SIZE+0x1c2>
    11b8:	e8df f003 	tbb	[pc, r3]
    11bc:	21464621 	.word	0x21464621
    11c0:	21          	.byte	0x21
    11c1:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    11c2:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
    11c4:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
    11c6:	ea4f 72e3 	mov.w	r2, r3, asr #31
    11ca:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
    11ce:	d11c      	bne.n	120a <CONFIG_FPROTECT_BLOCK_SIZE+0x20a>
				value->sint = (signed char)value->sint;
    11d0:	f99d 3038 	ldrsb.w	r3, [sp, #56]	; 0x38
    11d4:	17da      	asrs	r2, r3, #31
    11d6:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
				value->sint = va_arg(ap, int);
    11da:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
    11dc:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    11e0:	f013 0603 	ands.w	r6, r3, #3
    11e4:	d050      	beq.n	1288 <CONFIG_FPROTECT_BLOCK_SIZE+0x288>
			OUTS(sp, fp);
    11e6:	9b03      	ldr	r3, [sp, #12]
    11e8:	463a      	mov	r2, r7
    11ea:	4659      	mov	r1, fp
    11ec:	4648      	mov	r0, r9
    11ee:	f004 f952 	bl	5496 <outs>
    11f2:	2800      	cmp	r0, #0
    11f4:	f2c0 8153 	blt.w	149e <CONFIG_FPROTECT_BLOCK_SIZE+0x49e>
    11f8:	4405      	add	r5, r0
			continue;
    11fa:	9f03      	ldr	r7, [sp, #12]
    11fc:	e5f2      	b.n	de4 <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    11fe:	f854 3b04 	ldr.w	r3, [r4], #4
    1202:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
    1204:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
    1208:	e7e8      	b.n	11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>
			} else if (length_mod == LENGTH_H) {
    120a:	2902      	cmp	r1, #2
    120c:	d1e5      	bne.n	11da <CONFIG_FPROTECT_BLOCK_SIZE+0x1da>
				value->sint = (short)value->sint;
    120e:	b21a      	sxth	r2, r3
    1210:	f343 33c0 	sbfx	r3, r3, #15, #1
    1214:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    1218:	e7df      	b.n	11da <CONFIG_FPROTECT_BLOCK_SIZE+0x1da>
		} else if (specifier_cat == SPECIFIER_UINT) {
    121a:	2b02      	cmp	r3, #2
    121c:	d124      	bne.n	1268 <CONFIG_FPROTECT_BLOCK_SIZE+0x268>
			switch (length_mod) {
    121e:	1ecb      	subs	r3, r1, #3
    1220:	2b04      	cmp	r3, #4
    1222:	d804      	bhi.n	122e <CONFIG_FPROTECT_BLOCK_SIZE+0x22e>
    1224:	e8df f003 	tbb	[pc, r3]
    1228:	18101018 	.word	0x18101018
    122c:	18          	.byte	0x18
    122d:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
    122e:	2901      	cmp	r1, #1
				value->uint = va_arg(ap, unsigned int);
    1230:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    1234:	f04f 0200 	mov.w	r2, #0
    1238:	d014      	beq.n	1264 <CONFIG_FPROTECT_BLOCK_SIZE+0x264>
			} else if (length_mod == LENGTH_H) {
    123a:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
    123c:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			} else if (length_mod == LENGTH_H) {
    1240:	d1cc      	bne.n	11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>
				value->uint = (unsigned short)value->uint;
    1242:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
    1244:	930e      	str	r3, [sp, #56]	; 0x38
    1246:	e7c9      	b.n	11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>
					(uint_value_type)va_arg(ap,
    1248:	3407      	adds	r4, #7
    124a:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
    124e:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    1252:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
    1256:	e7c1      	b.n	11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>
					(uint_value_type)va_arg(ap, size_t);
    1258:	f854 3b04 	ldr.w	r3, [r4], #4
    125c:	930e      	str	r3, [sp, #56]	; 0x38
    125e:	2300      	movs	r3, #0
    1260:	930f      	str	r3, [sp, #60]	; 0x3c
			} else if (length_mod == LENGTH_H) {
    1262:	e7bb      	b.n	11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>
				value->uint = (unsigned char)value->uint;
    1264:	b2db      	uxtb	r3, r3
    1266:	e7cd      	b.n	1204 <CONFIG_FPROTECT_BLOCK_SIZE+0x204>
		} else if (specifier_cat == SPECIFIER_FP) {
    1268:	2b04      	cmp	r3, #4
    126a:	d108      	bne.n	127e <CONFIG_FPROTECT_BLOCK_SIZE+0x27e>
					(sint_value_type)va_arg(ap, long long);
    126c:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
    126e:	f024 0407 	bic.w	r4, r4, #7
    1272:	e9d4 2300 	ldrd	r2, r3, [r4]
    1276:	3408      	adds	r4, #8
    1278:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    127c:	e7ae      	b.n	11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>
		} else if (specifier_cat == SPECIFIER_PTR) {
    127e:	2b03      	cmp	r3, #3
    1280:	d1ac      	bne.n	11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>
			value->ptr = va_arg(ap, void *);
    1282:	f854 3b04 	ldr.w	r3, [r4], #4
    1286:	e7dd      	b.n	1244 <CONFIG_FPROTECT_BLOCK_SIZE+0x244>
		switch (conv->specifier) {
    1288:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
    128c:	2878      	cmp	r0, #120	; 0x78
    128e:	d8b4      	bhi.n	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
    1290:	2862      	cmp	r0, #98	; 0x62
    1292:	d81c      	bhi.n	12ce <CONFIG_FPROTECT_BLOCK_SIZE+0x2ce>
    1294:	2825      	cmp	r0, #37	; 0x25
    1296:	f43f adad 	beq.w	df4 <z_cbvprintf_impl+0x20>
    129a:	2858      	cmp	r0, #88	; 0x58
    129c:	d1ad      	bne.n	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
			bps = encode_uint(value->uint, conv, buf, bpe);
    129e:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    12a2:	9300      	str	r3, [sp, #0]
    12a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
    12a8:	ab08      	add	r3, sp, #32
    12aa:	aa10      	add	r2, sp, #64	; 0x40
    12ac:	f004 f8ad 	bl	540a <encode_uint>
			if (precision >= 0) {
    12b0:	f1ba 0f00 	cmp.w	sl, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
    12b4:	4607      	mov	r7, r0
			if (precision >= 0) {
    12b6:	f280 809a 	bge.w	13ee <CONFIG_FPROTECT_BLOCK_SIZE+0x3ee>
		if (bps == NULL) {
    12ba:	2f00      	cmp	r7, #0
    12bc:	d09d      	beq.n	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
		size_t nj_len = (bpe - bps);
    12be:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    12c2:	1bd8      	subs	r0, r3, r7
		if (sign != 0) {
    12c4:	2e00      	cmp	r6, #0
    12c6:	f000 80c1 	beq.w	144c <CONFIG_FPROTECT_BLOCK_SIZE+0x44c>
			nj_len += 1U;
    12ca:	3001      	adds	r0, #1
    12cc:	e0be      	b.n	144c <CONFIG_FPROTECT_BLOCK_SIZE+0x44c>
		switch (conv->specifier) {
    12ce:	3863      	subs	r0, #99	; 0x63
    12d0:	2815      	cmp	r0, #21
    12d2:	d892      	bhi.n	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
    12d4:	a201      	add	r2, pc, #4	; (adr r2, 12dc <CONFIG_FPROTECT_BLOCK_SIZE+0x2dc>)
    12d6:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    12da:	bf00      	nop
    12dc:	000013b1 	.word	0x000013b1
    12e0:	000013c3 	.word	0x000013c3
    12e4:	000011fb 	.word	0x000011fb
    12e8:	000011fb 	.word	0x000011fb
    12ec:	000011fb 	.word	0x000011fb
    12f0:	000011fb 	.word	0x000011fb
    12f4:	000013c3 	.word	0x000013c3
    12f8:	000011fb 	.word	0x000011fb
    12fc:	000011fb 	.word	0x000011fb
    1300:	000011fb 	.word	0x000011fb
    1304:	000011fb 	.word	0x000011fb
    1308:	00001451 	.word	0x00001451
    130c:	000013e9 	.word	0x000013e9
    1310:	0000140f 	.word	0x0000140f
    1314:	000011fb 	.word	0x000011fb
    1318:	000011fb 	.word	0x000011fb
    131c:	00001335 	.word	0x00001335
    1320:	000011fb 	.word	0x000011fb
    1324:	000013e9 	.word	0x000013e9
    1328:	000011fb 	.word	0x000011fb
    132c:	000011fb 	.word	0x000011fb
    1330:	000013e9 	.word	0x000013e9
			if (precision >= 0) {
    1334:	f1ba 0f00 	cmp.w	sl, #0
			bps = (const char *)value->ptr;
    1338:	9f0e      	ldr	r7, [sp, #56]	; 0x38
			if (precision >= 0) {
    133a:	db35      	blt.n	13a8 <CONFIG_FPROTECT_BLOCK_SIZE+0x3a8>
				len = strnlen(bps, precision);
    133c:	4651      	mov	r1, sl
    133e:	4638      	mov	r0, r7
    1340:	f004 fb8d 	bl	5a5e <strnlen>
			bpe = bps + len;
    1344:	eb07 0a00 	add.w	sl, r7, r0
		if (bps == NULL) {
    1348:	2f00      	cmp	r7, #0
    134a:	f43f af56 	beq.w	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
		char sign = 0;
    134e:	2600      	movs	r6, #0
		if (conv->altform_0c) {
    1350:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1354:	f013 0210 	ands.w	r2, r3, #16
    1358:	9205      	str	r2, [sp, #20]
    135a:	f000 8093 	beq.w	1484 <CONFIG_FPROTECT_BLOCK_SIZE+0x484>
			nj_len += 2U;
    135e:	3002      	adds	r0, #2
		if (conv->pad_fp) {
    1360:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
    1362:	9a11      	ldr	r2, [sp, #68]	; 0x44
			nj_len += conv->pad0_pre_exp;
    1364:	bf48      	it	mi
    1366:	9b12      	ldrmi	r3, [sp, #72]	; 0x48
		nj_len += conv->pad0_value;
    1368:	9204      	str	r2, [sp, #16]
    136a:	4410      	add	r0, r2
			nj_len += conv->pad0_pre_exp;
    136c:	bf48      	it	mi
    136e:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
    1370:	f1b8 0f00 	cmp.w	r8, #0
    1374:	f340 80a0 	ble.w	14b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x4b8>
			if (!conv->flag_dash) {
    1378:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
			width -= (int)nj_len;
    137c:	eba8 0800 	sub.w	r8, r8, r0
			if (!conv->flag_dash) {
    1380:	f3c2 0380 	ubfx	r3, r2, #2, #1
    1384:	0750      	lsls	r0, r2, #29
    1386:	9306      	str	r3, [sp, #24]
    1388:	f100 8096 	bmi.w	14b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x4b8>
				if (conv->flag_zero) {
    138c:	0651      	lsls	r1, r2, #25
    138e:	f140 8089 	bpl.w	14a4 <CONFIG_FPROTECT_BLOCK_SIZE+0x4a4>
					if (sign != 0) {
    1392:	b13e      	cbz	r6, 13a4 <CONFIG_FPROTECT_BLOCK_SIZE+0x3a4>
						OUTC(sign);
    1394:	4659      	mov	r1, fp
    1396:	4630      	mov	r0, r6
    1398:	47c8      	blx	r9
    139a:	2800      	cmp	r0, #0
    139c:	db7f      	blt.n	149e <CONFIG_FPROTECT_BLOCK_SIZE+0x49e>
    139e:	9b06      	ldr	r3, [sp, #24]
    13a0:	3501      	adds	r5, #1
    13a2:	461e      	mov	r6, r3
					pad = '0';
    13a4:	2230      	movs	r2, #48	; 0x30
    13a6:	e07e      	b.n	14a6 <CONFIG_FPROTECT_BLOCK_SIZE+0x4a6>
				len = strlen(bps);
    13a8:	4638      	mov	r0, r7
    13aa:	f004 fb51 	bl	5a50 <strlen>
    13ae:	e7c9      	b.n	1344 <CONFIG_FPROTECT_BLOCK_SIZE+0x344>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    13b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    13b2:	f88d 3020 	strb.w	r3, [sp, #32]
		char sign = 0;
    13b6:	2600      	movs	r6, #0
			bps = buf;
    13b8:	af08      	add	r7, sp, #32
			bpe = buf + 1;
    13ba:	f10d 0a21 	add.w	sl, sp, #33	; 0x21
		size_t nj_len = (bpe - bps);
    13be:	2001      	movs	r0, #1
    13c0:	e7c6      	b.n	1350 <CONFIG_FPROTECT_BLOCK_SIZE+0x350>
			if (conv->flag_plus) {
    13c2:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
    13c4:	bf5c      	itt	pl
    13c6:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
    13ca:	015e      	lslpl	r6, r3, #5
			sint = value->sint;
    13cc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
				sign = '+';
    13d0:	bf48      	it	mi
    13d2:	262b      	movmi	r6, #43	; 0x2b
			if (sint < 0) {
    13d4:	2b00      	cmp	r3, #0
    13d6:	f6bf af62 	bge.w	129e <CONFIG_FPROTECT_BLOCK_SIZE+0x29e>
				value->uint = (uint_value_type)-sint;
    13da:	4252      	negs	r2, r2
    13dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    13e0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
				sign = '-';
    13e4:	262d      	movs	r6, #45	; 0x2d
    13e6:	e75a      	b.n	129e <CONFIG_FPROTECT_BLOCK_SIZE+0x29e>
		switch (conv->specifier) {
    13e8:	2600      	movs	r6, #0
    13ea:	e758      	b.n	129e <CONFIG_FPROTECT_BLOCK_SIZE+0x29e>
		char sign = 0;
    13ec:	2600      	movs	r6, #0
				conv->flag_zero = false;
    13ee:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				size_t len = bpe - bps;
    13f2:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    13f6:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
    13f8:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    13fc:	459a      	cmp	sl, r3
				conv->flag_zero = false;
    13fe:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				if (len < (size_t)precision) {
    1402:	f67f af5a 	bls.w	12ba <CONFIG_FPROTECT_BLOCK_SIZE+0x2ba>
					conv->pad0_value = precision - (int)len;
    1406:	ebaa 0303 	sub.w	r3, sl, r3
    140a:	9311      	str	r3, [sp, #68]	; 0x44
    140c:	e755      	b.n	12ba <CONFIG_FPROTECT_BLOCK_SIZE+0x2ba>
			if (value->ptr != NULL) {
    140e:	980e      	ldr	r0, [sp, #56]	; 0x38
    1410:	b390      	cbz	r0, 1478 <CONFIG_FPROTECT_BLOCK_SIZE+0x478>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1412:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1416:	9300      	str	r3, [sp, #0]
    1418:	aa10      	add	r2, sp, #64	; 0x40
    141a:	ab08      	add	r3, sp, #32
    141c:	2100      	movs	r1, #0
    141e:	f003 fff4 	bl	540a <encode_uint>
				conv->altform_0c = true;
    1422:	f8bd 3042 	ldrh.w	r3, [sp, #66]	; 0x42
    1426:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    142a:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    142e:	f043 0310 	orr.w	r3, r3, #16
			if (precision >= 0) {
    1432:	f1ba 0f00 	cmp.w	sl, #0
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1436:	4607      	mov	r7, r0
				conv->altform_0c = true;
    1438:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
    143c:	dad6      	bge.n	13ec <CONFIG_FPROTECT_BLOCK_SIZE+0x3ec>
		if (bps == NULL) {
    143e:	2800      	cmp	r0, #0
    1440:	f43f aedb 	beq.w	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
		size_t nj_len = (bpe - bps);
    1444:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1448:	1a18      	subs	r0, r3, r0
		char sign = 0;
    144a:	2600      	movs	r6, #0
    144c:	469a      	mov	sl, r3
    144e:	e77f      	b.n	1350 <CONFIG_FPROTECT_BLOCK_SIZE+0x350>
				store_count(conv, value->ptr, count);
    1450:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	switch ((enum length_mod_enum)conv->length_mod) {
    1452:	2907      	cmp	r1, #7
    1454:	f63f aed1 	bhi.w	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
    1458:	e8df f001 	tbb	[pc, r1]
    145c:	0c06040c 	.word	0x0c06040c
    1460:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
    1464:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
    1466:	e6c8      	b.n	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
		*(short *)dp = (short)count;
    1468:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
    146a:	e6c6      	b.n	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
		*(intmax_t *)dp = (intmax_t)count;
    146c:	17ea      	asrs	r2, r5, #31
    146e:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
    1472:	e6c2      	b.n	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1474:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
    1476:	e6c0      	b.n	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
    1478:	4f2e      	ldr	r7, [pc, #184]	; (1534 <CONFIG_FPROTECT_BLOCK_SIZE+0x534>)
		char sign = 0;
    147a:	4606      	mov	r6, r0
			bpe = bps + 5;
    147c:	f107 0a05 	add.w	sl, r7, #5
		size_t nj_len = (bpe - bps);
    1480:	2005      	movs	r0, #5
    1482:	e765      	b.n	1350 <CONFIG_FPROTECT_BLOCK_SIZE+0x350>
		} else if (conv->altform_0) {
    1484:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
    1486:	bf48      	it	mi
    1488:	3001      	addmi	r0, #1
    148a:	e769      	b.n	1360 <CONFIG_FPROTECT_BLOCK_SIZE+0x360>
    148c:	9307      	str	r3, [sp, #28]
					OUTC(pad);
    148e:	4610      	mov	r0, r2
    1490:	9206      	str	r2, [sp, #24]
    1492:	4659      	mov	r1, fp
    1494:	47c8      	blx	r9
    1496:	2800      	cmp	r0, #0
    1498:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    149c:	da04      	bge.n	14a8 <CONFIG_FPROTECT_BLOCK_SIZE+0x4a8>
#undef OUTS
#undef OUTC
}
    149e:	b015      	add	sp, #84	; 0x54
    14a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    14a4:	2220      	movs	r2, #32
					pad = '0';
    14a6:	4643      	mov	r3, r8
				while (width-- > 0) {
    14a8:	4619      	mov	r1, r3
    14aa:	2900      	cmp	r1, #0
    14ac:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    14b0:	dcec      	bgt.n	148c <CONFIG_FPROTECT_BLOCK_SIZE+0x48c>
    14b2:	4445      	add	r5, r8
    14b4:	1a6d      	subs	r5, r5, r1
    14b6:	4698      	mov	r8, r3
		if (sign != 0) {
    14b8:	b12e      	cbz	r6, 14c6 <CONFIG_FPROTECT_BLOCK_SIZE+0x4c6>
			OUTC(sign);
    14ba:	4659      	mov	r1, fp
    14bc:	4630      	mov	r0, r6
    14be:	47c8      	blx	r9
    14c0:	2800      	cmp	r0, #0
    14c2:	dbec      	blt.n	149e <CONFIG_FPROTECT_BLOCK_SIZE+0x49e>
    14c4:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    14c6:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    14ca:	06da      	lsls	r2, r3, #27
    14cc:	d401      	bmi.n	14d2 <CONFIG_FPROTECT_BLOCK_SIZE+0x4d2>
    14ce:	071b      	lsls	r3, r3, #28
    14d0:	d505      	bpl.n	14de <CONFIG_FPROTECT_BLOCK_SIZE+0x4de>
				OUTC('0');
    14d2:	4659      	mov	r1, fp
    14d4:	2030      	movs	r0, #48	; 0x30
    14d6:	47c8      	blx	r9
    14d8:	2800      	cmp	r0, #0
    14da:	dbe0      	blt.n	149e <CONFIG_FPROTECT_BLOCK_SIZE+0x49e>
    14dc:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    14de:	9b05      	ldr	r3, [sp, #20]
    14e0:	b133      	cbz	r3, 14f0 <CONFIG_FPROTECT_BLOCK_SIZE+0x4f0>
				OUTC(conv->specifier);
    14e2:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
    14e6:	4659      	mov	r1, fp
    14e8:	47c8      	blx	r9
    14ea:	2800      	cmp	r0, #0
    14ec:	dbd7      	blt.n	149e <CONFIG_FPROTECT_BLOCK_SIZE+0x49e>
    14ee:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    14f0:	9e04      	ldr	r6, [sp, #16]
    14f2:	442e      	add	r6, r5
    14f4:	e005      	b.n	1502 <CONFIG_FPROTECT_BLOCK_SIZE+0x502>
				OUTC('0');
    14f6:	4659      	mov	r1, fp
    14f8:	2030      	movs	r0, #48	; 0x30
    14fa:	47c8      	blx	r9
    14fc:	2800      	cmp	r0, #0
    14fe:	dbce      	blt.n	149e <CONFIG_FPROTECT_BLOCK_SIZE+0x49e>
    1500:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1502:	1b73      	subs	r3, r6, r5
    1504:	2b00      	cmp	r3, #0
    1506:	dcf6      	bgt.n	14f6 <CONFIG_FPROTECT_BLOCK_SIZE+0x4f6>
			OUTS(bps, bpe);
    1508:	4653      	mov	r3, sl
    150a:	463a      	mov	r2, r7
    150c:	4659      	mov	r1, fp
    150e:	4648      	mov	r0, r9
    1510:	f003 ffc1 	bl	5496 <outs>
    1514:	2800      	cmp	r0, #0
    1516:	dbc2      	blt.n	149e <CONFIG_FPROTECT_BLOCK_SIZE+0x49e>
    1518:	4405      	add	r5, r0
		while (width > 0) {
    151a:	44a8      	add	r8, r5
    151c:	eba8 0305 	sub.w	r3, r8, r5
    1520:	2b00      	cmp	r3, #0
    1522:	f77f ae6a 	ble.w	11fa <CONFIG_FPROTECT_BLOCK_SIZE+0x1fa>
			OUTC(' ');
    1526:	4659      	mov	r1, fp
    1528:	2020      	movs	r0, #32
    152a:	47c8      	blx	r9
    152c:	2800      	cmp	r0, #0
    152e:	dbb6      	blt.n	149e <CONFIG_FPROTECT_BLOCK_SIZE+0x49e>
    1530:	3501      	adds	r5, #1
			--width;
    1532:	e7f3      	b.n	151c <CONFIG_FPROTECT_BLOCK_SIZE+0x51c>
    1534:	0000646c 	.word	0x0000646c

00001538 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    1538:	f002 b9d0 	b.w	38dc <SystemInit>

0000153c <activate_foreach_backend>:
		z_log_runtime_filters_init();
	}
}

static uint32_t activate_foreach_backend(uint32_t mask)
{
    153c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	while (mask_cpy) {
		uint32_t i = __builtin_ctz(mask_cpy);
		const struct log_backend *backend = log_backend_get(i);

		mask_cpy &= ~BIT(i);
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    1540:	f8df 8058 	ldr.w	r8, [pc, #88]	; 159c <activate_foreach_backend+0x60>
{
    1544:	4604      	mov	r4, r0
	while (mask_cpy) {
    1546:	4607      	mov	r7, r0
		mask_cpy &= ~BIT(i);
    1548:	f04f 0901 	mov.w	r9, #1
	while (mask_cpy) {
    154c:	b914      	cbnz	r4, 1554 <activate_foreach_backend+0x18>
					   CONFIG_LOG_MAX_LEVEL);
		}
	}

	return mask;
}
    154e:	4638      	mov	r0, r7
    1550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t i = __builtin_ctz(mask_cpy);
    1554:	fa94 f5a4 	rbit	r5, r4
    1558:	fab5 f585 	clz	r5, r5
		mask_cpy &= ~BIT(i);
    155c:	fa09 f305 	lsl.w	r3, r9, r5
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    1560:	012e      	lsls	r6, r5, #4
    1562:	eb08 1505 	add.w	r5, r8, r5, lsl #4
		mask_cpy &= ~BIT(i);
    1566:	ea6f 0a03 	mvn.w	sl, r3
    156a:	ea24 0403 	bic.w	r4, r4, r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    156e:	7b2b      	ldrb	r3, [r5, #12]
    1570:	2b00      	cmp	r3, #0
    1572:	d0eb      	beq.n	154c <activate_foreach_backend+0x10>
 * @retval -EBUSY if backend is not yet ready.
 */
static inline int log_backend_is_ready(const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	if (backend->api->is_ready != NULL) {
    1574:	f858 3006 	ldr.w	r3, [r8, r6]
    1578:	691b      	ldr	r3, [r3, #16]
    157a:	b94b      	cbnz	r3, 1590 <activate_foreach_backend+0x54>
					   backend->cb->ctx,
    157c:	4446      	add	r6, r8
			log_backend_enable(backend,
    157e:	2204      	movs	r2, #4
    1580:	6873      	ldr	r3, [r6, #4]
    1582:	4628      	mov	r0, r5
    1584:	6819      	ldr	r1, [r3, #0]
			mask &= ~BIT(i);
    1586:	ea07 070a 	and.w	r7, r7, sl
			log_backend_enable(backend,
    158a:	f000 fa55 	bl	1a38 <log_backend_enable>
    158e:	e7dd      	b.n	154c <activate_foreach_backend+0x10>
		return backend->api->is_ready(backend);
    1590:	4628      	mov	r0, r5
    1592:	4798      	blx	r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    1594:	2800      	cmp	r0, #0
    1596:	d1d9      	bne.n	154c <activate_foreach_backend+0x10>
    1598:	e7f0      	b.n	157c <activate_foreach_backend+0x40>
    159a:	bf00      	nop
    159c:	00006200 	.word	0x00006200

000015a0 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(const struct device *arg)
{
    15a0:	b530      	push	{r4, r5, lr}
	ARG_UNUSED(arg);

	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD)) {
		k_timer_init(&log_process_thread_timer,
    15a2:	4910      	ldr	r1, [pc, #64]	; (15e4 <enable_logger+0x44>)
    15a4:	4810      	ldr	r0, [pc, #64]	; (15e8 <enable_logger+0x48>)
{
    15a6:	b089      	sub	sp, #36	; 0x24
		k_timer_init(&log_process_thread_timer,
    15a8:	2200      	movs	r2, #0
    15aa:	f004 fccd 	bl	5f48 <k_timer_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    15ae:	4d0f      	ldr	r5, [pc, #60]	; (15ec <enable_logger+0x4c>)
    15b0:	490f      	ldr	r1, [pc, #60]	; (15f0 <enable_logger+0x50>)
    15b2:	2200      	movs	r2, #0
    15b4:	2300      	movs	r3, #0
    15b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
    15ba:	2400      	movs	r4, #0
    15bc:	230e      	movs	r3, #14
    15be:	e9cd 3403 	strd	r3, r4, [sp, #12]
    15c2:	e9cd 4401 	strd	r4, r4, [sp, #4]
    15c6:	4b0b      	ldr	r3, [pc, #44]	; (15f4 <enable_logger+0x54>)
    15c8:	9400      	str	r4, [sp, #0]
    15ca:	f44f 7240 	mov.w	r2, #768	; 0x300
    15ce:	4628      	mov	r0, r5
    15d0:	f002 fe8e 	bl	42f0 <z_impl_k_thread_create>
		union { uintptr_t x; const char * val; } parm1 = { .val = str };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_K_THREAD_NAME_SET);
	}
#endif
	compiler_barrier();
	return z_impl_k_thread_name_set(thread, str);
    15d4:	4908      	ldr	r1, [pc, #32]	; (15f8 <enable_logger+0x58>)
    15d6:	4628      	mov	r0, r5
    15d8:	f004 fb7e 	bl	5cd8 <z_impl_k_thread_name_set>
	} else {
		(void)z_log_init(false, false);
	}

	return 0;
}
    15dc:	4620      	mov	r0, r4
    15de:	b009      	add	sp, #36	; 0x24
    15e0:	bd30      	pop	{r4, r5, pc}
    15e2:	bf00      	nop
    15e4:	000015fd 	.word	0x000015fd
    15e8:	20000518 	.word	0x20000518
    15ec:	20000090 	.word	0x20000090
    15f0:	20000cc0 	.word	0x20000cc0
    15f4:	000018e5 	.word	0x000018e5
    15f8:	00006472 	.word	0x00006472

000015fc <log_process_thread_timer_expiry_fn>:
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    15fc:	4801      	ldr	r0, [pc, #4]	; (1604 <log_process_thread_timer_expiry_fn+0x8>)
    15fe:	f002 bfd1 	b.w	45a4 <z_impl_k_sem_give>
    1602:	bf00      	nop
    1604:	2000007c 	.word	0x2000007c

00001608 <z_log_init>:
{
    1608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    160c:	4680      	mov	r8, r0
	if (atomic_inc(&initialized) != 0) {
    160e:	481f      	ldr	r0, [pc, #124]	; (168c <z_log_init+0x84>)
{
    1610:	460f      	mov	r7, r1
	if (atomic_inc(&initialized) != 0) {
    1612:	f004 f967 	bl	58e4 <atomic_inc>
    1616:	4606      	mov	r6, r0
    1618:	2800      	cmp	r0, #0
    161a:	d030      	beq.n	167e <z_log_init+0x76>
	uint32_t mask = 0;
    161c:	2500      	movs	r5, #0
}
    161e:	4628      	mov	r0, r5
    1620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (backend->autostart) {
    1624:	7b23      	ldrb	r3, [r4, #12]
    1626:	b173      	cbz	r3, 1646 <z_log_init+0x3e>
	if (backend->api->init) {
    1628:	6823      	ldr	r3, [r4, #0]
    162a:	68db      	ldr	r3, [r3, #12]
    162c:	b10b      	cbz	r3, 1632 <z_log_init+0x2a>
		backend->api->init(backend);
    162e:	4620      	mov	r0, r4
    1630:	4798      	blx	r3
	if (backend->api->is_ready != NULL) {
    1632:	6823      	ldr	r3, [r4, #0]
    1634:	691b      	ldr	r3, [r3, #16]
    1636:	b9d3      	cbnz	r3, 166e <z_log_init+0x66>
				log_backend_enable(backend,
    1638:	6863      	ldr	r3, [r4, #4]
    163a:	2204      	movs	r2, #4
    163c:	6819      	ldr	r1, [r3, #0]
    163e:	4620      	mov	r0, r4
    1640:	f000 f9fa 	bl	1a38 <log_backend_enable>
			i++;
    1644:	3601      	adds	r6, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    1646:	3410      	adds	r4, #16
    1648:	454c      	cmp	r4, r9
    164a:	d3eb      	bcc.n	1624 <z_log_init+0x1c>
	if (blocking) {
    164c:	f1b8 0f00 	cmp.w	r8, #0
    1650:	d0e5      	beq.n	161e <z_log_init+0x16>
		while (mask) {
    1652:	2d00      	cmp	r5, #0
    1654:	d0e2      	beq.n	161c <z_log_init+0x14>
			mask = activate_foreach_backend(mask);
    1656:	4628      	mov	r0, r5
    1658:	f7ff ff70 	bl	153c <activate_foreach_backend>
    165c:	4605      	mov	r5, r0
			if (IS_ENABLED(CONFIG_MULTITHREADING) && can_sleep) {
    165e:	2f00      	cmp	r7, #0
    1660:	d0f7      	beq.n	1652 <z_log_init+0x4a>
	return z_impl_k_sleep(timeout);
    1662:	2100      	movs	r1, #0
    1664:	f44f 70a4 	mov.w	r0, #328	; 0x148
    1668:	f003 faac 	bl	4bc4 <z_impl_k_sleep>
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
    166c:	e7f1      	b.n	1652 <z_log_init+0x4a>
		return backend->api->is_ready(backend);
    166e:	4620      	mov	r0, r4
    1670:	4798      	blx	r3
			if (log_backend_is_ready(backend) == 0) {
    1672:	2800      	cmp	r0, #0
    1674:	d0e0      	beq.n	1638 <z_log_init+0x30>
				mask |= BIT(i);
    1676:	fa0a f306 	lsl.w	r3, sl, r6
    167a:	431d      	orrs	r5, r3
    167c:	e7e2      	b.n	1644 <z_log_init+0x3c>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    167e:	4c04      	ldr	r4, [pc, #16]	; (1690 <z_log_init+0x88>)
    1680:	f8df 9010 	ldr.w	r9, [pc, #16]	; 1694 <z_log_init+0x8c>
	uint32_t mask = 0;
    1684:	4605      	mov	r5, r0
				mask |= BIT(i);
    1686:	f04f 0a01 	mov.w	sl, #1
    168a:	e7dd      	b.n	1648 <z_log_init+0x40>
    168c:	20000688 	.word	0x20000688
    1690:	00006200 	.word	0x00006200
    1694:	00006210 	.word	0x00006210

00001698 <log_format_func_t_get>:
}
    1698:	4b01      	ldr	r3, [pc, #4]	; (16a0 <log_format_func_t_get+0x8>)
    169a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    169e:	4770      	bx	lr
    16a0:	0000622c 	.word	0x0000622c

000016a4 <log_set_timestamp_func>:
{
    16a4:	b508      	push	{r3, lr}
    16a6:	4603      	mov	r3, r0
    16a8:	4608      	mov	r0, r1
	if (timestamp_getter == NULL) {
    16aa:	b12b      	cbz	r3, 16b8 <log_set_timestamp_func+0x14>
	timestamp_func = timestamp_getter;
    16ac:	4a04      	ldr	r2, [pc, #16]	; (16c0 <log_set_timestamp_func+0x1c>)
    16ae:	6013      	str	r3, [r2, #0]
		log_output_timestamp_freq_set(freq);
    16b0:	f000 fc48 	bl	1f44 <log_output_timestamp_freq_set>
	return 0;
    16b4:	2000      	movs	r0, #0
}
    16b6:	bd08      	pop	{r3, pc}
		return -EINVAL;
    16b8:	f06f 0015 	mvn.w	r0, #21
    16bc:	e7fb      	b.n	16b6 <log_set_timestamp_func+0x12>
    16be:	bf00      	nop
    16c0:	2000000c 	.word	0x2000000c

000016c4 <z_log_notify_backend_enabled>:
{
    16c4:	b510      	push	{r4, lr}
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
    16c6:	4c04      	ldr	r4, [pc, #16]	; (16d8 <z_log_notify_backend_enabled+0x14>)
    16c8:	7823      	ldrb	r3, [r4, #0]
    16ca:	b913      	cbnz	r3, 16d2 <z_log_notify_backend_enabled+0xe>
	z_impl_k_sem_give(sem);
    16cc:	4803      	ldr	r0, [pc, #12]	; (16dc <z_log_notify_backend_enabled+0x18>)
    16ce:	f002 ff69 	bl	45a4 <z_impl_k_sem_give>
	backend_attached = true;
    16d2:	2301      	movs	r3, #1
    16d4:	7023      	strb	r3, [r4, #0]
}
    16d6:	bd10      	pop	{r4, pc}
    16d8:	20000874 	.word	0x20000874
    16dc:	2000007c 	.word	0x2000007c

000016e0 <z_log_dropped>:
{
    16e0:	b510      	push	{r4, lr}
    16e2:	4604      	mov	r4, r0
	atomic_inc(&dropped_cnt);
    16e4:	4808      	ldr	r0, [pc, #32]	; (1708 <z_log_dropped+0x28>)
    16e6:	f004 f8fd 	bl	58e4 <atomic_inc>
	if (buffered) {
    16ea:	b15c      	cbz	r4, 1704 <z_log_dropped+0x24>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_sub(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    16ec:	f3bf 8f5b 	dmb	ish
    16f0:	4b06      	ldr	r3, [pc, #24]	; (170c <z_log_dropped+0x2c>)
    16f2:	e853 1f00 	ldrex	r1, [r3]
    16f6:	3901      	subs	r1, #1
    16f8:	e843 1200 	strex	r2, r1, [r3]
    16fc:	2a00      	cmp	r2, #0
    16fe:	d1f8      	bne.n	16f2 <z_log_dropped+0x12>
    1700:	f3bf 8f5b 	dmb	ish
}
    1704:	bd10      	pop	{r4, pc}
    1706:	bf00      	nop
    1708:	20000680 	.word	0x20000680
    170c:	20000684 	.word	0x20000684

00001710 <z_log_dropped_read_and_clear>:
}
    1710:	2000      	movs	r0, #0
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1712:	4b06      	ldr	r3, [pc, #24]	; (172c <z_log_dropped_read_and_clear+0x1c>)
    1714:	f3bf 8f5b 	dmb	ish
    1718:	4601      	mov	r1, r0
    171a:	e853 0f00 	ldrex	r0, [r3]
    171e:	e843 1200 	strex	r2, r1, [r3]
    1722:	2a00      	cmp	r2, #0
    1724:	d1f9      	bne.n	171a <z_log_dropped_read_and_clear+0xa>
    1726:	f3bf 8f5b 	dmb	ish
    172a:	4770      	bx	lr
    172c:	20000680 	.word	0x20000680

00001730 <dropped_notify>:
{
    1730:	b570      	push	{r4, r5, r6, lr}
	uint32_t dropped = z_log_dropped_read_and_clear();
    1732:	f7ff ffed 	bl	1710 <z_log_dropped_read_and_clear>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    1736:	4c08      	ldr	r4, [pc, #32]	; (1758 <dropped_notify+0x28>)
    1738:	4e08      	ldr	r6, [pc, #32]	; (175c <dropped_notify+0x2c>)
	uint32_t dropped = z_log_dropped_read_and_clear();
    173a:	4605      	mov	r5, r0
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    173c:	42b4      	cmp	r4, r6
    173e:	d300      	bcc.n	1742 <dropped_notify+0x12>
}
    1740:	bd70      	pop	{r4, r5, r6, pc}
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    1742:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    1744:	795b      	ldrb	r3, [r3, #5]
    1746:	b12b      	cbz	r3, 1754 <dropped_notify+0x24>
	if (backend->api->dropped != NULL) {
    1748:	6823      	ldr	r3, [r4, #0]
    174a:	685b      	ldr	r3, [r3, #4]
    174c:	b113      	cbz	r3, 1754 <dropped_notify+0x24>
		backend->api->dropped(backend, cnt);
    174e:	4629      	mov	r1, r5
    1750:	4620      	mov	r0, r4
    1752:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    1754:	3410      	adds	r4, #16
    1756:	e7f1      	b.n	173c <dropped_notify+0xc>
    1758:	00006200 	.word	0x00006200
    175c:	00006210 	.word	0x00006210

00001760 <z_log_msg_init>:
{
    1760:	b510      	push	{r4, lr}
	mpsc_pbuf_init(&log_buffer, &mpsc_config);
    1762:	4c04      	ldr	r4, [pc, #16]	; (1774 <z_log_msg_init+0x14>)
    1764:	4904      	ldr	r1, [pc, #16]	; (1778 <z_log_msg_init+0x18>)
    1766:	4620      	mov	r0, r4
    1768:	f003 ff59 	bl	561e <mpsc_pbuf_init>
	curr_log_buffer = &log_buffer;
    176c:	4b03      	ldr	r3, [pc, #12]	; (177c <z_log_msg_init+0x1c>)
    176e:	601c      	str	r4, [r3, #0]
}
    1770:	bd10      	pop	{r4, pc}
    1772:	bf00      	nop
    1774:	2000002c 	.word	0x2000002c
    1778:	00006218 	.word	0x00006218
    177c:	20000678 	.word	0x20000678

00001780 <log_core_init>:
{
    1780:	b508      	push	{r3, lr}
	panic_mode = false;
    1782:	4a07      	ldr	r2, [pc, #28]	; (17a0 <log_core_init+0x20>)
		log_set_timestamp_func(default_get_timestamp,
    1784:	4807      	ldr	r0, [pc, #28]	; (17a4 <log_core_init+0x24>)
	panic_mode = false;
    1786:	2300      	movs	r3, #0
    1788:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    178a:	4a07      	ldr	r2, [pc, #28]	; (17a8 <log_core_init+0x28>)
		log_set_timestamp_func(default_get_timestamp,
    178c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	dropped_cnt = 0;
    1790:	6013      	str	r3, [r2, #0]
		log_set_timestamp_func(default_get_timestamp,
    1792:	f7ff ff87 	bl	16a4 <log_set_timestamp_func>
}
    1796:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		z_log_msg_init();
    179a:	f7ff bfe1 	b.w	1760 <z_log_msg_init>
    179e:	bf00      	nop
    17a0:	20000875 	.word	0x20000875
    17a4:	000058e1 	.word	0x000058e1
    17a8:	20000680 	.word	0x20000680

000017ac <z_log_msg_alloc>:
{
    17ac:	4601      	mov	r1, r0
	return (struct log_msg *)mpsc_pbuf_alloc(buffer, wlen,
    17ae:	2200      	movs	r2, #0
    17b0:	4801      	ldr	r0, [pc, #4]	; (17b8 <z_log_msg_alloc+0xc>)
    17b2:	2300      	movs	r3, #0
    17b4:	f003 bf54 	b.w	5660 <mpsc_pbuf_alloc>
    17b8:	2000002c 	.word	0x2000002c

000017bc <z_log_msg_local_claim>:
	return (union log_msg_generic *)mpsc_pbuf_claim(&log_buffer);
    17bc:	4801      	ldr	r0, [pc, #4]	; (17c4 <z_log_msg_local_claim+0x8>)
    17be:	f003 bfed 	b.w	579c <mpsc_pbuf_claim>
    17c2:	bf00      	nop
    17c4:	2000002c 	.word	0x2000002c

000017c8 <z_log_msg_free>:
	mpsc_pbuf_free(buffer, &msg->buf);
    17c8:	4b02      	ldr	r3, [pc, #8]	; (17d4 <z_log_msg_free+0xc>)
{
    17ca:	4601      	mov	r1, r0
	mpsc_pbuf_free(buffer, &msg->buf);
    17cc:	6818      	ldr	r0, [r3, #0]
    17ce:	f004 b835 	b.w	583c <mpsc_pbuf_free>
    17d2:	bf00      	nop
    17d4:	20000678 	.word	0x20000678

000017d8 <z_log_msg_pending>:
	return mpsc_pbuf_is_pending(buffer);
    17d8:	4801      	ldr	r0, [pc, #4]	; (17e0 <z_log_msg_pending+0x8>)
    17da:	f004 b863 	b.w	58a4 <mpsc_pbuf_is_pending>
    17de:	bf00      	nop
    17e0:	2000002c 	.word	0x2000002c

000017e4 <z_impl_log_process>:
{
    17e4:	b570      	push	{r4, r5, r6, lr}
	if (!backend_attached) {
    17e6:	4b28      	ldr	r3, [pc, #160]	; (1888 <z_impl_log_process+0xa4>)
    17e8:	7818      	ldrb	r0, [r3, #0]
    17ea:	2800      	cmp	r0, #0
    17ec:	d04b      	beq.n	1886 <z_impl_log_process+0xa2>
	return z_log_msg_local_claim();
    17ee:	f7ff ffe5 	bl	17bc <z_log_msg_local_claim>
	if (msg) {
    17f2:	4605      	mov	r5, r0
    17f4:	b190      	cbz	r0, 181c <z_impl_log_process+0x38>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    17f6:	f3bf 8f5b 	dmb	ish
    17fa:	4b24      	ldr	r3, [pc, #144]	; (188c <z_impl_log_process+0xa8>)
    17fc:	e853 1f00 	ldrex	r1, [r3]
    1800:	3901      	subs	r1, #1
    1802:	e843 1200 	strex	r2, r1, [r3]
    1806:	2a00      	cmp	r2, #0
    1808:	d1f8      	bne.n	17fc <z_impl_log_process+0x18>
    180a:	f3bf 8f5b 	dmb	ish
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    180e:	4c20      	ldr	r4, [pc, #128]	; (1890 <z_impl_log_process+0xac>)
    1810:	4e20      	ldr	r6, [pc, #128]	; (1894 <z_impl_log_process+0xb0>)
    1812:	42b4      	cmp	r4, r6
    1814:	d32d      	bcc.n	1872 <z_impl_log_process+0x8e>
		z_log_msg_free(msg);
    1816:	4628      	mov	r0, r5
    1818:	f7ff ffd6 	bl	17c8 <z_log_msg_free>
	return dropped_cnt > 0;
    181c:	4b1e      	ldr	r3, [pc, #120]	; (1898 <z_impl_log_process+0xb4>)
    181e:	4c1f      	ldr	r4, [pc, #124]	; (189c <z_impl_log_process+0xb8>)
		if ((dropped_pend || unordered_pend) &&
    1820:	681b      	ldr	r3, [r3, #0]
    1822:	2b00      	cmp	r3, #0
    1824:	dd19      	ble.n	185a <z_impl_log_process+0x76>
	return z_impl_k_uptime_ticks();
    1826:	f004 fb89 	bl	5f3c <z_impl_k_uptime_ticks>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    182a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    182e:	fba0 0302 	umull	r0, r3, r0, r2
    1832:	fb02 3101 	mla	r1, r2, r1, r3
    1836:	0bc3      	lsrs	r3, r0, #15
		   (k_uptime_get() - last_failure_report) > CONFIG_LOG_FAILURE_REPORT_PERIOD) {
    1838:	e9d4 2000 	ldrd	r2, r0, [r4]
    183c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
    1840:	1a9b      	subs	r3, r3, r2
    1842:	ea4f 31d1 	mov.w	r1, r1, lsr #15
		if ((dropped_pend || unordered_pend) &&
    1846:	f240 32e9 	movw	r2, #1001	; 0x3e9
		   (k_uptime_get() - last_failure_report) > CONFIG_LOG_FAILURE_REPORT_PERIOD) {
    184a:	eb61 0100 	sbc.w	r1, r1, r0
		if ((dropped_pend || unordered_pend) &&
    184e:	4293      	cmp	r3, r2
    1850:	f171 0100 	sbcs.w	r1, r1, #0
    1854:	d301      	bcc.n	185a <z_impl_log_process+0x76>
				dropped_notify();
    1856:	f7ff ff6b 	bl	1730 <dropped_notify>
		last_failure_report += CONFIG_LOG_FAILURE_REPORT_PERIOD;
    185a:	e9d4 3200 	ldrd	r3, r2, [r4]
    185e:	f513 737a 	adds.w	r3, r3, #1000	; 0x3e8
    1862:	f142 0200 	adc.w	r2, r2, #0
    1866:	e9c4 3200 	strd	r3, r2, [r4]
}
    186a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return z_log_msg_pending();
    186e:	f7ff bfb3 	b.w	17d8 <z_log_msg_pending>
	return backend->cb->active;
    1872:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend) &&
    1874:	795b      	ldrb	r3, [r3, #5]
    1876:	b123      	cbz	r3, 1882 <z_impl_log_process+0x9e>
	backend->api->process(backend, msg);
    1878:	6823      	ldr	r3, [r4, #0]
    187a:	4629      	mov	r1, r5
    187c:	681b      	ldr	r3, [r3, #0]
    187e:	4620      	mov	r0, r4
    1880:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    1882:	3410      	adds	r4, #16
    1884:	e7c5      	b.n	1812 <z_impl_log_process+0x2e>
}
    1886:	bd70      	pop	{r4, r5, r6, pc}
    1888:	20000874 	.word	0x20000874
    188c:	20000684 	.word	0x20000684
    1890:	00006200 	.word	0x00006200
    1894:	00006210 	.word	0x00006210
    1898:	20000680 	.word	0x20000680
    189c:	20000510 	.word	0x20000510

000018a0 <z_impl_log_panic>:
{
    18a0:	b570      	push	{r4, r5, r6, lr}
	if (panic_mode) {
    18a2:	4d0d      	ldr	r5, [pc, #52]	; (18d8 <z_impl_log_panic+0x38>)
    18a4:	7829      	ldrb	r1, [r5, #0]
    18a6:	b961      	cbnz	r1, 18c2 <z_impl_log_panic+0x22>
	(void)z_log_init(true, false);
    18a8:	2001      	movs	r0, #1
    18aa:	f7ff fead 	bl	1608 <z_log_init>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    18ae:	4c0b      	ldr	r4, [pc, #44]	; (18dc <z_impl_log_panic+0x3c>)
    18b0:	4e0b      	ldr	r6, [pc, #44]	; (18e0 <z_impl_log_panic+0x40>)
    18b2:	42b4      	cmp	r4, r6
    18b4:	d306      	bcc.n	18c4 <z_impl_log_panic+0x24>
	if (z_syscall_trap()) {
		return (bool) arch_syscall_invoke0(K_SYSCALL_LOG_PROCESS);
	}
#endif
	compiler_barrier();
	return z_impl_log_process();
    18b6:	f7ff ff95 	bl	17e4 <z_impl_log_process>
		while (log_process() == true) {
    18ba:	2800      	cmp	r0, #0
    18bc:	d1fb      	bne.n	18b6 <z_impl_log_panic+0x16>
	panic_mode = true;
    18be:	2301      	movs	r3, #1
    18c0:	702b      	strb	r3, [r5, #0]
}
    18c2:	bd70      	pop	{r4, r5, r6, pc}
	return backend->cb->active;
    18c4:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    18c6:	795b      	ldrb	r3, [r3, #5]
    18c8:	b11b      	cbz	r3, 18d2 <z_impl_log_panic+0x32>
	backend->api->panic(backend);
    18ca:	6823      	ldr	r3, [r4, #0]
    18cc:	4620      	mov	r0, r4
    18ce:	689b      	ldr	r3, [r3, #8]
    18d0:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    18d2:	3410      	adds	r4, #16
    18d4:	e7ed      	b.n	18b2 <z_impl_log_panic+0x12>
    18d6:	bf00      	nop
    18d8:	20000875 	.word	0x20000875
    18dc:	00006200 	.word	0x00006200
    18e0:	00006210 	.word	0x00006210

000018e4 <log_process_thread_func>:
	uint32_t activate_mask = z_log_init(false, false);
    18e4:	2100      	movs	r1, #0
{
    18e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t activate_mask = z_log_init(false, false);
    18ea:	4608      	mov	r0, r1
    18ec:	f7ff fe8c 	bl	1608 <z_log_init>
	k_timeout_t timeout = (activate_mask != 0) ? K_MSEC(50) : K_FOREVER;
    18f0:	4604      	mov	r4, r0
    18f2:	b348      	cbz	r0, 1948 <log_process_thread_func+0x64>
    18f4:	f240 6867 	movw	r8, #1639	; 0x667
    18f8:	f04f 0900 	mov.w	r9, #0
	return z_impl_z_current_get();
    18fc:	f003 f97c 	bl	4bf8 <z_impl_z_current_get>
	proc_tid = process_tid;
    1900:	4b1a      	ldr	r3, [pc, #104]	; (196c <log_process_thread_func+0x88>)
    1902:	6018      	str	r0, [r3, #0]
	if (CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD &&
    1904:	b130      	cbz	r0, 1914 <log_process_thread_func+0x30>
	    buffered_cnt >= CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) {
    1906:	4b1a      	ldr	r3, [pc, #104]	; (1970 <log_process_thread_func+0x8c>)
	    process_tid &&
    1908:	681b      	ldr	r3, [r3, #0]
    190a:	2b09      	cmp	r3, #9
    190c:	dd02      	ble.n	1914 <log_process_thread_func+0x30>
	z_impl_k_sem_give(sem);
    190e:	4819      	ldr	r0, [pc, #100]	; (1974 <log_process_thread_func+0x90>)
    1910:	f002 fe48 	bl	45a4 <z_impl_k_sem_give>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    1914:	4f18      	ldr	r7, [pc, #96]	; (1978 <log_process_thread_func+0x94>)
	return z_impl_k_sem_take(sem, timeout);
    1916:	f8df a05c 	ldr.w	sl, [pc, #92]	; 1974 <log_process_thread_func+0x90>
	k_timeout_t timeout = (activate_mask != 0) ? K_MSEC(50) : K_FOREVER;
    191a:	2500      	movs	r5, #0
		if (activate_mask) {
    191c:	b144      	cbz	r4, 1930 <log_process_thread_func+0x4c>
			activate_mask = activate_foreach_backend(activate_mask);
    191e:	4620      	mov	r0, r4
    1920:	f7ff fe0c 	bl	153c <activate_foreach_backend>
			if (!activate_mask) {
    1924:	4604      	mov	r4, r0
    1926:	b918      	cbnz	r0, 1930 <log_process_thread_func+0x4c>
				timeout = K_FOREVER;
    1928:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    192c:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
    1930:	f7ff ff58 	bl	17e4 <z_impl_log_process>
		if (log_process() == false) {
    1934:	4606      	mov	r6, r0
    1936:	b928      	cbnz	r0, 1944 <log_process_thread_func+0x60>
			if (processed_any) {
    1938:	b9b5      	cbnz	r5, 1968 <log_process_thread_func+0x84>
    193a:	4642      	mov	r2, r8
    193c:	464b      	mov	r3, r9
    193e:	4650      	mov	r0, sl
    1940:	f002 fe50 	bl	45e4 <z_impl_k_sem_take>
	k_timeout_t timeout = (activate_mask != 0) ? K_MSEC(50) : K_FOREVER;
    1944:	4635      	mov	r5, r6
    1946:	e7e9      	b.n	191c <log_process_thread_func+0x38>
    1948:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    194c:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
    1950:	e7d4      	b.n	18fc <log_process_thread_func+0x18>
				      enum log_backend_evt event,
				      union log_backend_evt_arg *arg)
{
	__ASSERT_NO_MSG(backend != NULL);

	if (backend->api->notify) {
    1952:	682b      	ldr	r3, [r5, #0]
    1954:	699b      	ldr	r3, [r3, #24]
    1956:	b11b      	cbz	r3, 1960 <log_process_thread_func+0x7c>
		backend->api->notify(backend, event, arg);
    1958:	2200      	movs	r2, #0
    195a:	4611      	mov	r1, r2
    195c:	4628      	mov	r0, r5
    195e:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    1960:	3510      	adds	r5, #16
    1962:	42bd      	cmp	r5, r7
    1964:	d3f5      	bcc.n	1952 <log_process_thread_func+0x6e>
    1966:	e7e8      	b.n	193a <log_process_thread_func+0x56>
    1968:	4d04      	ldr	r5, [pc, #16]	; (197c <log_process_thread_func+0x98>)
    196a:	e7fa      	b.n	1962 <log_process_thread_func+0x7e>
    196c:	2000067c 	.word	0x2000067c
    1970:	20000684 	.word	0x20000684
    1974:	2000007c 	.word	0x2000007c
    1978:	00006210 	.word	0x00006210
    197c:	00006200 	.word	0x00006200

00001980 <z_log_msg_post_finalize>:
{
    1980:	b513      	push	{r0, r1, r4, lr}
	atomic_val_t cnt = atomic_inc(&buffered_cnt);
    1982:	4818      	ldr	r0, [pc, #96]	; (19e4 <z_log_msg_post_finalize+0x64>)
    1984:	f003 ffae 	bl	58e4 <atomic_inc>
	if (panic_mode) {
    1988:	4b17      	ldr	r3, [pc, #92]	; (19e8 <z_log_msg_post_finalize+0x68>)
    198a:	781b      	ldrb	r3, [r3, #0]
    198c:	b17b      	cbz	r3, 19ae <z_log_msg_post_finalize+0x2e>
	__asm__ volatile(
    198e:	f04f 0320 	mov.w	r3, #32
    1992:	f3ef 8411 	mrs	r4, BASEPRI
    1996:	f383 8812 	msr	BASEPRI_MAX, r3
    199a:	f3bf 8f6f 	isb	sy
    199e:	f7ff ff21 	bl	17e4 <z_impl_log_process>
	__asm__ volatile(
    19a2:	f384 8811 	msr	BASEPRI, r4
    19a6:	f3bf 8f6f 	isb	sy
}
    19aa:	b002      	add	sp, #8
    19ac:	bd10      	pop	{r4, pc}
	} else if (proc_tid != NULL) {
    19ae:	4b0f      	ldr	r3, [pc, #60]	; (19ec <z_log_msg_post_finalize+0x6c>)
    19b0:	681b      	ldr	r3, [r3, #0]
    19b2:	2b00      	cmp	r3, #0
    19b4:	d0f9      	beq.n	19aa <z_log_msg_post_finalize+0x2a>
		if (cnt == 0) {
    19b6:	b950      	cbnz	r0, 19ce <z_log_msg_post_finalize+0x4e>
	z_impl_k_timer_start(timer, duration, period);
    19b8:	2200      	movs	r2, #0
    19ba:	2300      	movs	r3, #0
    19bc:	e9cd 2300 	strd	r2, r3, [sp]
    19c0:	480b      	ldr	r0, [pc, #44]	; (19f0 <z_log_msg_post_finalize+0x70>)
    19c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    19c6:	2300      	movs	r3, #0
    19c8:	f003 fb40 	bl	504c <z_impl_k_timer_start>
    19cc:	e7ed      	b.n	19aa <z_log_msg_post_finalize+0x2a>
		} else if (CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD &&
    19ce:	280a      	cmp	r0, #10
    19d0:	d1eb      	bne.n	19aa <z_log_msg_post_finalize+0x2a>
	z_impl_k_timer_stop(timer);
    19d2:	4807      	ldr	r0, [pc, #28]	; (19f0 <z_log_msg_post_finalize+0x70>)
    19d4:	f004 fac4 	bl	5f60 <z_impl_k_timer_stop>
	z_impl_k_sem_give(sem);
    19d8:	4806      	ldr	r0, [pc, #24]	; (19f4 <z_log_msg_post_finalize+0x74>)
}
    19da:	b002      	add	sp, #8
    19dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    19e0:	f002 bde0 	b.w	45a4 <z_impl_k_sem_give>
    19e4:	20000684 	.word	0x20000684
    19e8:	20000875 	.word	0x20000875
    19ec:	2000067c 	.word	0x2000067c
    19f0:	20000518 	.word	0x20000518
    19f4:	2000007c 	.word	0x2000007c

000019f8 <z_log_msg_commit>:
{
    19f8:	b510      	push	{r4, lr}
	msg->hdr.timestamp = timestamp_func();
    19fa:	4b06      	ldr	r3, [pc, #24]	; (1a14 <z_log_msg_commit+0x1c>)
    19fc:	681b      	ldr	r3, [r3, #0]
{
    19fe:	4604      	mov	r4, r0
	msg->hdr.timestamp = timestamp_func();
    1a00:	4798      	blx	r3
	mpsc_pbuf_commit(buffer, &m->buf);
    1a02:	4621      	mov	r1, r4
	msg->hdr.timestamp = timestamp_func();
    1a04:	60a0      	str	r0, [r4, #8]
	mpsc_pbuf_commit(buffer, &m->buf);
    1a06:	4804      	ldr	r0, [pc, #16]	; (1a18 <z_log_msg_commit+0x20>)
    1a08:	f003 fea8 	bl	575c <mpsc_pbuf_commit>
}
    1a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_log_msg_post_finalize();
    1a10:	f7ff bfb6 	b.w	1980 <z_log_msg_post_finalize>
    1a14:	2000000c 	.word	0x2000000c
    1a18:	2000002c 	.word	0x2000002c

00001a1c <log_source_name_get>:
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    1a1c:	4a04      	ldr	r2, [pc, #16]	; (1a30 <log_source_name_get+0x14>)
    1a1e:	4b05      	ldr	r3, [pc, #20]	; (1a34 <log_source_name_get+0x18>)
    1a20:	1a9b      	subs	r3, r3, r2
}

const char *log_source_name_get(uint32_t domain_id, uint32_t source_id)
{
	if (z_log_is_local_domain(domain_id)) {
		if (source_id < log_src_cnt_get(domain_id)) {
    1a22:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
			return __log_const_start[source_id].name;
    1a26:	bf34      	ite	cc
    1a28:	f852 0031 	ldrcc.w	r0, [r2, r1, lsl #3]
		} else {
			return NULL;
    1a2c:	2000      	movcs	r0, #0
		}
	}

	return link_source_name_get(domain_id, source_id);
}
    1a2e:	4770      	bx	lr
    1a30:	000061a0 	.word	0x000061a0
    1a34:	00006200 	.word	0x00006200

00001a38 <log_backend_enable>:
			uint32_t level)
{
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    1a38:	4b08      	ldr	r3, [pc, #32]	; (1a5c <log_backend_enable+0x24>)
    1a3a:	1ac3      	subs	r3, r0, r3
{
    1a3c:	b410      	push	{r4}
	id += backend - log_backend_get(0);
    1a3e:	111b      	asrs	r3, r3, #4
	backend->cb->id = id;
    1a40:	6844      	ldr	r4, [r0, #4]
    1a42:	3301      	adds	r3, #1

	log_backend_id_set(backend, id);
    1a44:	7123      	strb	r3, [r4, #4]
	backend->cb->level = level;
    1a46:	6843      	ldr	r3, [r0, #4]
    1a48:	719a      	strb	r2, [r3, #6]
	backend->cb->ctx = ctx;
    1a4a:	6843      	ldr	r3, [r0, #4]
    1a4c:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
    1a4e:	6843      	ldr	r3, [r0, #4]
    1a50:	2201      	movs	r2, #1
    1a52:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
}
    1a54:	bc10      	pop	{r4}
	z_log_notify_backend_enabled();
    1a56:	f7ff be35 	b.w	16c4 <z_log_notify_backend_enabled>
    1a5a:	bf00      	nop
    1a5c:	00006200 	.word	0x00006200

00001a60 <z_impl_z_log_msg_static_create>:
}

void z_impl_z_log_msg_static_create(const void *source,
			      const struct log_msg_desc desc,
			      uint8_t *package, const void *data)
{
    1a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1a64:	b08f      	sub	sp, #60	; 0x3c
 *
 * @return Length.
 */
static inline uint32_t log_msg_get_total_wlen(const struct log_msg_desc desc)
{
	return Z_LOG_MSG2_ALIGNED_WLEN(desc.package_len, desc.data_len);
    1a66:	f3c1 44cb 	ubfx	r4, r1, #19, #12
    1a6a:	f3c1 2649 	ubfx	r6, r1, #9, #10
    1a6e:	9005      	str	r0, [sp, #20]
    1a70:	460d      	mov	r5, r1
    1a72:	4690      	mov	r8, r2
    1a74:	4699      	mov	r9, r3
    1a76:	3417      	adds	r4, #23

	struct log_msg_desc out_desc = desc;
	int inlen = desc.package_len;
	struct log_msg *msg;

	if (inlen > 0) {
    1a78:	2e00      	cmp	r6, #0
    1a7a:	d03c      	beq.n	1af6 <z_impl_z_log_msg_static_create+0x96>
	return cbprintf_package_convert(in_packaged, in_len,
    1a7c:	f04f 0b04 	mov.w	fp, #4
    1a80:	af09      	add	r7, sp, #36	; 0x24
    1a82:	f04f 0a0a 	mov.w	sl, #10
	struct z_cbprintf_buf_desc buf_desc = {
    1a86:	2200      	movs	r2, #0
		uint32_t flags = CBPRINTF_PACKAGE_CONVERT_RW_STR |
				 CBPRINTF_PACKAGE_CONVERT_PTR_CHECK;
		uint16_t strl[4];
		int len;

		len = cbprintf_package_copy(package, inlen,
    1a88:	4631      	mov	r1, r6
	return cbprintf_package_convert(in_packaged, in_len,
    1a8a:	ab0b      	add	r3, sp, #44	; 0x2c
    1a8c:	f8cd b008 	str.w	fp, [sp, #8]
    1a90:	9701      	str	r7, [sp, #4]
    1a92:	f8cd a000 	str.w	sl, [sp]
    1a96:	4640      	mov	r0, r8
	struct z_cbprintf_buf_desc buf_desc = {
    1a98:	e9cd 220b 	strd	r2, r2, [sp, #44]	; 0x2c
    1a9c:	920d      	str	r2, [sp, #52]	; 0x34
	return cbprintf_package_convert(in_packaged, in_len,
    1a9e:	9607      	str	r6, [sp, #28]
    1aa0:	f7fe fe90 	bl	7c4 <cbprintf_package_convert>
					    strl, ARRAY_SIZE(strl));

		/* Update package length with calculated value (which may be extended
		 * when strings are copied into the package.
		 */
		out_desc.package_len = len;
    1aa4:	f3c0 0309 	ubfx	r3, r0, #0, #10
    1aa8:	1918      	adds	r0, r3, r4
    1aaa:	f020 0007 	bic.w	r0, r0, #7
		msg = z_log_msg_alloc(log_msg_get_total_wlen(out_desc));
    1aae:	0880      	lsrs	r0, r0, #2
		out_desc.package_len = len;
    1ab0:	461e      	mov	r6, r3
		msg = z_log_msg_alloc(log_msg_get_total_wlen(out_desc));
    1ab2:	f363 2552 	bfi	r5, r3, #9, #10
    1ab6:	9306      	str	r3, [sp, #24]
    1ab8:	f7ff fe78 	bl	17ac <z_log_msg_alloc>
		if (msg) {
    1abc:	4604      	mov	r4, r0
    1abe:	b178      	cbz	r0, 1ae0 <z_impl_z_log_msg_static_create+0x80>
	struct z_cbprintf_buf_desc buf_desc = {
    1ac0:	9b06      	ldr	r3, [sp, #24]
    1ac2:	930c      	str	r3, [sp, #48]	; 0x30
			len = cbprintf_package_copy(package, inlen,
						    msg->data, out_desc.package_len,
    1ac4:	3010      	adds	r0, #16
    1ac6:	2200      	movs	r2, #0
    1ac8:	900b      	str	r0, [sp, #44]	; 0x2c
    1aca:	920d      	str	r2, [sp, #52]	; 0x34
	return cbprintf_package_convert(in_packaged, in_len,
    1acc:	e9cd 7b01 	strd	r7, fp, [sp, #4]
    1ad0:	4a0c      	ldr	r2, [pc, #48]	; (1b04 <z_impl_z_log_msg_static_create+0xa4>)
    1ad2:	9907      	ldr	r1, [sp, #28]
    1ad4:	f8cd a000 	str.w	sl, [sp]
    1ad8:	ab0b      	add	r3, sp, #44	; 0x2c
    1ada:	4640      	mov	r0, r8
    1adc:	f7fe fe72 	bl	7c4 <cbprintf_package_convert>
		}
	} else {
		msg = z_log_msg_alloc(log_msg_get_total_wlen(out_desc));
	}

	z_log_msg_finalize(msg, source, out_desc, data);
    1ae0:	f366 2552 	bfi	r5, r6, #9, #10
    1ae4:	9905      	ldr	r1, [sp, #20]
    1ae6:	464b      	mov	r3, r9
    1ae8:	462a      	mov	r2, r5
    1aea:	4620      	mov	r0, r4
}
    1aec:	b00f      	add	sp, #60	; 0x3c
    1aee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	z_log_msg_finalize(msg, source, out_desc, data);
    1af2:	f003 bf2d 	b.w	5950 <z_log_msg_finalize>
    1af6:	f024 0007 	bic.w	r0, r4, #7
		msg = z_log_msg_alloc(log_msg_get_total_wlen(out_desc));
    1afa:	0880      	lsrs	r0, r0, #2
    1afc:	f7ff fe56 	bl	17ac <z_log_msg_alloc>
    1b00:	4604      	mov	r4, r0
    1b02:	e7ed      	b.n	1ae0 <z_impl_z_log_msg_static_create+0x80>
    1b04:	00005925 	.word	0x00005925

00001b08 <z_impl_z_log_msg_runtime_vcreate>:
#endif

void z_impl_z_log_msg_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    1b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1b0c:	b087      	sub	sp, #28
    1b0e:	e9dd 6912 	ldrd	r6, r9, [sp, #72]	; 0x48
    1b12:	e9dd 5a10 	ldrd	r5, sl, [sp, #64]	; 0x40
    1b16:	4604      	mov	r4, r0
    1b18:	460f      	mov	r7, r1
    1b1a:	4693      	mov	fp, r2
    1b1c:	4698      	mov	r8, r3
	int plen;

	if (fmt) {
    1b1e:	b3b6      	cbz	r6, 1b8e <z_impl_z_log_msg_runtime_vcreate+0x86>
		va_list ap2;

		va_copy(ap2, ap);
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    1b20:	2110      	movs	r1, #16
    1b22:	f8cd 9000 	str.w	r9, [sp]
    1b26:	4633      	mov	r3, r6
    1b28:	4652      	mov	r2, sl
    1b2a:	2000      	movs	r0, #0
		va_copy(ap2, ap);
    1b2c:	f8cd 9014 	str.w	r9, [sp, #20]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    1b30:	f7fe fc72 	bl	418 <cbvprintf_package>
    1b34:	4601      	mov	r1, r0
	}

	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
	struct log_msg *msg;
	uint8_t *pkg;
	struct log_msg_desc desc =
    1b36:	4b17      	ldr	r3, [pc, #92]	; (1b94 <z_impl_z_log_msg_runtime_vcreate+0x8c>)
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    1b38:	9103      	str	r1, [sp, #12]
	struct log_msg_desc desc =
    1b3a:	f004 0407 	and.w	r4, r4, #7
    1b3e:	f00b 0b07 	and.w	fp, fp, #7
    1b42:	00e4      	lsls	r4, r4, #3
    1b44:	ea03 2341 	and.w	r3, r3, r1, lsl #9
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    1b48:	f105 0017 	add.w	r0, r5, #23
	struct log_msg_desc desc =
    1b4c:	ea44 148b 	orr.w	r4, r4, fp, lsl #6
    1b50:	431c      	orrs	r4, r3
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    1b52:	4408      	add	r0, r1
	struct log_msg_desc desc =
    1b54:	4b10      	ldr	r3, [pc, #64]	; (1b98 <z_impl_z_log_msg_runtime_vcreate+0x90>)
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    1b56:	f020 0007 	bic.w	r0, r0, #7
	struct log_msg_desc desc =
    1b5a:	ea03 43c5 	and.w	r3, r3, r5, lsl #19
		Z_LOG_MSG_DESC_INITIALIZER(domain_id, level, plen, dlen);

	if (IS_ENABLED(CONFIG_LOG_MODE_DEFERRED) && BACKENDS_IN_USE()) {
		msg = z_log_msg_alloc(msg_wlen);
    1b5e:	0880      	lsrs	r0, r0, #2
	struct log_msg_desc desc =
    1b60:	431c      	orrs	r4, r3
		msg = z_log_msg_alloc(msg_wlen);
    1b62:	f7ff fe23 	bl	17ac <z_log_msg_alloc>
		if (IS_ENABLED(CONFIG_LOG_FRONTEND) && msg == NULL) {
			pkg = alloca(plen);
		} else {
			pkg = msg ? msg->data : NULL;
    1b66:	4605      	mov	r5, r0
    1b68:	b140      	cbz	r0, 1b7c <z_impl_z_log_msg_runtime_vcreate+0x74>
	} else {
		msg = alloca(msg_wlen * sizeof(int));
		pkg = msg->data;
	}

	if (pkg && fmt) {
    1b6a:	b13e      	cbz	r6, 1b7c <z_impl_z_log_msg_runtime_vcreate+0x74>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    1b6c:	9903      	ldr	r1, [sp, #12]
    1b6e:	f8cd 9000 	str.w	r9, [sp]
    1b72:	4633      	mov	r3, r6
    1b74:	4652      	mov	r2, sl
    1b76:	3010      	adds	r0, #16
    1b78:	f7fe fc4e 	bl	418 <cbvprintf_package>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg_finalize(msg, source, desc, data);
    1b7c:	4643      	mov	r3, r8
    1b7e:	4622      	mov	r2, r4
    1b80:	4639      	mov	r1, r7
    1b82:	4628      	mov	r0, r5
	}
}
    1b84:	b007      	add	sp, #28
    1b86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		z_log_msg_finalize(msg, source, desc, data);
    1b8a:	f003 bee1 	b.w	5950 <z_log_msg_finalize>
		plen = 0;
    1b8e:	4631      	mov	r1, r6
    1b90:	e7d1      	b.n	1b36 <z_impl_z_log_msg_runtime_vcreate+0x2e>
    1b92:	bf00      	nop
    1b94:	0007fe00 	.word	0x0007fe00
    1b98:	7ff80000 	.word	0x7ff80000

00001b9c <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    1b9c:	b40e      	push	{r1, r2, r3}
    1b9e:	b503      	push	{r0, r1, lr}
    1ba0:	ab03      	add	r3, sp, #12
    1ba2:	4601      	mov	r1, r0
    1ba4:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
	length = cbvprintf(out_func, (void *)output, fmt, args);
    1ba8:	4804      	ldr	r0, [pc, #16]	; (1bbc <print_formatted+0x20>)
	va_start(args, fmt);
    1baa:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    1bac:	f003 fef7 	bl	599e <cbvprintf>
	va_end(args);

	return length;
}
    1bb0:	b002      	add	sp, #8
    1bb2:	f85d eb04 	ldr.w	lr, [sp], #4
    1bb6:	b003      	add	sp, #12
    1bb8:	4770      	bx	lr
    1bba:	bf00      	nop
    1bbc:	000059c7 	.word	0x000059c7

00001bc0 <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    1bc0:	06ca      	lsls	r2, r1, #27
    1bc2:	d405      	bmi.n	1bd0 <newline_print+0x10>
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    1bc4:	068b      	lsls	r3, r1, #26
		print_formatted(ctx, "\n");
    1bc6:	bf4c      	ite	mi
    1bc8:	4902      	ldrmi	r1, [pc, #8]	; (1bd4 <newline_print+0x14>)
	} else {
		print_formatted(ctx, "\r\n");
    1bca:	4903      	ldrpl	r1, [pc, #12]	; (1bd8 <newline_print+0x18>)
    1bcc:	f7ff bfe6 	b.w	1b9c <print_formatted>
	}
}
    1bd0:	4770      	bx	lr
    1bd2:	bf00      	nop
    1bd4:	00006488 	.word	0x00006488
    1bd8:	00006487 	.word	0x00006487

00001bdc <log_output_process>:
			uint8_t level,
			const uint8_t *package,
			const uint8_t *data,
			size_t data_len,
			uint32_t flags)
{
    1bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1be0:	b089      	sub	sp, #36	; 0x24
    1be2:	469b      	mov	fp, r3
    1be4:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    1be8:	9304      	str	r3, [sp, #16]
    1bea:	e9dd 9313 	ldrd	r9, r3, [sp, #76]	; 0x4c
    1bee:	9305      	str	r3, [sp, #20]
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;
	cbprintf_cb cb;

	if (!raw_string) {
    1bf0:	9b04      	ldr	r3, [sp, #16]
{
    1bf2:	9206      	str	r2, [sp, #24]
    1bf4:	e9dd 7615 	ldrd	r7, r6, [sp, #84]	; 0x54
    1bf8:	4604      	mov	r4, r0
    1bfa:	460d      	mov	r5, r1
	if (!raw_string) {
    1bfc:	2b00      	cmp	r3, #0
    1bfe:	f000 8087 	beq.w	1d10 <log_output_process+0x134>
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    1c02:	f006 0308 	and.w	r3, r6, #8
    1c06:	9307      	str	r3, [sp, #28]
	const char *tag = IS_ENABLED(CONFIG_LOG) ? z_log_get_tag() : NULL;
    1c08:	f003 fe8a 	bl	5920 <z_log_get_tag>
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    1c0c:	f006 0a02 	and.w	sl, r6, #2
	if (tag) {
    1c10:	4602      	mov	r2, r0
    1c12:	2800      	cmp	r0, #0
    1c14:	d04b      	beq.n	1cae <log_output_process+0xd2>
		length += print_formatted(output, "%s ", tag);
    1c16:	4986      	ldr	r1, [pc, #536]	; (1e30 <log_output_process+0x254>)
    1c18:	4620      	mov	r0, r4
    1c1a:	f7ff ffbf 	bl	1b9c <print_formatted>
    1c1e:	4680      	mov	r8, r0
	if (stamp) {
    1c20:	f1ba 0f00 	cmp.w	sl, #0
    1c24:	d008      	beq.n	1c38 <log_output_process+0x5c>
	if (!format) {
    1c26:	f016 0f44 	tst.w	r6, #68	; 0x44
    1c2a:	d142      	bne.n	1cb2 <log_output_process+0xd6>
		length = print_formatted(output, "[%08lu] ", timestamp);
    1c2c:	4981      	ldr	r1, [pc, #516]	; (1e34 <log_output_process+0x258>)
    1c2e:	462a      	mov	r2, r5
    1c30:	4620      	mov	r0, r4
    1c32:	f7ff ffb3 	bl	1b9c <print_formatted>
		length += timestamp_print(output, flags, timestamp);
    1c36:	4480      	add	r8, r0
	if (color) {
    1c38:	f006 0301 	and.w	r3, r6, #1
    1c3c:	b15b      	cbz	r3, 1c56 <log_output_process+0x7a>
		const char *log_color = start && (colors[level] != NULL) ?
    1c3e:	4b7e      	ldr	r3, [pc, #504]	; (1e38 <log_output_process+0x25c>)
    1c40:	9a04      	ldr	r2, [sp, #16]
		print_formatted(output, "%s", log_color);
    1c42:	497e      	ldr	r1, [pc, #504]	; (1e3c <log_output_process+0x260>)
		const char *log_color = start && (colors[level] != NULL) ?
    1c44:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
		print_formatted(output, "%s", log_color);
    1c48:	4b7d      	ldr	r3, [pc, #500]	; (1e40 <log_output_process+0x264>)
    1c4a:	4620      	mov	r0, r4
    1c4c:	2a00      	cmp	r2, #0
    1c4e:	bf08      	it	eq
    1c50:	461a      	moveq	r2, r3
    1c52:	f7ff ffa3 	bl	1b9c <print_formatted>
	if (level_on) {
    1c56:	f006 0308 	and.w	r3, r6, #8
    1c5a:	2b00      	cmp	r3, #0
    1c5c:	d055      	beq.n	1d0a <log_output_process+0x12e>
		total += print_formatted(output, "<%s> ", severity[level]);
    1c5e:	4b79      	ldr	r3, [pc, #484]	; (1e44 <log_output_process+0x268>)
    1c60:	9a04      	ldr	r2, [sp, #16]
    1c62:	4979      	ldr	r1, [pc, #484]	; (1e48 <log_output_process+0x26c>)
    1c64:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1c68:	4620      	mov	r0, r4
    1c6a:	f7ff ff97 	bl	1b9c <print_formatted>
    1c6e:	4605      	mov	r5, r0
	if (domain) {
    1c70:	9b06      	ldr	r3, [sp, #24]
    1c72:	b12b      	cbz	r3, 1c80 <log_output_process+0xa4>
		total += print_formatted(output, "%s/", domain);
    1c74:	4975      	ldr	r1, [pc, #468]	; (1e4c <log_output_process+0x270>)
    1c76:	461a      	mov	r2, r3
    1c78:	4620      	mov	r0, r4
    1c7a:	f7ff ff8f 	bl	1b9c <print_formatted>
    1c7e:	4405      	add	r5, r0
	if (source) {
    1c80:	f1bb 0f00 	cmp.w	fp, #0
    1c84:	d005      	beq.n	1c92 <log_output_process+0xb6>
		total += print_formatted(output,
    1c86:	4972      	ldr	r1, [pc, #456]	; (1e50 <log_output_process+0x274>)
    1c88:	465a      	mov	r2, fp
    1c8a:	4620      	mov	r0, r4
    1c8c:	f7ff ff86 	bl	1b9c <print_formatted>
    1c90:	4405      	add	r5, r0
	length += ids_print(output, level_on, func_on, domain, source, level);
    1c92:	4445      	add	r5, r8
		 * appending <CR> to the new line character).
		 */
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
	}

	if (package) {
    1c94:	f1b9 0f00 	cmp.w	r9, #0
    1c98:	d149      	bne.n	1d2e <log_output_process+0x152>

		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	if (data_len) {
    1c9a:	2f00      	cmp	r7, #0
    1c9c:	d14f      	bne.n	1d3e <log_output_process+0x162>
	if (color) {
    1c9e:	07f3      	lsls	r3, r6, #31
    1ca0:	f100 80c0 	bmi.w	1e24 <log_output_process+0x248>
	newline_print(output, flags);
    1ca4:	4631      	mov	r1, r6
    1ca6:	4620      	mov	r0, r4
    1ca8:	f7ff ff8a 	bl	1bc0 <newline_print>
}
    1cac:	e0b4      	b.n	1e18 <log_output_process+0x23c>
	uint32_t length = 0U;
    1cae:	4680      	mov	r8, r0
    1cb0:	e7b6      	b.n	1c20 <log_output_process+0x44>
	} else if (freq != 0U) {
    1cb2:	4b68      	ldr	r3, [pc, #416]	; (1e54 <log_output_process+0x278>)
    1cb4:	6818      	ldr	r0, [r3, #0]
    1cb6:	2800      	cmp	r0, #0
    1cb8:	d0bd      	beq.n	1c36 <log_output_process+0x5a>
		timestamp /= timestamp_div;
    1cba:	4b67      	ldr	r3, [pc, #412]	; (1e58 <log_output_process+0x27c>)
		ms = (remainder * 1000U) / freq;
    1cbc:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
		timestamp /= timestamp_div;
    1cc0:	681b      	ldr	r3, [r3, #0]
    1cc2:	fbb5 f5f3 	udiv	r5, r5, r3
		total_seconds = timestamp / freq;
    1cc6:	f44f 6261 	mov.w	r2, #3600	; 0xe10
    1cca:	fbb5 f3f0 	udiv	r3, r5, r0
		remainder = timestamp % freq;
    1cce:	fb00 5513 	mls	r5, r0, r3, r5
    1cd2:	fbb3 faf2 	udiv	sl, r3, r2
		ms = (remainder * 1000U) / freq;
    1cd6:	fb0e f505 	mul.w	r5, lr, r5
    1cda:	fb02 321a 	mls	r2, r2, sl, r3
		mins = seconds / 60U;
    1cde:	213c      	movs	r1, #60	; 0x3c
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    1ce0:	fbb5 fcf0 	udiv	ip, r5, r0
		mins = seconds / 60U;
    1ce4:	fbb2 f3f1 	udiv	r3, r2, r1
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    1ce8:	fb00 551c 	mls	r5, r0, ip, r5
				length = print_formatted(output,
    1cec:	fb01 2213 	mls	r2, r1, r3, r2
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    1cf0:	fb0e f505 	mul.w	r5, lr, r5
				length = print_formatted(output,
    1cf4:	9200      	str	r2, [sp, #0]
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    1cf6:	fbb5 f5f0 	udiv	r5, r5, r0
				length = print_formatted(output,
    1cfa:	4958      	ldr	r1, [pc, #352]	; (1e5c <log_output_process+0x280>)
    1cfc:	e9cd c501 	strd	ip, r5, [sp, #4]
    1d00:	4652      	mov	r2, sl
    1d02:	4620      	mov	r0, r4
    1d04:	f7ff ff4a 	bl	1b9c <print_formatted>
    1d08:	e795      	b.n	1c36 <log_output_process+0x5a>
	int total = 0;
    1d0a:	f006 0508 	and.w	r5, r6, #8
    1d0e:	e7af      	b.n	1c70 <log_output_process+0x94>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    1d10:	f1bb 0f01 	cmp.w	fp, #1
    1d14:	d106      	bne.n	1d24 <log_output_process+0x148>
	if (package) {
    1d16:	f1b9 0f00 	cmp.w	r9, #0
    1d1a:	d164      	bne.n	1de6 <log_output_process+0x20a>
	if (data_len) {
    1d1c:	2f00      	cmp	r7, #0
    1d1e:	d07b      	beq.n	1e18 <log_output_process+0x23c>
		prefix_offset = 0;
    1d20:	2500      	movs	r5, #0
    1d22:	e00c      	b.n	1d3e <log_output_process+0x162>
	if (package) {
    1d24:	f1b9 0f00 	cmp.w	r9, #0
    1d28:	d0f8      	beq.n	1d1c <log_output_process+0x140>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    1d2a:	484d      	ldr	r0, [pc, #308]	; (1e60 <log_output_process+0x284>)
    1d2c:	e05c      	b.n	1de8 <log_output_process+0x20c>
		cb = out_func;
    1d2e:	484d      	ldr	r0, [pc, #308]	; (1e64 <log_output_process+0x288>)
		return cbpprintf_external(out, cbvprintf_tagged_args,
					  ctx, packaged);
	}
#endif

	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    1d30:	494d      	ldr	r1, [pc, #308]	; (1e68 <log_output_process+0x28c>)
    1d32:	464b      	mov	r3, r9
    1d34:	4622      	mov	r2, r4
    1d36:	f003 f9db 	bl	50f0 <cbpprintf_external>
	if (data_len) {
    1d3a:	2f00      	cmp	r7, #0
    1d3c:	d068      	beq.n	1e10 <log_output_process+0x234>
		print_formatted(output, " ");
    1d3e:	f8df 912c 	ldr.w	r9, [pc, #300]	; 1e6c <log_output_process+0x290>
			print_formatted(output, "%02x ", data[i]);
    1d42:	f8df a12c 	ldr.w	sl, [pc, #300]	; 1e70 <log_output_process+0x294>
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    1d46:	2f10      	cmp	r7, #16
	newline_print(output, flags);
    1d48:	4631      	mov	r1, r6
    1d4a:	4620      	mov	r0, r4
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    1d4c:	46b8      	mov	r8, r7
    1d4e:	bf28      	it	cs
    1d50:	f04f 0810 	movcs.w	r8, #16
	newline_print(output, flags);
    1d54:	f7ff ff34 	bl	1bc0 <newline_print>
	for (int i = 0; i < prefix_offset; i++) {
    1d58:	f04f 0b00 	mov.w	fp, #0
    1d5c:	455d      	cmp	r5, fp
    1d5e:	dc45      	bgt.n	1dec <log_output_process+0x210>
			print_formatted(output, "%02x ", data[i]);
    1d60:	9b05      	ldr	r3, [sp, #20]
    1d62:	4651      	mov	r1, sl
    1d64:	781a      	ldrb	r2, [r3, #0]
    1d66:	4620      	mov	r0, r4
    1d68:	f7ff ff18 	bl	1b9c <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1d6c:	f04f 0b01 	mov.w	fp, #1
		if (i > 0 && !(i % 8)) {
    1d70:	f01b 0f07 	tst.w	fp, #7
    1d74:	d103      	bne.n	1d7e <log_output_process+0x1a2>
			print_formatted(output, " ");
    1d76:	4649      	mov	r1, r9
    1d78:	4620      	mov	r0, r4
    1d7a:	f7ff ff0f 	bl	1b9c <print_formatted>
		if (i < length) {
    1d7e:	45d8      	cmp	r8, fp
    1d80:	d93b      	bls.n	1dfa <log_output_process+0x21e>
			print_formatted(output, "%02x ", data[i]);
    1d82:	9b05      	ldr	r3, [sp, #20]
    1d84:	4651      	mov	r1, sl
    1d86:	f813 200b 	ldrb.w	r2, [r3, fp]
    1d8a:	4620      	mov	r0, r4
    1d8c:	f7ff ff06 	bl	1b9c <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1d90:	f10b 0b01 	add.w	fp, fp, #1
    1d94:	f1bb 0f10 	cmp.w	fp, #16
    1d98:	d1ea      	bne.n	1d70 <log_output_process+0x194>
	print_formatted(output, "|");
    1d9a:	4936      	ldr	r1, [pc, #216]	; (1e74 <log_output_process+0x298>)
    1d9c:	4620      	mov	r0, r4
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1d9e:	f04f 0b00 	mov.w	fp, #0
	print_formatted(output, "|");
    1da2:	f7ff fefb 	bl	1b9c <print_formatted>
		if (i < length) {
    1da6:	465a      	mov	r2, fp
			unsigned char c = (unsigned char)data[i];
    1da8:	9b05      	ldr	r3, [sp, #20]
    1daa:	5c9a      	ldrb	r2, [r3, r2]
	return (int)((((unsigned)c) >= ' ') &&
    1dac:	f1a2 0120 	sub.w	r1, r2, #32
			print_formatted(output, "%c",
    1db0:	295f      	cmp	r1, #95	; 0x5f
    1db2:	bf28      	it	cs
    1db4:	222e      	movcs	r2, #46	; 0x2e
    1db6:	4930      	ldr	r1, [pc, #192]	; (1e78 <log_output_process+0x29c>)
    1db8:	4620      	mov	r0, r4
    1dba:	f7ff feef 	bl	1b9c <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1dbe:	f10b 0b01 	add.w	fp, fp, #1
    1dc2:	f1bb 0f10 	cmp.w	fp, #16
    1dc6:	d01d      	beq.n	1e04 <log_output_process+0x228>
		if (i > 0 && !(i % 8)) {
    1dc8:	f01b 0f07 	tst.w	fp, #7
    1dcc:	d103      	bne.n	1dd6 <log_output_process+0x1fa>
			print_formatted(output, " ");
    1dce:	4649      	mov	r1, r9
    1dd0:	4620      	mov	r0, r4
    1dd2:	f7ff fee3 	bl	1b9c <print_formatted>
		if (i < length) {
    1dd6:	45d8      	cmp	r8, fp
    1dd8:	465a      	mov	r2, fp
    1dda:	d8e5      	bhi.n	1da8 <log_output_process+0x1cc>
			print_formatted(output, " ");
    1ddc:	4649      	mov	r1, r9
    1dde:	4620      	mov	r0, r4
    1de0:	f7ff fedc 	bl	1b9c <print_formatted>
    1de4:	e7eb      	b.n	1dbe <log_output_process+0x1e2>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    1de6:	481f      	ldr	r0, [pc, #124]	; (1e64 <log_output_process+0x288>)
		prefix_offset = 0;
    1de8:	9d04      	ldr	r5, [sp, #16]
    1dea:	e7a1      	b.n	1d30 <log_output_process+0x154>
		print_formatted(output, " ");
    1dec:	4649      	mov	r1, r9
    1dee:	4620      	mov	r0, r4
    1df0:	f7ff fed4 	bl	1b9c <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    1df4:	f10b 0b01 	add.w	fp, fp, #1
    1df8:	e7b0      	b.n	1d5c <log_output_process+0x180>
			print_formatted(output, "   ");
    1dfa:	4920      	ldr	r1, [pc, #128]	; (1e7c <log_output_process+0x2a0>)
    1dfc:	4620      	mov	r0, r4
    1dfe:	f7ff fecd 	bl	1b9c <print_formatted>
    1e02:	e7c5      	b.n	1d90 <log_output_process+0x1b4>
		data += length;
    1e04:	9b05      	ldr	r3, [sp, #20]
	} while (len);
    1e06:	ebb7 0708 	subs.w	r7, r7, r8
		data += length;
    1e0a:	4443      	add	r3, r8
    1e0c:	9305      	str	r3, [sp, #20]
	} while (len);
    1e0e:	d19a      	bne.n	1d46 <log_output_process+0x16a>
		log_msg_hexdump(output, (uint8_t *)data, data_len, prefix_offset, flags);
	}

	if (!raw_string) {
    1e10:	9b04      	ldr	r3, [sp, #16]
    1e12:	2b00      	cmp	r3, #0
    1e14:	f47f af43 	bne.w	1c9e <log_output_process+0xc2>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
    1e18:	4620      	mov	r0, r4
}
    1e1a:	b009      	add	sp, #36	; 0x24
    1e1c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	log_output_flush(output);
    1e20:	f003 bdc4 	b.w	59ac <log_output_flush>
		print_formatted(output, "%s", log_color);
    1e24:	4a06      	ldr	r2, [pc, #24]	; (1e40 <log_output_process+0x264>)
    1e26:	4905      	ldr	r1, [pc, #20]	; (1e3c <log_output_process+0x260>)
    1e28:	4620      	mov	r0, r4
    1e2a:	f7ff feb7 	bl	1b9c <print_formatted>
}
    1e2e:	e739      	b.n	1ca4 <log_output_process+0xc8>
    1e30:	0000648f 	.word	0x0000648f
    1e34:	00006493 	.word	0x00006493
    1e38:	0000623c 	.word	0x0000623c
    1e3c:	000064b8 	.word	0x000064b8
    1e40:	0000648a 	.word	0x0000648a
    1e44:	00006250 	.word	0x00006250
    1e48:	000064bb 	.word	0x000064bb
    1e4c:	000064c1 	.word	0x000064c1
    1e50:	000064c5 	.word	0x000064c5
    1e54:	20000690 	.word	0x20000690
    1e58:	2000068c 	.word	0x2000068c
    1e5c:	0000649c 	.word	0x0000649c
    1e60:	000059fd 	.word	0x000059fd
    1e64:	000059c7 	.word	0x000059c7
    1e68:	0000599f 	.word	0x0000599f
    1e6c:	000064d2 	.word	0x000064d2
    1e70:	000064ca 	.word	0x000064ca
    1e74:	000064d4 	.word	0x000064d4
    1e78:	000064d6 	.word	0x000064d6
    1e7c:	000064d0 	.word	0x000064d0

00001e80 <log_output_msg_process>:

void log_output_msg_process(const struct log_output *output,
			    struct log_msg *msg, uint32_t flags)
{
    1e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 *
 * @return Log level.
 */
static inline uint8_t log_msg_get_level(struct log_msg *msg)
{
	return msg->hdr.desc.level;
    1e84:	880f      	ldrh	r7, [r1, #0]
 *
 * @return Pointer to the source data.
 */
static inline const void *log_msg_get_source(struct log_msg *msg)
{
	return msg->hdr.source;
    1e86:	684b      	ldr	r3, [r1, #4]
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg_get_timestamp(struct log_msg *msg)
{
	return msg->hdr.timestamp;
    1e88:	688e      	ldr	r6, [r1, #8]
    1e8a:	b086      	sub	sp, #24
    1e8c:	4605      	mov	r5, r0
    1e8e:	460c      	mov	r4, r1
    1e90:	4690      	mov	r8, r2
	return msg->hdr.desc.level;
    1e92:	f3c7 1782 	ubfx	r7, r7, #6, #3
		/* Remote domain is converting source pointer to ID */
		source_id = (int16_t)(uintptr_t)log_msg_get_source(msg);
	} else {
		void *source = (void *)log_msg_get_source(msg);

		if (source != NULL) {
    1e96:	b15b      	cbz	r3, 1eb0 <log_output_msg_process+0x30>
    1e98:	4a13      	ldr	r2, [pc, #76]	; (1ee8 <log_output_msg_process+0x68>)
    1e9a:	1a9b      	subs	r3, r3, r2
			source_id = IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
    1e9c:	f343 01cf 	sbfx	r1, r3, #3, #16
		} else {
			source_id = -1;
		}
	}

	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    1ea0:	2900      	cmp	r1, #0
    1ea2:	db1f      	blt.n	1ee4 <log_output_msg_process+0x64>
	return msg->hdr.desc.domain;
    1ea4:	7820      	ldrb	r0, [r4, #0]
    1ea6:	f3c0 00c2 	ubfx	r0, r0, #3, #3
    1eaa:	f7ff fdb7 	bl	1a1c <log_source_name_get>
    1eae:	4603      	mov	r3, r0
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg_get_package(struct log_msg *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
    1eb0:	4621      	mov	r1, r4
	*len = msg->hdr.desc.data_len;
    1eb2:	8860      	ldrh	r0, [r4, #2]
	*len = msg->hdr.desc.package_len;
    1eb4:	f851 2b10 	ldr.w	r2, [r1], #16
	size_t plen, dlen;
	uint8_t *package = log_msg_get_package(msg, &plen);
	uint8_t *data = log_msg_get_data(msg, &dlen);

	log_output_process(output, timestamp, NULL, sname, level,
    1eb8:	9700      	str	r7, [sp, #0]
    1eba:	f3c2 2249 	ubfx	r2, r2, #9, #10
    1ebe:	2a00      	cmp	r2, #0
	return msg->data + msg->hdr.desc.package_len;
    1ec0:	eb01 0402 	add.w	r4, r1, r2
	*len = msg->hdr.desc.data_len;
    1ec4:	f3c0 00cb 	ubfx	r0, r0, #3, #12
    1ec8:	bf08      	it	eq
    1eca:	2100      	moveq	r1, #0
    1ecc:	e9cd 0803 	strd	r0, r8, [sp, #12]
    1ed0:	e9cd 1401 	strd	r1, r4, [sp, #4]
    1ed4:	2200      	movs	r2, #0
    1ed6:	4631      	mov	r1, r6
    1ed8:	4628      	mov	r0, r5
    1eda:	f7ff fe7f 	bl	1bdc <log_output_process>
			   plen > 0 ? package : NULL, data, dlen, flags);
}
    1ede:	b006      	add	sp, #24
    1ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    1ee4:	2300      	movs	r3, #0
    1ee6:	e7e3      	b.n	1eb0 <log_output_msg_process+0x30>
    1ee8:	000061a0 	.word	0x000061a0

00001eec <log_output_dropped_process>:

void log_output_dropped_process(const struct log_output *output, uint32_t cnt)
{
    1eec:	b573      	push	{r0, r1, r4, r5, r6, lr}
	static const char postfix[] =
			" messages dropped ---\r\n" DROPPED_COLOR_POSTFIX;
	log_output_func_t outf = output->func;

	cnt = MIN(cnt, 9999);
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    1eee:	f242 730f 	movw	r3, #9999	; 0x270f
    1ef2:	428b      	cmp	r3, r1
    1ef4:	bf28      	it	cs
    1ef6:	460b      	movcs	r3, r1
	log_output_func_t outf = output->func;
    1ef8:	6805      	ldr	r5, [r0, #0]
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    1efa:	4a0f      	ldr	r2, [pc, #60]	; (1f38 <log_output_dropped_process+0x4c>)
{
    1efc:	4604      	mov	r4, r0
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    1efe:	2105      	movs	r1, #5
    1f00:	4668      	mov	r0, sp
    1f02:	f003 f96d 	bl	51e0 <snprintk>

	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
    1f06:	6863      	ldr	r3, [r4, #4]
    1f08:	490c      	ldr	r1, [pc, #48]	; (1f3c <log_output_dropped_process+0x50>)
    1f0a:	685b      	ldr	r3, [r3, #4]
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    1f0c:	4606      	mov	r6, r0
	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
    1f0e:	220b      	movs	r2, #11
    1f10:	4628      	mov	r0, r5
    1f12:	f003 fd37 	bl	5984 <buffer_write>
		     output->control_block->ctx);
	buffer_write(outf, buf, len, output->control_block->ctx);
    1f16:	6863      	ldr	r3, [r4, #4]
    1f18:	4632      	mov	r2, r6
    1f1a:	4669      	mov	r1, sp
    1f1c:	4628      	mov	r0, r5
    1f1e:	685b      	ldr	r3, [r3, #4]
    1f20:	f003 fd30 	bl	5984 <buffer_write>
	buffer_write(outf, (uint8_t *)postfix, sizeof(postfix) - 1,
    1f24:	6863      	ldr	r3, [r4, #4]
    1f26:	4906      	ldr	r1, [pc, #24]	; (1f40 <log_output_dropped_process+0x54>)
    1f28:	685b      	ldr	r3, [r3, #4]
    1f2a:	221b      	movs	r2, #27
    1f2c:	4628      	mov	r0, r5
    1f2e:	f003 fd29 	bl	5984 <buffer_write>
		     output->control_block->ctx);
}
    1f32:	b002      	add	sp, #8
    1f34:	bd70      	pop	{r4, r5, r6, pc}
    1f36:	bf00      	nop
    1f38:	00006afe 	.word	0x00006afe
    1f3c:	000064f5 	.word	0x000064f5
    1f40:	000064d9 	.word	0x000064d9

00001f44 <log_output_timestamp_freq_set>:
{
	timestamp_div = 1U;
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    1f44:	4a07      	ldr	r2, [pc, #28]	; (1f64 <log_output_timestamp_freq_set+0x20>)
    1f46:	2100      	movs	r1, #0
    1f48:	2301      	movs	r3, #1
    1f4a:	4290      	cmp	r0, r2
    1f4c:	d806      	bhi.n	1f5c <log_output_timestamp_freq_set+0x18>
    1f4e:	4a06      	ldr	r2, [pc, #24]	; (1f68 <log_output_timestamp_freq_set+0x24>)
    1f50:	b901      	cbnz	r1, 1f54 <log_output_timestamp_freq_set+0x10>
	timestamp_div = 1U;
    1f52:	2301      	movs	r3, #1
    1f54:	6013      	str	r3, [r2, #0]
		frequency /= 2U;
		timestamp_div *= 2U;
	}

	freq = frequency;
    1f56:	4b05      	ldr	r3, [pc, #20]	; (1f6c <log_output_timestamp_freq_set+0x28>)
    1f58:	6018      	str	r0, [r3, #0]
}
    1f5a:	4770      	bx	lr
		frequency /= 2U;
    1f5c:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    1f5e:	005b      	lsls	r3, r3, #1
    1f60:	2101      	movs	r1, #1
    1f62:	e7f2      	b.n	1f4a <log_output_timestamp_freq_set+0x6>
    1f64:	000f4240 	.word	0x000f4240
    1f68:	2000068c 	.word	0x2000068c
    1f6c:	20000690 	.word	0x20000690

00001f70 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    1f70:	4b01      	ldr	r3, [pc, #4]	; (1f78 <log_backend_rtt_init+0x8>)
    1f72:	2201      	movs	r2, #1
    1f74:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
}
    1f76:	4770      	bx	lr
    1f78:	20000876 	.word	0x20000876

00001f7c <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    1f7c:	4b01      	ldr	r3, [pc, #4]	; (1f84 <format_set+0x8>)
	return 0;
}
    1f7e:	2000      	movs	r0, #0
	log_format_current = log_type;
    1f80:	6019      	str	r1, [r3, #0]
}
    1f82:	4770      	bx	lr
    1f84:	200006a8 	.word	0x200006a8

00001f88 <panic>:
	panic_mode = true;
    1f88:	4b02      	ldr	r3, [pc, #8]	; (1f94 <panic+0xc>)
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    1f8a:	4803      	ldr	r0, [pc, #12]	; (1f98 <panic+0x10>)
    1f8c:	2201      	movs	r2, #1
    1f8e:	701a      	strb	r2, [r3, #0]
    1f90:	f003 bd0c 	b.w	59ac <log_output_flush>
    1f94:	20000877 	.word	0x20000877
    1f98:	00006280 	.word	0x00006280

00001f9c <dropped>:
 * @param cnt		Number of dropped messages.
 */
static inline void
log_backend_std_dropped(const struct log_output *const output, uint32_t cnt)
{
	log_output_dropped_process(output, cnt);
    1f9c:	4801      	ldr	r0, [pc, #4]	; (1fa4 <dropped+0x8>)
    1f9e:	f7ff bfa5 	b.w	1eec <log_output_dropped_process>
    1fa2:	bf00      	nop
    1fa4:	00006280 	.word	0x00006280

00001fa8 <process>:
{
    1fa8:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    1faa:	4b06      	ldr	r3, [pc, #24]	; (1fc4 <process+0x1c>)
    1fac:	6818      	ldr	r0, [r3, #0]
{
    1fae:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    1fb0:	f7ff fb72 	bl	1698 <log_format_func_t_get>
	log_output_func(&log_output_rtt, &msg->log, flags);
    1fb4:	4621      	mov	r1, r4
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    1fb6:	4603      	mov	r3, r0
}
    1fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_output_func(&log_output_rtt, &msg->log, flags);
    1fbc:	4802      	ldr	r0, [pc, #8]	; (1fc8 <process+0x20>)
    1fbe:	220f      	movs	r2, #15
    1fc0:	4718      	bx	r3
    1fc2:	bf00      	nop
    1fc4:	200006a8 	.word	0x200006a8
    1fc8:	00006280 	.word	0x00006280

00001fcc <on_failed_write>:
	if (retry_cnt == 0) {
    1fcc:	b910      	cbnz	r0, 1fd4 <on_failed_write+0x8>
		host_present = false;
    1fce:	4b07      	ldr	r3, [pc, #28]	; (1fec <on_failed_write+0x20>)
    1fd0:	7018      	strb	r0, [r3, #0]
}
    1fd2:	4770      	bx	lr
	return IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE) || panic_mode;
    1fd4:	4b06      	ldr	r3, [pc, #24]	; (1ff0 <on_failed_write+0x24>)
	} else if (is_sync_mode()) {
    1fd6:	781b      	ldrb	r3, [r3, #0]
    1fd8:	b11b      	cbz	r3, 1fe2 <on_failed_write+0x16>
	z_impl_k_busy_wait(usec_to_wait);
    1fda:	f241 3088 	movw	r0, #5000	; 0x1388
    1fde:	f003 bfaf 	b.w	5f40 <z_impl_k_busy_wait>
	return z_impl_k_sleep(timeout);
    1fe2:	20a4      	movs	r0, #164	; 0xa4
    1fe4:	2100      	movs	r1, #0
    1fe6:	f002 bded 	b.w	4bc4 <z_impl_k_sleep>
    1fea:	bf00      	nop
    1fec:	20000876 	.word	0x20000876
    1ff0:	20000877 	.word	0x20000877

00001ff4 <data_out_block_mode>:
{
    1ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE) || panic_mode;
    1ff8:	f8df 9074 	ldr.w	r9, [pc, #116]	; 2070 <data_out_block_mode+0x7c>
    1ffc:	4f1d      	ldr	r7, [pc, #116]	; (2074 <data_out_block_mode+0x80>)
{
    1ffe:	4680      	mov	r8, r0
    2000:	460e      	mov	r6, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    2002:	2404      	movs	r4, #4
		if (!is_sync_mode()) {
    2004:	f899 5000 	ldrb.w	r5, [r9]
    2008:	b995      	cbnz	r5, 2030 <data_out_block_mode+0x3c>
			RTT_LOCK();
    200a:	f001 ff21 	bl	3e50 <zephyr_rtt_mutex_lock>
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    200e:	4628      	mov	r0, r5
    2010:	4632      	mov	r2, r6
    2012:	4641      	mov	r1, r8
    2014:	f001 fe9e 	bl	3d54 <SEGGER_RTT_WriteSkipNoLock>
    2018:	4605      	mov	r5, r0
			RTT_UNLOCK();
    201a:	f001 ff23 	bl	3e64 <zephyr_rtt_mutex_unlock>
		if (ret) {
    201e:	b1e5      	cbz	r5, 205a <data_out_block_mode+0x66>
	host_present = true;
    2020:	2301      	movs	r3, #1
    2022:	703b      	strb	r3, [r7, #0]
	if (is_panic_mode()) {
    2024:	f899 3000 	ldrb.w	r3, [r9]
    2028:	b973      	cbnz	r3, 2048 <data_out_block_mode+0x54>
}
    202a:	4630      	mov	r0, r6
    202c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    2030:	4632      	mov	r2, r6
    2032:	4641      	mov	r1, r8
    2034:	2000      	movs	r0, #0
    2036:	f001 fe8d 	bl	3d54 <SEGGER_RTT_WriteSkipNoLock>
    203a:	4605      	mov	r5, r0
    203c:	e7ef      	b.n	201e <data_out_block_mode+0x2a>
			on_failed_write(retry_cnt--);
    203e:	4620      	mov	r0, r4
    2040:	f7ff ffc4 	bl	1fcc <on_failed_write>
    2044:	1e65      	subs	r5, r4, #1
    2046:	462c      	mov	r4, r5
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    2048:	2000      	movs	r0, #0
    204a:	f001 fef7 	bl	3e3c <SEGGER_RTT_HasDataUp>
    204e:	2800      	cmp	r0, #0
    2050:	d0eb      	beq.n	202a <data_out_block_mode+0x36>
    2052:	783b      	ldrb	r3, [r7, #0]
    2054:	2b00      	cmp	r3, #0
    2056:	d1f2      	bne.n	203e <data_out_block_mode+0x4a>
    2058:	e7e7      	b.n	202a <data_out_block_mode+0x36>
		} else if (host_present) {
    205a:	783b      	ldrb	r3, [r7, #0]
    205c:	2b00      	cmp	r3, #0
    205e:	d0e4      	beq.n	202a <data_out_block_mode+0x36>
			retry_cnt--;
    2060:	3c01      	subs	r4, #1
			on_failed_write(retry_cnt);
    2062:	4620      	mov	r0, r4
    2064:	f7ff ffb2 	bl	1fcc <on_failed_write>
	} while ((ret == 0) && host_present);
    2068:	783b      	ldrb	r3, [r7, #0]
    206a:	2b00      	cmp	r3, #0
    206c:	d1ca      	bne.n	2004 <data_out_block_mode+0x10>
    206e:	e7dc      	b.n	202a <data_out_block_mode+0x36>
    2070:	20000877 	.word	0x20000877
    2074:	20000876 	.word	0x20000876

00002078 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    2078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    207c:	4605      	mov	r5, r0
	__asm__ volatile(
    207e:	f04f 0320 	mov.w	r3, #32
    2082:	f3ef 8611 	mrs	r6, BASEPRI
    2086:	f383 8812 	msr	BASEPRI_MAX, r3
    208a:	f3bf 8f6f 	isb	sy
	return list->head;
    208e:	4b0e      	ldr	r3, [pc, #56]	; (20c8 <pm_state_notify+0x50>)
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    2090:	4f0e      	ldr	r7, [pc, #56]	; (20cc <pm_state_notify+0x54>)
    2092:	681c      	ldr	r4, [r3, #0]
    2094:	f8df 8038 	ldr.w	r8, [pc, #56]	; 20d0 <pm_state_notify+0x58>
    2098:	f04f 090c 	mov.w	r9, #12
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    209c:	b92c      	cbnz	r4, 20aa <pm_state_notify+0x32>
	__asm__ volatile(
    209e:	f386 8811 	msr	BASEPRI, r6
    20a2:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    20a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			callback = notifier->state_exit;
    20aa:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
    20ae:	2d00      	cmp	r5, #0
    20b0:	bf18      	it	ne
    20b2:	4613      	movne	r3, r2
		if (callback) {
    20b4:	b12b      	cbz	r3, 20c2 <pm_state_notify+0x4a>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    20b6:	f898 2014 	ldrb.w	r2, [r8, #20]
    20ba:	fb09 f202 	mul.w	r2, r9, r2
    20be:	5cb8      	ldrb	r0, [r7, r2]
    20c0:	4798      	blx	r3
	return node->next;
    20c2:	6824      	ldr	r4, [r4, #0]
    20c4:	e7ea      	b.n	209c <pm_state_notify+0x24>
    20c6:	bf00      	nop
    20c8:	200006c4 	.word	0x200006c4
    20cc:	200006b8 	.word	0x200006b8
    20d0:	2000083c 	.word	0x2000083c

000020d4 <pm_system_resume>:

void pm_system_resume(void)
{
    20d4:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
    20d6:	4b19      	ldr	r3, [pc, #100]	; (213c <pm_system_resume+0x68>)
    20d8:	7d1c      	ldrb	r4, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    20da:	f3bf 8f5b 	dmb	ish
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    20de:	f004 031f 	and.w	r3, r4, #31
    20e2:	2201      	movs	r2, #1
    20e4:	409a      	lsls	r2, r3
    20e6:	4b16      	ldr	r3, [pc, #88]	; (2140 <pm_system_resume+0x6c>)
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    20e8:	0961      	lsrs	r1, r4, #5
    20ea:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    20ee:	43d0      	mvns	r0, r2
    20f0:	e853 1f00 	ldrex	r1, [r3]
    20f4:	ea01 0500 	and.w	r5, r1, r0
    20f8:	e843 5600 	strex	r6, r5, [r3]
    20fc:	2e00      	cmp	r6, #0
    20fe:	d1f7      	bne.n	20f0 <pm_system_resume+0x1c>
    2100:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    2104:	420a      	tst	r2, r1
    2106:	d013      	beq.n	2130 <pm_system_resume+0x5c>
	if (pm_state_exit_post_ops != NULL) {
    2108:	4b0e      	ldr	r3, [pc, #56]	; (2144 <pm_system_resume+0x70>)
    210a:	4d0f      	ldr	r5, [pc, #60]	; (2148 <pm_system_resume+0x74>)
    210c:	b18b      	cbz	r3, 2132 <pm_system_resume+0x5e>
		pm_state_exit_post_ops(info->state, info->substate_id);
    210e:	230c      	movs	r3, #12
    2110:	4363      	muls	r3, r4
    2112:	18ea      	adds	r2, r5, r3
    2114:	5ce8      	ldrb	r0, [r5, r3]
    2116:	7851      	ldrb	r1, [r2, #1]
    2118:	f003 fccd 	bl	5ab6 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    211c:	2000      	movs	r0, #0
    211e:	f7ff ffab 	bl	2078 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    2122:	230c      	movs	r3, #12
    2124:	435c      	muls	r4, r3
    2126:	192a      	adds	r2, r5, r4
    2128:	2300      	movs	r3, #0
    212a:	512b      	str	r3, [r5, r4]
    212c:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    2130:	bd70      	pop	{r4, r5, r6, pc}
    2132:	f383 8811 	msr	BASEPRI, r3
    2136:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    213a:	e7ef      	b.n	211c <pm_system_resume+0x48>
    213c:	2000083c 	.word	0x2000083c
    2140:	200006cc 	.word	0x200006cc
    2144:	00005ab7 	.word	0x00005ab7
    2148:	200006b8 	.word	0x200006b8

0000214c <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
    214c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t id = CURRENT_CPU;
    2150:	4b35      	ldr	r3, [pc, #212]	; (2228 <pm_system_suspend+0xdc>)
{
    2152:	4607      	mov	r7, r0
	uint8_t id = CURRENT_CPU;
    2154:	7d1d      	ldrb	r5, [r3, #20]
	__asm__ volatile(
    2156:	f04f 0320 	mov.w	r3, #32
    215a:	f3ef 8811 	mrs	r8, BASEPRI
    215e:	f383 8812 	msr	BASEPRI_MAX, r3
    2162:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
    2166:	240c      	movs	r4, #12
    2168:	4b30      	ldr	r3, [pc, #192]	; (222c <pm_system_suspend+0xe0>)
    216a:	4e31      	ldr	r6, [pc, #196]	; (2230 <pm_system_suspend+0xe4>)
    216c:	436c      	muls	r4, r5
    216e:	191a      	adds	r2, r3, r4
    2170:	5d19      	ldrb	r1, [r3, r4]
    2172:	2900      	cmp	r1, #0
    2174:	d04c      	beq.n	2210 <pm_system_suspend+0xc4>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
    2176:	ca07      	ldmia	r2, {r0, r1, r2}
    2178:	eb06 0c04 	add.w	ip, r6, r4
    217c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
    2180:	2200      	movs	r2, #0
    2182:	551a      	strb	r2, [r3, r4]
	__asm__ volatile(
    2184:	f388 8811 	msr	BASEPRI, r8
    2188:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    218c:	230c      	movs	r3, #12
    218e:	436b      	muls	r3, r5
    2190:	18f2      	adds	r2, r6, r3
    2192:	5cf0      	ldrb	r0, [r6, r3]
    2194:	2800      	cmp	r0, #0
    2196:	d039      	beq.n	220c <pm_system_suspend+0xc0>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
    2198:	1c7b      	adds	r3, r7, #1
    219a:	d010      	beq.n	21be <pm_system_suspend+0x72>
			return (uint32_t)((t * to_hz + off) / from_hz);
    219c:	f8d2 c008 	ldr.w	ip, [r2, #8]
    21a0:	4c24      	ldr	r4, [pc, #144]	; (2234 <pm_system_suspend+0xe8>)
    21a2:	4a25      	ldr	r2, [pc, #148]	; (2238 <pm_system_suspend+0xec>)
    21a4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    21a8:	2100      	movs	r1, #0
    21aa:	fbec 4100 	umlal	r4, r1, ip, r0
    21ae:	2300      	movs	r3, #0
    21b0:	4620      	mov	r0, r4
    21b2:	f7fd ff93 	bl	dc <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    21b6:	2101      	movs	r1, #1
    21b8:	1a38      	subs	r0, r7, r0
    21ba:	f003 fe9f 	bl	5efc <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    21be:	f002 fc43 	bl	4a48 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    21c2:	2001      	movs	r0, #1
    21c4:	f7ff ff58 	bl	2078 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    21c8:	f3bf 8f5b 	dmb	ish
    21cc:	4b1b      	ldr	r3, [pc, #108]	; (223c <pm_system_suspend+0xf0>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    21ce:	096a      	lsrs	r2, r5, #5
    21d0:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
    21d4:	f005 011f 	and.w	r1, r5, #31
    21d8:	2201      	movs	r2, #1
    21da:	408a      	lsls	r2, r1
    21dc:	e853 0f00 	ldrex	r0, [r3]
    21e0:	4310      	orrs	r0, r2
    21e2:	e843 0100 	strex	r1, r0, [r3]
    21e6:	2900      	cmp	r1, #0
    21e8:	d1f8      	bne.n	21dc <pm_system_suspend+0x90>
    21ea:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    21ee:	4b14      	ldr	r3, [pc, #80]	; (2240 <pm_system_suspend+0xf4>)
    21f0:	b13b      	cbz	r3, 2202 <pm_system_suspend+0xb6>
		pm_state_set(info->state, info->substate_id);
    21f2:	230c      	movs	r3, #12
    21f4:	fb03 f005 	mul.w	r0, r3, r5
    21f8:	1833      	adds	r3, r6, r0
    21fa:	5c30      	ldrb	r0, [r6, r0]
    21fc:	7859      	ldrb	r1, [r3, #1]
    21fe:	f003 fc4e 	bl	5a9e <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    2202:	f7ff ff67 	bl	20d4 <pm_system_resume>
	k_sched_unlock();
    2206:	f002 fc33 	bl	4a70 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
    220a:	2001      	movs	r0, #1
}
    220c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		info = pm_policy_next_state(id, ticks);
    2210:	4601      	mov	r1, r0
    2212:	4628      	mov	r0, r5
    2214:	f000 f816 	bl	2244 <pm_policy_next_state>
		if (info != NULL) {
    2218:	2800      	cmp	r0, #0
    221a:	d0b3      	beq.n	2184 <pm_system_suspend+0x38>
			z_cpus_pm_state[id] = *info;
    221c:	c807      	ldmia	r0, {r0, r1, r2}
    221e:	4434      	add	r4, r6
    2220:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    2224:	e7ae      	b.n	2184 <pm_system_suspend+0x38>
    2226:	bf00      	nop
    2228:	2000083c 	.word	0x2000083c
    222c:	200006ac 	.word	0x200006ac
    2230:	200006b8 	.word	0x200006b8
    2234:	000f423f 	.word	0x000f423f
    2238:	000f4240 	.word	0x000f4240
    223c:	200006cc 	.word	0x200006cc
    2240:	00005a9f 	.word	0x00005a9f

00002244 <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
    2244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2248:	b085      	sub	sp, #20
    224a:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    224c:	a903      	add	r1, sp, #12
    224e:	f000 f843 	bl	22d8 <pm_state_cpu_get_all>

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    2252:	4b1e      	ldr	r3, [pc, #120]	; (22cc <pm_policy_next_state+0x88>)
    2254:	9d03      	ldr	r5, [sp, #12]
    2256:	f8d3 a000 	ldr.w	sl, [r3]
    225a:	f8df 8074 	ldr.w	r8, [pc, #116]	; 22d0 <pm_policy_next_state+0x8c>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    225e:	1e43      	subs	r3, r0, #1
    2260:	b21b      	sxth	r3, r3
    2262:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    2266:	4604      	mov	r4, r0
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    2268:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    226c:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    2270:	f04f 0b00 	mov.w	fp, #0
    2274:	b924      	cbnz	r4, 2280 <pm_policy_next_state+0x3c>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
    2276:	46a1      	mov	r9, r4
}
    2278:	4648      	mov	r0, r9
    227a:	b005      	add	sp, #20
    227c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2280:	6868      	ldr	r0, [r5, #4]
    2282:	4a14      	ldr	r2, [pc, #80]	; (22d4 <pm_policy_next_state+0x90>)
    2284:	46c4      	mov	ip, r8
    2286:	4659      	mov	r1, fp
    2288:	fbe0 c107 	umlal	ip, r1, r0, r7
    228c:	2300      	movs	r3, #0
    228e:	4660      	mov	r0, ip
    2290:	f7fd ff24 	bl	dc <__aeabi_uldivmod>
    2294:	9001      	str	r0, [sp, #4]
    2296:	68a8      	ldr	r0, [r5, #8]
    2298:	4a0e      	ldr	r2, [pc, #56]	; (22d4 <pm_policy_next_state+0x90>)
    229a:	46c4      	mov	ip, r8
    229c:	4659      	mov	r1, fp
    229e:	fbe0 c107 	umlal	ip, r1, r0, r7
    22a2:	2300      	movs	r3, #0
    22a4:	4660      	mov	r0, ip
    22a6:	f7fd ff19 	bl	dc <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    22aa:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
		const struct pm_state_info *state = &cpu_states[i];
    22ae:	46a9      	mov	r9, r5
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    22b0:	d001      	beq.n	22b6 <pm_policy_next_state+0x72>
    22b2:	4582      	cmp	sl, r0
    22b4:	d905      	bls.n	22c2 <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
    22b6:	1c73      	adds	r3, r6, #1
    22b8:	d0de      	beq.n	2278 <pm_policy_next_state+0x34>
		    (ticks >= (min_residency + exit_latency))) {
    22ba:	9b01      	ldr	r3, [sp, #4]
    22bc:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    22be:	42b0      	cmp	r0, r6
    22c0:	d9da      	bls.n	2278 <pm_policy_next_state+0x34>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    22c2:	3c01      	subs	r4, #1
    22c4:	b2a4      	uxth	r4, r4
    22c6:	3d0c      	subs	r5, #12
    22c8:	e7d4      	b.n	2274 <pm_policy_next_state+0x30>
    22ca:	bf00      	nop
    22cc:	20000010 	.word	0x20000010
    22d0:	000f423f 	.word	0x000f423f
    22d4:	000f4240 	.word	0x000f4240

000022d8 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    22d8:	b908      	cbnz	r0, 22de <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    22da:	4b02      	ldr	r3, [pc, #8]	; (22e4 <pm_state_cpu_get_all+0xc>)
    22dc:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    22de:	2000      	movs	r0, #0
    22e0:	4770      	bx	lr
    22e2:	bf00      	nop
    22e4:	00006290 	.word	0x00006290

000022e8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    22e8:	4901      	ldr	r1, [pc, #4]	; (22f0 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    22ea:	2210      	movs	r2, #16
	str	r2, [r1]
    22ec:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    22ee:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    22f0:	e000ed10 	.word	0xe000ed10

000022f4 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    22f4:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    22f6:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    22f8:	f380 8811 	msr	BASEPRI, r0
	isb
    22fc:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    2300:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    2304:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    2306:	b662      	cpsie	i
	isb
    2308:	f3bf 8f6f 	isb	sy

	bx	lr
    230c:	4770      	bx	lr
    230e:	bf00      	nop

00002310 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    2310:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    2312:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    2314:	f381 8811 	msr	BASEPRI, r1

	wfe
    2318:	bf20      	wfe

	msr	BASEPRI, r0
    231a:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    231e:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    2320:	4770      	bx	lr
    2322:	bf00      	nop

00002324 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    2324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2328:	4681      	mov	r9, r0
    232a:	af00      	add	r7, sp, #0

	if (esf != NULL) {
    232c:	460c      	mov	r4, r1
    232e:	2900      	cmp	r1, #0
    2330:	d04c      	beq.n	23cc <z_arm_fatal_error+0xa8>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    2332:	466e      	mov	r6, sp
    2334:	b08a      	sub	sp, #40	; 0x28
    2336:	e9d1 1200 	ldrd	r1, r2, [r1]
    233a:	68a3      	ldr	r3, [r4, #8]
    233c:	466d      	mov	r5, sp
    233e:	4827      	ldr	r0, [pc, #156]	; (23dc <z_arm_fatal_error+0xb8>)
    2340:	46a8      	mov	r8, r5
    2342:	f04f 0a05 	mov.w	sl, #5
    2346:	e9c5 0105 	strd	r0, r1, [r5, #20]
    234a:	e9c5 2307 	strd	r2, r3, [r5, #28]
    234e:	f848 af10 	str.w	sl, [r8, #16]!
    2352:	4823      	ldr	r0, [pc, #140]	; (23e0 <z_arm_fatal_error+0xbc>)
    2354:	4642      	mov	r2, r8
    2356:	2300      	movs	r3, #0
    2358:	f44f 5121 	mov.w	r1, #10304	; 0x2840
    235c:	f7ff fb80 	bl	1a60 <z_impl_z_log_msg_static_create>
    2360:	46b5      	mov	sp, r6
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    2362:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
    2366:	6963      	ldr	r3, [r4, #20]
    2368:	46ad      	mov	sp, r5
    236a:	481e      	ldr	r0, [pc, #120]	; (23e4 <z_arm_fatal_error+0xc0>)
    236c:	f8c5 a010 	str.w	sl, [r5, #16]
    2370:	e9c5 0105 	strd	r0, r1, [r5, #20]
    2374:	e9c5 2307 	strd	r2, r3, [r5, #28]
    2378:	4819      	ldr	r0, [pc, #100]	; (23e0 <z_arm_fatal_error+0xbc>)
    237a:	2300      	movs	r3, #0
    237c:	4642      	mov	r2, r8
    237e:	f44f 5121 	mov.w	r1, #10304	; 0x2840
    2382:	f7ff fb6d 	bl	1a60 <z_impl_z_log_msg_static_create>
    2386:	46b5      	mov	sp, r6
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    2388:	b088      	sub	sp, #32
    238a:	69e3      	ldr	r3, [r4, #28]
    238c:	466d      	mov	r5, sp
    238e:	4a16      	ldr	r2, [pc, #88]	; (23e8 <z_arm_fatal_error+0xc4>)
    2390:	46a8      	mov	r8, r5
    2392:	f04f 0a03 	mov.w	sl, #3
    2396:	e9c5 2305 	strd	r2, r3, [r5, #20]
    239a:	f848 af10 	str.w	sl, [r8, #16]!
    239e:	4810      	ldr	r0, [pc, #64]	; (23e0 <z_arm_fatal_error+0xbc>)
    23a0:	2300      	movs	r3, #0
    23a2:	4642      	mov	r2, r8
    23a4:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    23a8:	f7ff fb5a 	bl	1a60 <z_impl_z_log_msg_static_create>
    23ac:	46b5      	mov	sp, r6
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    23ae:	69a3      	ldr	r3, [r4, #24]
    23b0:	46ad      	mov	sp, r5
    23b2:	4a0e      	ldr	r2, [pc, #56]	; (23ec <z_arm_fatal_error+0xc8>)
    23b4:	f8c5 a010 	str.w	sl, [r5, #16]
    23b8:	e9c5 2305 	strd	r2, r3, [r5, #20]
    23bc:	4808      	ldr	r0, [pc, #32]	; (23e0 <z_arm_fatal_error+0xbc>)
    23be:	2300      	movs	r3, #0
    23c0:	4642      	mov	r2, r8
    23c2:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    23c6:	f7ff fb4b 	bl	1a60 <z_impl_z_log_msg_static_create>
    23ca:	46b5      	mov	sp, r6
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    23cc:	4621      	mov	r1, r4
    23ce:	4648      	mov	r0, r9
    23d0:	f001 fdee 	bl	3fb0 <z_fatal_error>
}
    23d4:	46bd      	mov	sp, r7
    23d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    23da:	bf00      	nop
    23dc:	00006534 	.word	0x00006534
    23e0:	000061e0 	.word	0x000061e0
    23e4:	00006563 	.word	0x00006563
    23e8:	00006592 	.word	0x00006592
    23ec:	000065a1 	.word	0x000065a1

000023f0 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    23f0:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    23f2:	2800      	cmp	r0, #0
    23f4:	db07      	blt.n	2406 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    23f6:	4a04      	ldr	r2, [pc, #16]	; (2408 <arch_irq_enable+0x18>)
    23f8:	0941      	lsrs	r1, r0, #5
    23fa:	2301      	movs	r3, #1
    23fc:	f000 001f 	and.w	r0, r0, #31
    2400:	4083      	lsls	r3, r0
    2402:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    2406:	4770      	bx	lr
    2408:	e000e100 	.word	0xe000e100

0000240c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    240c:	4b05      	ldr	r3, [pc, #20]	; (2424 <arch_irq_is_enabled+0x18>)
    240e:	0942      	lsrs	r2, r0, #5
    2410:	f000 001f 	and.w	r0, r0, #31
    2414:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    2418:	2301      	movs	r3, #1
    241a:	fa03 f000 	lsl.w	r0, r3, r0
}
    241e:	4010      	ands	r0, r2
    2420:	4770      	bx	lr
    2422:	bf00      	nop
    2424:	e000e100 	.word	0xe000e100

00002428 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    2428:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    242a:	2800      	cmp	r0, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    242c:	bfa8      	it	ge
    242e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    2432:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2436:	bfb8      	it	lt
    2438:	4b06      	ldrlt	r3, [pc, #24]	; (2454 <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    243a:	ea4f 1141 	mov.w	r1, r1, lsl #5
    243e:	bfac      	ite	ge
    2440:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2444:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2448:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    244a:	bfb4      	ite	lt
    244c:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    244e:	f880 1300 	strbge.w	r1, [r0, #768]	; 0x300
}
    2452:	4770      	bx	lr
    2454:	e000ed14 	.word	0xe000ed14

00002458 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    2458:	bf30      	wfi
    b z_SysNmiOnReset
    245a:	f7ff bffd 	b.w	2458 <z_SysNmiOnReset>
    245e:	bf00      	nop

00002460 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2460:	4a0b      	ldr	r2, [pc, #44]	; (2490 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    2462:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2464:	4b0b      	ldr	r3, [pc, #44]	; (2494 <z_arm_prep_c+0x34>)
    2466:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    246a:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    246c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2470:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    2474:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2478:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    247c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2480:	f001 fe50 	bl	4124 <z_bss_zero>
	z_data_copy();
    2484:	f002 fc1e 	bl	4cc4 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2488:	f000 fbba 	bl	2c00 <z_arm_interrupt_init>
	z_cstart();
    248c:	f001 fe8e 	bl	41ac <z_cstart>
    2490:	00000000 	.word	0x00000000
    2494:	e000ed00 	.word	0xe000ed00

00002498 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2498:	4a09      	ldr	r2, [pc, #36]	; (24c0 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    249a:	490a      	ldr	r1, [pc, #40]	; (24c4 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    249c:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    249e:	6809      	ldr	r1, [r1, #0]
    24a0:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    24a2:	4909      	ldr	r1, [pc, #36]	; (24c8 <arch_swap+0x30>)
	_current->arch.basepri = key;
    24a4:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    24a6:	684b      	ldr	r3, [r1, #4]
    24a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    24ac:	604b      	str	r3, [r1, #4]
    24ae:	2300      	movs	r3, #0
    24b0:	f383 8811 	msr	BASEPRI, r3
    24b4:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    24b8:	6893      	ldr	r3, [r2, #8]
}
    24ba:	6f98      	ldr	r0, [r3, #120]	; 0x78
    24bc:	4770      	bx	lr
    24be:	bf00      	nop
    24c0:	2000083c 	.word	0x2000083c
    24c4:	00006340 	.word	0x00006340
    24c8:	e000ed00 	.word	0xe000ed00

000024cc <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    24cc:	4912      	ldr	r1, [pc, #72]	; (2518 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    24ce:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    24d0:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    24d4:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    24d6:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    24da:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    24de:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    24e0:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    24e4:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    24e8:	4f0c      	ldr	r7, [pc, #48]	; (251c <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    24ea:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    24ee:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    24f0:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    24f2:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    24f4:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    24f6:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    24f8:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    24fa:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    24fe:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    2500:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    2502:	f000 fc19 	bl	2d38 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    2506:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    250a:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    250e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    2512:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    2516:	4770      	bx	lr
    ldr r1, =_kernel
    2518:	2000083c 	.word	0x2000083c
    ldr v4, =_SCS_ICSR
    251c:	e000ed04 	.word	0xe000ed04

00002520 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    2520:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    2524:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    2526:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    252a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    252e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    2530:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    2534:	2902      	cmp	r1, #2
    beq _oops
    2536:	d0ff      	beq.n	2538 <_oops>

00002538 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    2538:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    253a:	f003 fa6d 	bl	5a18 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    253e:	bd01      	pop	{r0, pc}

00002540 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    2540:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    2544:	9b00      	ldr	r3, [sp, #0]
    2546:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    254a:	490a      	ldr	r1, [pc, #40]	; (2574 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    254c:	9b01      	ldr	r3, [sp, #4]
    254e:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    2552:	9b02      	ldr	r3, [sp, #8]
    2554:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    2558:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    255c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    2560:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    2564:	f842 1c08 	str.w	r1, [r2, #-8]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    2568:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    256a:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    256c:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    256e:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    2570:	4770      	bx	lr
    2572:	bf00      	nop
    2574:	000051fb 	.word	0x000051fb

00002578 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    2578:	4a09      	ldr	r2, [pc, #36]	; (25a0 <z_check_thread_stack_fail+0x28>)
{
    257a:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    257c:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    257e:	b170      	cbz	r0, 259e <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    2580:	f113 0f16 	cmn.w	r3, #22
    2584:	6e40      	ldr	r0, [r0, #100]	; 0x64
    2586:	d005      	beq.n	2594 <z_check_thread_stack_fail+0x1c>
    2588:	f1a0 0240 	sub.w	r2, r0, #64	; 0x40
    258c:	429a      	cmp	r2, r3
    258e:	d805      	bhi.n	259c <z_check_thread_stack_fail+0x24>
    2590:	4283      	cmp	r3, r0
    2592:	d203      	bcs.n	259c <z_check_thread_stack_fail+0x24>
		return 0;
    2594:	4281      	cmp	r1, r0
    2596:	bf28      	it	cs
    2598:	2000      	movcs	r0, #0
    259a:	4770      	bx	lr
    259c:	2000      	movs	r0, #0
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
}
    259e:	4770      	bx	lr
    25a0:	2000083c 	.word	0x2000083c

000025a4 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    25a4:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    25a6:	4b09      	ldr	r3, [pc, #36]	; (25cc <arch_switch_to_main_thread+0x28>)
    25a8:	6098      	str	r0, [r3, #8]
{
    25aa:	460d      	mov	r5, r1
    25ac:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    25ae:	f000 fbc3 	bl	2d38 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    25b2:	4620      	mov	r0, r4
    25b4:	f385 8809 	msr	PSP, r5
    25b8:	2100      	movs	r1, #0
    25ba:	b663      	cpsie	if
    25bc:	f381 8811 	msr	BASEPRI, r1
    25c0:	f3bf 8f6f 	isb	sy
    25c4:	2200      	movs	r2, #0
    25c6:	2300      	movs	r3, #0
    25c8:	f002 fe17 	bl	51fa <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    25cc:	2000083c 	.word	0x2000083c

000025d0 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    25d0:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    25d2:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    25d4:	4a0b      	ldr	r2, [pc, #44]	; (2604 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    25d6:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    25d8:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    25da:	bf1e      	ittt	ne
	movne	r1, #0
    25dc:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    25de:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    25e0:	f003 fb7f 	blne	5ce2 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    25e4:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    25e6:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    25ea:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    25ee:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    25f2:	4905      	ldr	r1, [pc, #20]	; (2608 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    25f4:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    25f6:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    25f8:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    25fa:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    25fe:	4903      	ldr	r1, [pc, #12]	; (260c <_isr_wrapper+0x3c>)
	bx r1
    2600:	4708      	bx	r1
    2602:	0000      	.short	0x0000
	ldr r2, =_kernel
    2604:	2000083c 	.word	0x2000083c
	ldr r1, =_sw_isr_table
    2608:	00006050 	.word	0x00006050
	ldr r1, =z_arm_int_exit
    260c:	00002611 	.word	0x00002611

00002610 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    2610:	4b04      	ldr	r3, [pc, #16]	; (2624 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    2612:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    2614:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    2616:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    2618:	d003      	beq.n	2622 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    261a:	4903      	ldr	r1, [pc, #12]	; (2628 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    261c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    2620:	600a      	str	r2, [r1, #0]

00002622 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    2622:	4770      	bx	lr
	ldr r3, =_kernel
    2624:	2000083c 	.word	0x2000083c
	ldr r1, =_SCS_ICSR
    2628:	e000ed04 	.word	0xe000ed04

0000262c <bus_fault.constprop.0>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    262c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2630:	b086      	sub	sp, #24
    2632:	4606      	mov	r6, r0
    2634:	af00      	add	r7, sp, #0
    2636:	460d      	mov	r5, r1
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");
    2638:	4b3e      	ldr	r3, [pc, #248]	; (2734 <bus_fault.constprop.0+0x108>)
    263a:	617b      	str	r3, [r7, #20]
    263c:	2402      	movs	r4, #2
    263e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2642:	483d      	ldr	r0, [pc, #244]	; (2738 <bus_fault.constprop.0+0x10c>)
    2644:	613c      	str	r4, [r7, #16]
    2646:	f107 0210 	add.w	r2, r7, #16
    264a:	f003 f9f4 	bl	5a36 <z_log_msg_static_create.constprop.0>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    264e:	4b3b      	ldr	r3, [pc, #236]	; (273c <bus_fault.constprop.0+0x110>)
    2650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2652:	04d9      	lsls	r1, r3, #19
    2654:	d509      	bpl.n	266a <bus_fault.constprop.0+0x3e>
		PR_FAULT_INFO("  Stacking error");
    2656:	4b3a      	ldr	r3, [pc, #232]	; (2740 <bus_fault.constprop.0+0x114>)
    2658:	4837      	ldr	r0, [pc, #220]	; (2738 <bus_fault.constprop.0+0x10c>)
    265a:	e9c7 4304 	strd	r4, r3, [r7, #16]
    265e:	f107 0210 	add.w	r2, r7, #16
    2662:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2666:	f003 f9e6 	bl	5a36 <z_log_msg_static_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    266a:	4b34      	ldr	r3, [pc, #208]	; (273c <bus_fault.constprop.0+0x110>)
    266c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    266e:	051a      	lsls	r2, r3, #20
    2670:	d50a      	bpl.n	2688 <bus_fault.constprop.0+0x5c>
		PR_FAULT_INFO("  Unstacking error");
    2672:	4b34      	ldr	r3, [pc, #208]	; (2744 <bus_fault.constprop.0+0x118>)
    2674:	617b      	str	r3, [r7, #20]
    2676:	2302      	movs	r3, #2
    2678:	482f      	ldr	r0, [pc, #188]	; (2738 <bus_fault.constprop.0+0x10c>)
    267a:	613b      	str	r3, [r7, #16]
    267c:	f107 0210 	add.w	r2, r7, #16
    2680:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2684:	f003 f9d7 	bl	5a36 <z_log_msg_static_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    2688:	4c2c      	ldr	r4, [pc, #176]	; (273c <bus_fault.constprop.0+0x110>)
    268a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    268c:	059b      	lsls	r3, r3, #22
    268e:	d522      	bpl.n	26d6 <bus_fault.constprop.0+0xaa>
		PR_FAULT_INFO("  Precise data bus error");
    2690:	46e8      	mov	r8, sp
    2692:	4b2d      	ldr	r3, [pc, #180]	; (2748 <bus_fault.constprop.0+0x11c>)
    2694:	617b      	str	r3, [r7, #20]
    2696:	2302      	movs	r3, #2
    2698:	4827      	ldr	r0, [pc, #156]	; (2738 <bus_fault.constprop.0+0x10c>)
    269a:	613b      	str	r3, [r7, #16]
    269c:	f107 0210 	add.w	r2, r7, #16
    26a0:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    26a4:	f003 f9c7 	bl	5a36 <z_log_msg_static_create.constprop.0>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    26a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    26aa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    26ac:	0410      	lsls	r0, r2, #16
    26ae:	d512      	bpl.n	26d6 <bus_fault.constprop.0+0xaa>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    26b0:	b088      	sub	sp, #32
    26b2:	466a      	mov	r2, sp
    26b4:	4925      	ldr	r1, [pc, #148]	; (274c <bus_fault.constprop.0+0x120>)
    26b6:	4820      	ldr	r0, [pc, #128]	; (2738 <bus_fault.constprop.0+0x10c>)
    26b8:	e9c2 1305 	strd	r1, r3, [r2, #20]
    26bc:	2303      	movs	r3, #3
    26be:	f842 3f10 	str.w	r3, [r2, #16]!
    26c2:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    26c6:	f003 f9b6 	bl	5a36 <z_log_msg_static_create.constprop.0>
    26ca:	46c5      	mov	sp, r8
			if (from_hard_fault != 0) {
    26cc:	b11e      	cbz	r6, 26d6 <bus_fault.constprop.0+0xaa>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    26ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    26d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    26d4:	62a3      	str	r3, [r4, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    26d6:	4b19      	ldr	r3, [pc, #100]	; (273c <bus_fault.constprop.0+0x110>)
    26d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    26da:	0559      	lsls	r1, r3, #21
    26dc:	d50a      	bpl.n	26f4 <bus_fault.constprop.0+0xc8>
		PR_FAULT_INFO("  Imprecise data bus error");
    26de:	4b1c      	ldr	r3, [pc, #112]	; (2750 <bus_fault.constprop.0+0x124>)
    26e0:	617b      	str	r3, [r7, #20]
    26e2:	2302      	movs	r3, #2
    26e4:	4814      	ldr	r0, [pc, #80]	; (2738 <bus_fault.constprop.0+0x10c>)
    26e6:	613b      	str	r3, [r7, #16]
    26e8:	f107 0210 	add.w	r2, r7, #16
    26ec:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    26f0:	f003 f9a1 	bl	5a36 <z_log_msg_static_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    26f4:	4b11      	ldr	r3, [pc, #68]	; (273c <bus_fault.constprop.0+0x110>)
    26f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    26f8:	05d2      	lsls	r2, r2, #23
    26fa:	d515      	bpl.n	2728 <bus_fault.constprop.0+0xfc>
		PR_FAULT_INFO("  Instruction bus error");
    26fc:	4b15      	ldr	r3, [pc, #84]	; (2754 <bus_fault.constprop.0+0x128>)
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    26fe:	617b      	str	r3, [r7, #20]
    2700:	2302      	movs	r3, #2
    2702:	480d      	ldr	r0, [pc, #52]	; (2738 <bus_fault.constprop.0+0x10c>)
    2704:	613b      	str	r3, [r7, #16]
    2706:	f107 0210 	add.w	r2, r7, #16
    270a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    270e:	f003 f992 	bl	5a36 <z_log_msg_static_create.constprop.0>
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2712:	4a0a      	ldr	r2, [pc, #40]	; (273c <bus_fault.constprop.0+0x110>)
    2714:	6a93      	ldr	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    2716:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2718:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00

	return reason;
}
    271c:	3718      	adds	r7, #24
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    271e:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    2720:	7028      	strb	r0, [r5, #0]
}
    2722:	46bd      	mov	sp, r7
    2724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    2728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    272a:	049b      	lsls	r3, r3, #18
    272c:	d5f1      	bpl.n	2712 <bus_fault.constprop.0+0xe6>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    272e:	4b0a      	ldr	r3, [pc, #40]	; (2758 <bus_fault.constprop.0+0x12c>)
    2730:	e7e5      	b.n	26fe <bus_fault.constprop.0+0xd2>
    2732:	bf00      	nop
    2734:	000065cf 	.word	0x000065cf
    2738:	000061e0 	.word	0x000061e0
    273c:	e000ed00 	.word	0xe000ed00
    2740:	000065e5 	.word	0x000065e5
    2744:	000065f6 	.word	0x000065f6
    2748:	00006609 	.word	0x00006609
    274c:	00006622 	.word	0x00006622
    2750:	00006637 	.word	0x00006637
    2754:	00006652 	.word	0x00006652
    2758:	0000666a 	.word	0x0000666a

0000275c <usage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
    275c:	b510      	push	{r4, lr}
    275e:	b086      	sub	sp, #24
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");
    2760:	4b33      	ldr	r3, [pc, #204]	; (2830 <usage_fault.constprop.0+0xd4>)
    2762:	4834      	ldr	r0, [pc, #208]	; (2834 <usage_fault.constprop.0+0xd8>)
    2764:	9305      	str	r3, [sp, #20]
    2766:	2402      	movs	r4, #2
    2768:	aa04      	add	r2, sp, #16
    276a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    276e:	9404      	str	r4, [sp, #16]
    2770:	f003 f961 	bl	5a36 <z_log_msg_static_create.constprop.0>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    2774:	4b30      	ldr	r3, [pc, #192]	; (2838 <usage_fault.constprop.0+0xdc>)
    2776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2778:	019b      	lsls	r3, r3, #6
    277a:	d508      	bpl.n	278e <usage_fault.constprop.0+0x32>
		PR_FAULT_INFO("  Division by zero");
    277c:	4b2f      	ldr	r3, [pc, #188]	; (283c <usage_fault.constprop.0+0xe0>)
    277e:	482d      	ldr	r0, [pc, #180]	; (2834 <usage_fault.constprop.0+0xd8>)
    2780:	aa04      	add	r2, sp, #16
    2782:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2786:	e9cd 4304 	strd	r4, r3, [sp, #16]
    278a:	f003 f954 	bl	5a36 <z_log_msg_static_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    278e:	4b2a      	ldr	r3, [pc, #168]	; (2838 <usage_fault.constprop.0+0xdc>)
    2790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2792:	01dc      	lsls	r4, r3, #7
    2794:	d509      	bpl.n	27aa <usage_fault.constprop.0+0x4e>
		PR_FAULT_INFO("  Unaligned memory access");
    2796:	4b2a      	ldr	r3, [pc, #168]	; (2840 <usage_fault.constprop.0+0xe4>)
    2798:	9305      	str	r3, [sp, #20]
    279a:	4826      	ldr	r0, [pc, #152]	; (2834 <usage_fault.constprop.0+0xd8>)
    279c:	2302      	movs	r3, #2
    279e:	aa04      	add	r2, sp, #16
    27a0:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    27a4:	9304      	str	r3, [sp, #16]
    27a6:	f003 f946 	bl	5a36 <z_log_msg_static_create.constprop.0>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    27aa:	4b23      	ldr	r3, [pc, #140]	; (2838 <usage_fault.constprop.0+0xdc>)
    27ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    27ae:	0318      	lsls	r0, r3, #12
    27b0:	d509      	bpl.n	27c6 <usage_fault.constprop.0+0x6a>
		PR_FAULT_INFO("  No coprocessor instructions");
    27b2:	4b24      	ldr	r3, [pc, #144]	; (2844 <usage_fault.constprop.0+0xe8>)
    27b4:	9305      	str	r3, [sp, #20]
    27b6:	481f      	ldr	r0, [pc, #124]	; (2834 <usage_fault.constprop.0+0xd8>)
    27b8:	2302      	movs	r3, #2
    27ba:	aa04      	add	r2, sp, #16
    27bc:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    27c0:	9304      	str	r3, [sp, #16]
    27c2:	f003 f938 	bl	5a36 <z_log_msg_static_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    27c6:	4b1c      	ldr	r3, [pc, #112]	; (2838 <usage_fault.constprop.0+0xdc>)
    27c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    27ca:	0359      	lsls	r1, r3, #13
    27cc:	d509      	bpl.n	27e2 <usage_fault.constprop.0+0x86>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    27ce:	4b1e      	ldr	r3, [pc, #120]	; (2848 <usage_fault.constprop.0+0xec>)
    27d0:	9305      	str	r3, [sp, #20]
    27d2:	4818      	ldr	r0, [pc, #96]	; (2834 <usage_fault.constprop.0+0xd8>)
    27d4:	2302      	movs	r3, #2
    27d6:	aa04      	add	r2, sp, #16
    27d8:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    27dc:	9304      	str	r3, [sp, #16]
    27de:	f003 f92a 	bl	5a36 <z_log_msg_static_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    27e2:	4b15      	ldr	r3, [pc, #84]	; (2838 <usage_fault.constprop.0+0xdc>)
    27e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    27e6:	039a      	lsls	r2, r3, #14
    27e8:	d509      	bpl.n	27fe <usage_fault.constprop.0+0xa2>
		PR_FAULT_INFO("  Illegal use of the EPSR");
    27ea:	4b18      	ldr	r3, [pc, #96]	; (284c <usage_fault.constprop.0+0xf0>)
    27ec:	9305      	str	r3, [sp, #20]
    27ee:	4811      	ldr	r0, [pc, #68]	; (2834 <usage_fault.constprop.0+0xd8>)
    27f0:	2302      	movs	r3, #2
    27f2:	aa04      	add	r2, sp, #16
    27f4:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    27f8:	9304      	str	r3, [sp, #16]
    27fa:	f003 f91c 	bl	5a36 <z_log_msg_static_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    27fe:	4b0e      	ldr	r3, [pc, #56]	; (2838 <usage_fault.constprop.0+0xdc>)
    2800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2802:	03db      	lsls	r3, r3, #15
    2804:	d509      	bpl.n	281a <usage_fault.constprop.0+0xbe>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    2806:	4b12      	ldr	r3, [pc, #72]	; (2850 <usage_fault.constprop.0+0xf4>)
    2808:	9305      	str	r3, [sp, #20]
    280a:	480a      	ldr	r0, [pc, #40]	; (2834 <usage_fault.constprop.0+0xd8>)
    280c:	2302      	movs	r3, #2
    280e:	aa04      	add	r2, sp, #16
    2810:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2814:	9304      	str	r3, [sp, #16]
    2816:	f003 f90e 	bl	5a36 <z_log_msg_static_create.constprop.0>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    281a:	4a07      	ldr	r2, [pc, #28]	; (2838 <usage_fault.constprop.0+0xdc>)
    281c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    281e:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    2822:	ea6f 4313 	mvn.w	r3, r3, lsr #16

	return reason;
}
    2826:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    2828:	6293      	str	r3, [r2, #40]	; 0x28
}
    282a:	b006      	add	sp, #24
    282c:	bd10      	pop	{r4, pc}
    282e:	bf00      	nop
    2830:	00006699 	.word	0x00006699
    2834:	000061e0 	.word	0x000061e0
    2838:	e000ed00 	.word	0xe000ed00
    283c:	000066b1 	.word	0x000066b1
    2840:	000066c4 	.word	0x000066c4
    2844:	000066de 	.word	0x000066de
    2848:	000066fc 	.word	0x000066fc
    284c:	00006721 	.word	0x00006721
    2850:	0000673b 	.word	0x0000673b

00002854 <mem_manage_fault>:
{
    2854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2858:	b086      	sub	sp, #24
    285a:	4680      	mov	r8, r0
    285c:	af00      	add	r7, sp, #0
    285e:	460c      	mov	r4, r1
    2860:	4615      	mov	r5, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
    2862:	4b4f      	ldr	r3, [pc, #316]	; (29a0 <mem_manage_fault+0x14c>)
    2864:	617b      	str	r3, [r7, #20]
    2866:	2602      	movs	r6, #2
    2868:	484e      	ldr	r0, [pc, #312]	; (29a4 <mem_manage_fault+0x150>)
    286a:	613e      	str	r6, [r7, #16]
    286c:	f107 0210 	add.w	r2, r7, #16
    2870:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2874:	f003 f8df 	bl	5a36 <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    2878:	4b4b      	ldr	r3, [pc, #300]	; (29a8 <mem_manage_fault+0x154>)
    287a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    287c:	06db      	lsls	r3, r3, #27
    287e:	d509      	bpl.n	2894 <mem_manage_fault+0x40>
		PR_FAULT_INFO("  Stacking error (context area might be"
    2880:	4b4a      	ldr	r3, [pc, #296]	; (29ac <mem_manage_fault+0x158>)
    2882:	4848      	ldr	r0, [pc, #288]	; (29a4 <mem_manage_fault+0x150>)
    2884:	e9c7 6304 	strd	r6, r3, [r7, #16]
    2888:	f107 0210 	add.w	r2, r7, #16
    288c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2890:	f003 f8d1 	bl	5a36 <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    2894:	4b44      	ldr	r3, [pc, #272]	; (29a8 <mem_manage_fault+0x154>)
    2896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2898:	0718      	lsls	r0, r3, #28
    289a:	d50a      	bpl.n	28b2 <mem_manage_fault+0x5e>
		PR_FAULT_INFO("  Unstacking error");
    289c:	4b44      	ldr	r3, [pc, #272]	; (29b0 <mem_manage_fault+0x15c>)
    289e:	617b      	str	r3, [r7, #20]
    28a0:	2302      	movs	r3, #2
    28a2:	4840      	ldr	r0, [pc, #256]	; (29a4 <mem_manage_fault+0x150>)
    28a4:	613b      	str	r3, [r7, #16]
    28a6:	f107 0210 	add.w	r2, r7, #16
    28aa:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    28ae:	f003 f8c2 	bl	5a36 <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    28b2:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 29a8 <mem_manage_fault+0x154>
    28b6:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
    28ba:	0799      	lsls	r1, r3, #30
    28bc:	d439      	bmi.n	2932 <mem_manage_fault+0xde>
	uint32_t mmfar = -EINVAL;
    28be:	f06f 0615 	mvn.w	r6, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    28c2:	4b39      	ldr	r3, [pc, #228]	; (29a8 <mem_manage_fault+0x154>)
    28c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    28c6:	07db      	lsls	r3, r3, #31
    28c8:	d50a      	bpl.n	28e0 <mem_manage_fault+0x8c>
		PR_FAULT_INFO("  Instruction Access Violation");
    28ca:	4b3a      	ldr	r3, [pc, #232]	; (29b4 <mem_manage_fault+0x160>)
    28cc:	617b      	str	r3, [r7, #20]
    28ce:	2302      	movs	r3, #2
    28d0:	4834      	ldr	r0, [pc, #208]	; (29a4 <mem_manage_fault+0x150>)
    28d2:	613b      	str	r3, [r7, #16]
    28d4:	f107 0210 	add.w	r2, r7, #16
    28d8:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    28dc:	f003 f8ab 	bl	5a36 <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    28e0:	4b31      	ldr	r3, [pc, #196]	; (29a8 <mem_manage_fault+0x154>)
    28e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    28e4:	069c      	lsls	r4, r3, #26
    28e6:	d50a      	bpl.n	28fe <mem_manage_fault+0xaa>
		PR_FAULT_INFO(
    28e8:	4b33      	ldr	r3, [pc, #204]	; (29b8 <mem_manage_fault+0x164>)
    28ea:	617b      	str	r3, [r7, #20]
    28ec:	2302      	movs	r3, #2
    28ee:	482d      	ldr	r0, [pc, #180]	; (29a4 <mem_manage_fault+0x150>)
    28f0:	613b      	str	r3, [r7, #16]
    28f2:	f107 0210 	add.w	r2, r7, #16
    28f6:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    28fa:	f003 f89c 	bl	5a36 <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    28fe:	4c2a      	ldr	r4, [pc, #168]	; (29a8 <mem_manage_fault+0x154>)
    2900:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2902:	06d8      	lsls	r0, r3, #27
    2904:	d43e      	bmi.n	2984 <mem_manage_fault+0x130>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    2906:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2908:	0799      	lsls	r1, r3, #30
    290a:	d43b      	bmi.n	2984 <mem_manage_fault+0x130>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    290c:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    290e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    2910:	4a25      	ldr	r2, [pc, #148]	; (29a8 <mem_manage_fault+0x154>)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    2912:	069b      	lsls	r3, r3, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    2914:	bf42      	ittt	mi
    2916:	6a63      	ldrmi	r3, [r4, #36]	; 0x24
    2918:	f423 5300 	bicmi.w	r3, r3, #8192	; 0x2000
    291c:	6263      	strmi	r3, [r4, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    291e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2920:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    2924:	6293      	str	r3, [r2, #40]	; 0x28
}
    2926:	3718      	adds	r7, #24
	*recoverable = memory_fault_recoverable(esf, true);
    2928:	2300      	movs	r3, #0
    292a:	702b      	strb	r3, [r5, #0]
}
    292c:	46bd      	mov	sp, r7
    292e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		PR_FAULT_INFO("  Data Access Violation");
    2932:	46e9      	mov	r9, sp
    2934:	4b21      	ldr	r3, [pc, #132]	; (29bc <mem_manage_fault+0x168>)
    2936:	617b      	str	r3, [r7, #20]
    2938:	2302      	movs	r3, #2
    293a:	613b      	str	r3, [r7, #16]
    293c:	f107 0210 	add.w	r2, r7, #16
    2940:	4818      	ldr	r0, [pc, #96]	; (29a4 <mem_manage_fault+0x150>)
    2942:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2946:	f003 f876 	bl	5a36 <z_log_msg_static_create.constprop.0>
		uint32_t temp = SCB->MMFAR;
    294a:	f8da 6034 	ldr.w	r6, [sl, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    294e:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
    2952:	061a      	lsls	r2, r3, #24
    2954:	d5b3      	bpl.n	28be <mem_manage_fault+0x6a>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    2956:	b088      	sub	sp, #32
    2958:	466a      	mov	r2, sp
    295a:	4b19      	ldr	r3, [pc, #100]	; (29c0 <mem_manage_fault+0x16c>)
    295c:	4811      	ldr	r0, [pc, #68]	; (29a4 <mem_manage_fault+0x150>)
    295e:	e9c2 3605 	strd	r3, r6, [r2, #20]
    2962:	2303      	movs	r3, #3
    2964:	f842 3f10 	str.w	r3, [r2, #16]!
    2968:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    296c:	f003 f863 	bl	5a36 <z_log_msg_static_create.constprop.0>
    2970:	46cd      	mov	sp, r9
			if (from_hard_fault != 0) {
    2972:	2c00      	cmp	r4, #0
    2974:	d0a5      	beq.n	28c2 <mem_manage_fault+0x6e>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    2976:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
    297a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    297e:	f8ca 3028 	str.w	r3, [sl, #40]	; 0x28
    2982:	e79e      	b.n	28c2 <mem_manage_fault+0x6e>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    2984:	6863      	ldr	r3, [r4, #4]
    2986:	051a      	lsls	r2, r3, #20
    2988:	d5c0      	bpl.n	290c <mem_manage_fault+0xb8>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    298a:	4641      	mov	r1, r8
    298c:	4630      	mov	r0, r6
    298e:	f7ff fdf3 	bl	2578 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    2992:	2800      	cmp	r0, #0
    2994:	d0ba      	beq.n	290c <mem_manage_fault+0xb8>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    2996:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    299a:	2002      	movs	r0, #2
    299c:	e7b7      	b.n	290e <mem_manage_fault+0xba>
    299e:	bf00      	nop
    29a0:	00006766 	.word	0x00006766
    29a4:	000061e0 	.word	0x000061e0
    29a8:	e000ed00 	.word	0xe000ed00
    29ac:	0000677c 	.word	0x0000677c
    29b0:	000065f6 	.word	0x000065f6
    29b4:	000067dd 	.word	0x000067dd
    29b8:	0000666a 	.word	0x0000666a
    29bc:	000067af 	.word	0x000067af
    29c0:	000067c7 	.word	0x000067c7

000029c4 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    29c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    29c8:	4b77      	ldr	r3, [pc, #476]	; (2ba8 <z_arm_fault+0x1e4>)
{
    29ca:	b08b      	sub	sp, #44	; 0x2c
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    29cc:	f8d3 8004 	ldr.w	r8, [r3, #4]
{
    29d0:	af00      	add	r7, sp, #0
    29d2:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    29d4:	f3c8 0408 	ubfx	r4, r8, #0, #9
    29d8:	2600      	movs	r6, #0
    29da:	f386 8811 	msr	BASEPRI, r6
    29de:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    29e2:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    29e6:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    29ea:	d10e      	bne.n	2a0a <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    29ec:	f002 030c 	and.w	r3, r2, #12
    29f0:	2b08      	cmp	r3, #8
    29f2:	d119      	bne.n	2a28 <z_arm_fault+0x64>
		PR_EXC("SPSEL in thread mode does not indicate PSP");
    29f4:	4b6d      	ldr	r3, [pc, #436]	; (2bac <z_arm_fault+0x1e8>)
    29f6:	61fb      	str	r3, [r7, #28]
    29f8:	2302      	movs	r3, #2
    29fa:	486d      	ldr	r0, [pc, #436]	; (2bb0 <z_arm_fault+0x1ec>)
    29fc:	61bb      	str	r3, [r7, #24]
    29fe:	f107 0218 	add.w	r2, r7, #24
    2a02:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2a06:	f003 f816 	bl	5a36 <z_log_msg_static_create.constprop.0>
	*nested_exc = false;
    2a0a:	2600      	movs	r6, #0
		return NULL;
    2a0c:	4635      	mov	r5, r6
	*recoverable = false;
    2a0e:	2300      	movs	r3, #0
    2a10:	71fb      	strb	r3, [r7, #7]
	switch (fault) {
    2a12:	1ee3      	subs	r3, r4, #3
    2a14:	2b09      	cmp	r3, #9
    2a16:	f200 80a6 	bhi.w	2b66 <z_arm_fault+0x1a2>
    2a1a:	e8df f003 	tbb	[pc, r3]
    2a1e:	990a      	.short	0x990a
    2a20:	a4a4959c 	.word	0xa4a4959c
    2a24:	9fa4a4a4 	.word	0x9fa4a4a4
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    2a28:	0710      	lsls	r0, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    2a2a:	bf4c      	ite	mi
    2a2c:	460d      	movmi	r5, r1
			*nested_exc = true;
    2a2e:	2601      	movpl	r6, #1
    2a30:	e7ed      	b.n	2a0e <z_arm_fault+0x4a>
	PR_FAULT_INFO("***** HARD FAULT *****");
    2a32:	46e9      	mov	r9, sp
    2a34:	4b5f      	ldr	r3, [pc, #380]	; (2bb4 <z_arm_fault+0x1f0>)
    2a36:	61fb      	str	r3, [r7, #28]
    2a38:	f04f 0802 	mov.w	r8, #2
    2a3c:	f107 0218 	add.w	r2, r7, #24
    2a40:	485b      	ldr	r0, [pc, #364]	; (2bb0 <z_arm_fault+0x1ec>)
    2a42:	f8c7 8018 	str.w	r8, [r7, #24]
    2a46:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2a4a:	f002 fff4 	bl	5a36 <z_log_msg_static_create.constprop.0>
	*recoverable = false;
    2a4e:	2300      	movs	r3, #0
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    2a50:	4c55      	ldr	r4, [pc, #340]	; (2ba8 <z_arm_fault+0x1e4>)
	*recoverable = false;
    2a52:	71fb      	strb	r3, [r7, #7]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    2a54:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2a56:	079a      	lsls	r2, r3, #30
    2a58:	d50b      	bpl.n	2a72 <z_arm_fault+0xae>
		PR_EXC("  Bus fault on vector table read");
    2a5a:	4b57      	ldr	r3, [pc, #348]	; (2bb8 <z_arm_fault+0x1f4>)
		PR_EXC("  Debug event");
    2a5c:	e9c7 8306 	strd	r8, r3, [r7, #24]
	PR_FAULT_INFO(
    2a60:	4853      	ldr	r0, [pc, #332]	; (2bb0 <z_arm_fault+0x1ec>)
    2a62:	f107 0218 	add.w	r2, r7, #24
    2a66:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2a6a:	f002 ffe4 	bl	5a36 <z_log_msg_static_create.constprop.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    2a6e:	2400      	movs	r4, #0
    2a70:	e041      	b.n	2af6 <z_arm_fault+0x132>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    2a72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2a74:	2b00      	cmp	r3, #0
    2a76:	da01      	bge.n	2a7c <z_arm_fault+0xb8>
		PR_EXC("  Debug event");
    2a78:	4b50      	ldr	r3, [pc, #320]	; (2bbc <z_arm_fault+0x1f8>)
    2a7a:	e7ef      	b.n	2a5c <z_arm_fault+0x98>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    2a7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2a7e:	005b      	lsls	r3, r3, #1
    2a80:	d5f5      	bpl.n	2a6e <z_arm_fault+0xaa>
		PR_EXC("  Fault escalation (see below)");
    2a82:	4b4f      	ldr	r3, [pc, #316]	; (2bc0 <z_arm_fault+0x1fc>)
    2a84:	484a      	ldr	r0, [pc, #296]	; (2bb0 <z_arm_fault+0x1ec>)
    2a86:	e9c7 8306 	strd	r8, r3, [r7, #24]
    2a8a:	f107 0218 	add.w	r2, r7, #24
    2a8e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2a92:	f002 ffd0 	bl	5a36 <z_log_msg_static_create.constprop.0>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    2a96:	6963      	ldr	r3, [r4, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    2a98:	69aa      	ldr	r2, [r5, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    2a9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2a9e:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    2aa0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2aa4:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    2aa8:	6963      	ldr	r3, [r4, #20]
	uint16_t fault_insn = *(ret_addr - 1);
    2aaa:	f832 2c02 	ldrh.w	r2, [r2, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    2aae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2ab2:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    2ab4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2ab8:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    2abc:	f64d 7302 	movw	r3, #57090	; 0xdf02
    2ac0:	429a      	cmp	r2, r3
    2ac2:	d008      	beq.n	2ad6 <z_arm_fault+0x112>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    2ac4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2ac6:	b2db      	uxtb	r3, r3
    2ac8:	b38b      	cbz	r3, 2b2e <z_arm_fault+0x16a>
			reason = mem_manage_fault(esf, 1, recoverable);
    2aca:	1dfa      	adds	r2, r7, #7
    2acc:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    2ace:	4628      	mov	r0, r5
    2ad0:	f7ff fec0 	bl	2854 <mem_manage_fault>
    2ad4:	e03a      	b.n	2b4c <z_arm_fault+0x188>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
    2ad6:	b088      	sub	sp, #32
    2ad8:	682b      	ldr	r3, [r5, #0]
    2ada:	466a      	mov	r2, sp
    2adc:	4939      	ldr	r1, [pc, #228]	; (2bc4 <z_arm_fault+0x200>)
    2ade:	4834      	ldr	r0, [pc, #208]	; (2bb0 <z_arm_fault+0x1ec>)
    2ae0:	e9c2 1305 	strd	r1, r3, [r2, #20]
    2ae4:	2303      	movs	r3, #3
    2ae6:	f842 3f10 	str.w	r3, [r2, #16]!
    2aea:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    2aee:	f002 ffa2 	bl	5a36 <z_log_msg_static_create.constprop.0>
			reason = esf->basic.r0;
    2af2:	682c      	ldr	r4, [r5, #0]
    2af4:	46cd      	mov	sp, r9
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    2af6:	79fb      	ldrb	r3, [r7, #7]
    2af8:	b9ab      	cbnz	r3, 2b26 <z_arm_fault+0x162>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    2afa:	2220      	movs	r2, #32
    2afc:	4629      	mov	r1, r5
    2afe:	f107 0008 	add.w	r0, r7, #8
    2b02:	f002 ffb5 	bl	5a70 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    2b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2b08:	2e00      	cmp	r6, #0
    2b0a:	d047      	beq.n	2b9c <z_arm_fault+0x1d8>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    2b0c:	f3c3 0208 	ubfx	r2, r3, #0, #9
    2b10:	b922      	cbnz	r2, 2b1c <z_arm_fault+0x158>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    2b12:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    2b16:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2b1a:	627b      	str	r3, [r7, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    2b1c:	f107 0108 	add.w	r1, r7, #8
    2b20:	4620      	mov	r0, r4
    2b22:	f7ff fbff 	bl	2324 <z_arm_fatal_error>
}
    2b26:	372c      	adds	r7, #44	; 0x2c
    2b28:	46bd      	mov	sp, r7
    2b2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    2b2e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2b30:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
    2b34:	d004      	beq.n	2b40 <z_arm_fault+0x17c>
			reason = bus_fault(esf, 1, recoverable);
    2b36:	1df9      	adds	r1, r7, #7
    2b38:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    2b3a:	f7ff fd77 	bl	262c <bus_fault.constprop.0>
    2b3e:	e005      	b.n	2b4c <z_arm_fault+0x188>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    2b40:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2b42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    2b46:	d392      	bcc.n	2a6e <z_arm_fault+0xaa>
			reason = usage_fault(esf);
    2b48:	f7ff fe08 	bl	275c <usage_fault.constprop.0>
    2b4c:	4604      	mov	r4, r0
    2b4e:	e7d2      	b.n	2af6 <z_arm_fault+0x132>
		reason = mem_manage_fault(esf, 0, recoverable);
    2b50:	1dfa      	adds	r2, r7, #7
    2b52:	2100      	movs	r1, #0
    2b54:	e7bb      	b.n	2ace <z_arm_fault+0x10a>
		reason = bus_fault(esf, 0, recoverable);
    2b56:	1df9      	adds	r1, r7, #7
    2b58:	2000      	movs	r0, #0
    2b5a:	e7ee      	b.n	2b3a <z_arm_fault+0x176>
	PR_FAULT_INFO(
    2b5c:	4b1a      	ldr	r3, [pc, #104]	; (2bc8 <z_arm_fault+0x204>)
    2b5e:	61fb      	str	r3, [r7, #28]
    2b60:	2302      	movs	r3, #2
    2b62:	61bb      	str	r3, [r7, #24]
    2b64:	e77c      	b.n	2a60 <z_arm_fault+0x9c>
	PR_FAULT_INFO("***** %s %d) *****",
    2b66:	4a19      	ldr	r2, [pc, #100]	; (2bcc <z_arm_fault+0x208>)
    2b68:	4b19      	ldr	r3, [pc, #100]	; (2bd0 <z_arm_fault+0x20c>)
    2b6a:	f418 7ff8 	tst.w	r8, #496	; 0x1f0
    2b6e:	46e8      	mov	r8, sp
    2b70:	b08a      	sub	sp, #40	; 0x28
    2b72:	bf18      	it	ne
    2b74:	4613      	movne	r3, r2
    2b76:	466a      	mov	r2, sp
    2b78:	4916      	ldr	r1, [pc, #88]	; (2bd4 <z_arm_fault+0x210>)
    2b7a:	480d      	ldr	r0, [pc, #52]	; (2bb0 <z_arm_fault+0x1ec>)
    2b7c:	e9c2 1305 	strd	r1, r3, [r2, #20]
    2b80:	f44f 7300 	mov.w	r3, #512	; 0x200
    2b84:	8413      	strh	r3, [r2, #32]
    2b86:	3c10      	subs	r4, #16
    2b88:	4b13      	ldr	r3, [pc, #76]	; (2bd8 <z_arm_fault+0x214>)
    2b8a:	61d4      	str	r4, [r2, #28]
    2b8c:	f44f 5111 	mov.w	r1, #9280	; 0x2440
    2b90:	f842 3f10 	str.w	r3, [r2, #16]!
    2b94:	f002 ff4f 	bl	5a36 <z_log_msg_static_create.constprop.0>
    2b98:	46c5      	mov	sp, r8
}
    2b9a:	e768      	b.n	2a6e <z_arm_fault+0xaa>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2b9c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    2ba0:	f023 0301 	bic.w	r3, r3, #1
    2ba4:	e7b9      	b.n	2b1a <z_arm_fault+0x156>
    2ba6:	bf00      	nop
    2ba8:	e000ed00 	.word	0xe000ed00
    2bac:	0000682a 	.word	0x0000682a
    2bb0:	000061e0 	.word	0x000061e0
    2bb4:	00006855 	.word	0x00006855
    2bb8:	0000686c 	.word	0x0000686c
    2bbc:	0000688d 	.word	0x0000688d
    2bc0:	0000689b 	.word	0x0000689b
    2bc4:	000068ba 	.word	0x000068ba
    2bc8:	000068d6 	.word	0x000068d6
    2bcc:	00006811 	.word	0x00006811
    2bd0:	000067fc 	.word	0x000067fc
    2bd4:	000068fa 	.word	0x000068fa
    2bd8:	01000004 	.word	0x01000004

00002bdc <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    2bdc:	4a02      	ldr	r2, [pc, #8]	; (2be8 <z_arm_fault_init+0xc>)
    2bde:	6953      	ldr	r3, [r2, #20]
    2be0:	f043 0310 	orr.w	r3, r3, #16
    2be4:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    2be6:	4770      	bx	lr
    2be8:	e000ed00 	.word	0xe000ed00

00002bec <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    2bec:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    2bf0:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    2bf4:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    2bf6:	4672      	mov	r2, lr
	bl z_arm_fault
    2bf8:	f7ff fee4 	bl	29c4 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    2bfc:	bd01      	pop	{r0, pc}
    2bfe:	bf00      	nop

00002c00 <z_arm_interrupt_init>:
    2c00:	4804      	ldr	r0, [pc, #16]	; (2c14 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    2c02:	2300      	movs	r3, #0
    2c04:	2120      	movs	r1, #32
    2c06:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    2c08:	3301      	adds	r3, #1
    2c0a:	2b27      	cmp	r3, #39	; 0x27
    2c0c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    2c10:	d1f9      	bne.n	2c06 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    2c12:	4770      	bx	lr
    2c14:	e000e100 	.word	0xe000e100

00002c18 <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    2c18:	2000      	movs	r0, #0
    msr CONTROL, r0
    2c1a:	f380 8814 	msr	CONTROL, r0
    isb
    2c1e:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    2c22:	f7fe fc89 	bl	1538 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    2c26:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    2c28:	490d      	ldr	r1, [pc, #52]	; (2c60 <__start+0x48>)
    str r0, [r1]
    2c2a:	6008      	str	r0, [r1, #0]
    dsb
    2c2c:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    2c30:	480c      	ldr	r0, [pc, #48]	; (2c64 <__start+0x4c>)
    msr msp, r0
    2c32:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    2c36:	f000 f82b 	bl	2c90 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2c3a:	2020      	movs	r0, #32
    msr BASEPRI, r0
    2c3c:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    2c40:	4809      	ldr	r0, [pc, #36]	; (2c68 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    2c42:	f44f 6104 	mov.w	r1, #2112	; 0x840
    adds r0, r0, r1
    2c46:	1840      	adds	r0, r0, r1
    msr PSP, r0
    2c48:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    2c4c:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    2c50:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    2c52:	4308      	orrs	r0, r1
    msr CONTROL, r0
    2c54:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    2c58:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    2c5c:	f7ff fc00 	bl	2460 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    2c60:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    2c64:	20001dc0 	.word	0x20001dc0
    ldr r0, =z_interrupt_stacks
    2c68:	20001000 	.word	0x20001000

00002c6c <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    2c6c:	4907      	ldr	r1, [pc, #28]	; (2c8c <z_arm_clear_arm_mpu_config+0x20>)
    2c6e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    2c72:	2300      	movs	r3, #0
	int num_regions =
    2c74:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    2c78:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    2c7a:	4293      	cmp	r3, r2
    2c7c:	db00      	blt.n	2c80 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    2c7e:	4770      	bx	lr
  MPU->RNR = rnr;
    2c80:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    2c84:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    2c88:	3301      	adds	r3, #1
    2c8a:	e7f6      	b.n	2c7a <z_arm_clear_arm_mpu_config+0xe>
    2c8c:	e000ed00 	.word	0xe000ed00

00002c90 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    2c90:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    2c92:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    2c94:	2300      	movs	r3, #0
    2c96:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    2c9a:	f7ff ffe7 	bl	2c6c <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    2c9e:	4b14      	ldr	r3, [pc, #80]	; (2cf0 <z_arm_init_arch_hw_at_boot+0x60>)
    2ca0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2ca4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2ca8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    2cac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    2cb0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    2cb4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    2cb8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    2cbc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    2cc0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    2cc4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    2cc8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    2ccc:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    2cd0:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    2cd4:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    2cd8:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    2cdc:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    2ce0:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    2ce4:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    2ce6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2cea:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    2cee:	bd08      	pop	{r3, pc}
    2cf0:	e000e100 	.word	0xe000e100

00002cf4 <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    2cf4:	4b08      	ldr	r3, [pc, #32]	; (2d18 <z_impl_k_thread_abort+0x24>)
    2cf6:	689b      	ldr	r3, [r3, #8]
    2cf8:	4283      	cmp	r3, r0
    2cfa:	d10b      	bne.n	2d14 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    2cfc:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    2d00:	b143      	cbz	r3, 2d14 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2d02:	4b06      	ldr	r3, [pc, #24]	; (2d1c <z_impl_k_thread_abort+0x28>)
    2d04:	685a      	ldr	r2, [r3, #4]
    2d06:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    2d0a:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    2d0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    2d0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    2d12:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    2d14:	f001 bf76 	b.w	4c04 <z_thread_abort>
    2d18:	2000083c 	.word	0x2000083c
    2d1c:	e000ed00 	.word	0xe000ed00

00002d20 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    2d20:	4b02      	ldr	r3, [pc, #8]	; (2d2c <z_arm_configure_static_mpu_regions+0xc>)
    2d22:	4a03      	ldr	r2, [pc, #12]	; (2d30 <z_arm_configure_static_mpu_regions+0x10>)
    2d24:	4803      	ldr	r0, [pc, #12]	; (2d34 <z_arm_configure_static_mpu_regions+0x14>)
    2d26:	2101      	movs	r1, #1
    2d28:	f000 b892 	b.w	2e50 <arm_core_mpu_configure_static_mpu_regions>
    2d2c:	20010000 	.word	0x20010000
    2d30:	20000000 	.word	0x20000000
    2d34:	00006290 	.word	0x00006290

00002d38 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    2d38:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    2d3a:	4b05      	ldr	r3, [pc, #20]	; (2d50 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    2d3c:	3a40      	subs	r2, #64	; 0x40
	dynamic_regions[region_num].start = guard_start;
    2d3e:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    2d40:	4a04      	ldr	r2, [pc, #16]	; (2d54 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    2d42:	2140      	movs	r1, #64	; 0x40
    2d44:	e9c3 1201 	strd	r1, r2, [r3, #4]

	/* Configure the dynamic MPU regions */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    2d48:	4618      	mov	r0, r3
    2d4a:	2101      	movs	r1, #1
    2d4c:	f000 b88a 	b.w	2e64 <arm_core_mpu_configure_dynamic_mpu_regions>
    2d50:	200006d0 	.word	0x200006d0
    2d54:	150b0000 	.word	0x150b0000

00002d58 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    2d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    2d5c:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 2e14 <mpu_configure_regions+0xbc>
    2d60:	469c      	mov	ip, r3
    2d62:	af00      	add	r7, sp, #0
	int i;
	int reg_index = start_reg_index;
    2d64:	4615      	mov	r5, r2

	for (i = 0; i < regions_num; i++) {
    2d66:	2300      	movs	r3, #0
    2d68:	428b      	cmp	r3, r1
    2d6a:	da1a      	bge.n	2da2 <mpu_configure_regions+0x4a>
		if (regions[i].size == 0U) {
    2d6c:	6844      	ldr	r4, [r0, #4]
    2d6e:	2c00      	cmp	r4, #0
    2d70:	d04d      	beq.n	2e0e <mpu_configure_regions+0xb6>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    2d72:	f1bc 0f00 	cmp.w	ip, #0
    2d76:	d01d      	beq.n	2db4 <mpu_configure_regions+0x5c>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    2d78:	1e66      	subs	r6, r4, #1
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    2d7a:	4234      	tst	r4, r6
    2d7c:	d015      	beq.n	2daa <mpu_configure_regions+0x52>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
    2d7e:	466c      	mov	r4, sp
    2d80:	b088      	sub	sp, #32
    2d82:	466a      	mov	r2, sp
    2d84:	4924      	ldr	r1, [pc, #144]	; (2e18 <mpu_configure_regions+0xc0>)
    2d86:	e9c2 1305 	strd	r1, r3, [r2, #20]
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    2d8a:	2303      	movs	r3, #3
    2d8c:	f842 3f10 	str.w	r3, [r2, #16]!
    2d90:	4822      	ldr	r0, [pc, #136]	; (2e1c <mpu_configure_regions+0xc4>)
    2d92:	2300      	movs	r3, #0
    2d94:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    2d98:	f7fe fe62 	bl	1a60 <z_impl_z_log_msg_static_create>
			return -EINVAL;
    2d9c:	f06f 0515 	mvn.w	r5, #21
    2da0:	46a5      	mov	sp, r4
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    2da2:	4628      	mov	r0, r5
    2da4:	46bd      	mov	sp, r7
    2da6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		&&
    2daa:	2c1f      	cmp	r4, #31
    2dac:	d9e7      	bls.n	2d7e <mpu_configure_regions+0x26>
		((part->start & (part->size - 1U)) == 0U);
    2dae:	6802      	ldr	r2, [r0, #0]
		&&
    2db0:	4216      	tst	r6, r2
    2db2:	d1e4      	bne.n	2d7e <mpu_configure_regions+0x26>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    2db4:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    2db6:	6802      	ldr	r2, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    2db8:	6886      	ldr	r6, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    2dba:	fa5f f885 	uxtb.w	r8, r5
	if (size <= 32U) {
    2dbe:	d914      	bls.n	2dea <mpu_configure_regions+0x92>
	if (size > (1UL << 31)) {
    2dc0:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    2dc4:	d813      	bhi.n	2dee <mpu_configure_regions+0x96>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    2dc6:	3c01      	subs	r4, #1
    2dc8:	fab4 f484 	clz	r4, r4
    2dcc:	f1c4 041f 	rsb	r4, r4, #31
    2dd0:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    2dd2:	f1b8 0f07 	cmp.w	r8, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    2dd6:	ea46 0604 	orr.w	r6, r6, r4
    2dda:	d90a      	bls.n	2df2 <mpu_configure_regions+0x9a>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    2ddc:	466c      	mov	r4, sp
    2dde:	b088      	sub	sp, #32
    2de0:	466a      	mov	r2, sp
    2de2:	4b0f      	ldr	r3, [pc, #60]	; (2e20 <mpu_configure_regions+0xc8>)
    2de4:	e9c2 3505 	strd	r3, r5, [r2, #20]
    2de8:	e7cf      	b.n	2d8a <mpu_configure_regions+0x32>
		return REGION_32B;
    2dea:	2408      	movs	r4, #8
    2dec:	e7f1      	b.n	2dd2 <mpu_configure_regions+0x7a>
		return REGION_4G;
    2dee:	243e      	movs	r4, #62	; 0x3e
    2df0:	e7ef      	b.n	2dd2 <mpu_configure_regions+0x7a>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2df2:	f022 021f 	bic.w	r2, r2, #31
				| MPU_RBAR_VALID_Msk | index;
    2df6:	432a      	orrs	r2, r5
    2df8:	f042 0210 	orr.w	r2, r2, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2dfc:	f046 0601 	orr.w	r6, r6, #1
    2e00:	f8ce 5098 	str.w	r5, [lr, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2e04:	f8ce 209c 	str.w	r2, [lr, #156]	; 0x9c
		reg_index++;
    2e08:	3501      	adds	r5, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2e0a:	f8ce 60a0 	str.w	r6, [lr, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
    2e0e:	3301      	adds	r3, #1
    2e10:	300c      	adds	r0, #12
    2e12:	e7a9      	b.n	2d68 <mpu_configure_regions+0x10>
    2e14:	e000ed00 	.word	0xe000ed00
    2e18:	00006911 	.word	0x00006911
    2e1c:	000061d8 	.word	0x000061d8
    2e20:	00006934 	.word	0x00006934

00002e24 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    2e24:	4b04      	ldr	r3, [pc, #16]	; (2e38 <arm_core_mpu_enable+0x14>)
    2e26:	2205      	movs	r2, #5
    2e28:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    2e2c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2e30:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    2e34:	4770      	bx	lr
    2e36:	bf00      	nop
    2e38:	e000ed00 	.word	0xe000ed00

00002e3c <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    2e3c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    2e40:	4b02      	ldr	r3, [pc, #8]	; (2e4c <arm_core_mpu_disable+0x10>)
    2e42:	2200      	movs	r2, #0
    2e44:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    2e48:	4770      	bx	lr
    2e4a:	bf00      	nop
    2e4c:	e000ed00 	.word	0xe000ed00

00002e50 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    2e50:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    2e52:	4c03      	ldr	r4, [pc, #12]	; (2e60 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    2e54:	2301      	movs	r3, #1
    2e56:	7822      	ldrb	r2, [r4, #0]
    2e58:	f7ff ff7e 	bl	2d58 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    2e5c:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    2e5e:	bd10      	pop	{r4, pc}
    2e60:	20000888 	.word	0x20000888

00002e64 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	*dynamic_regions, uint8_t regions_num)
{
    2e64:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    2e66:	4a09      	ldr	r2, [pc, #36]	; (2e8c <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    2e68:	2300      	movs	r3, #0
    2e6a:	7812      	ldrb	r2, [r2, #0]
    2e6c:	f7ff ff74 	bl	2d58 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    2e70:	f110 0f16 	cmn.w	r0, #22
    2e74:	d003      	beq.n	2e7e <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
  MPU->RNR = rnr;
    2e76:	4b06      	ldr	r3, [pc, #24]	; (2e90 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)
  MPU->RASR = 0U;
    2e78:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    2e7a:	2807      	cmp	r0, #7
    2e7c:	dd00      	ble.n	2e80 <arm_core_mpu_configure_dynamic_mpu_regions+0x1c>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    2e7e:	bd08      	pop	{r3, pc}
  MPU->RNR = rnr;
    2e80:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
  MPU->RASR = 0U;
    2e84:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    2e88:	3001      	adds	r0, #1
    2e8a:	e7f6      	b.n	2e7a <arm_core_mpu_configure_dynamic_mpu_regions+0x16>
    2e8c:	20000888 	.word	0x20000888
    2e90:	e000ed00 	.word	0xe000ed00

00002e94 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    2e94:	4914      	ldr	r1, [pc, #80]	; (2ee8 <z_arm_mpu_init+0x54>)
    2e96:	6808      	ldr	r0, [r1, #0]
    2e98:	2808      	cmp	r0, #8
{
    2e9a:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    2e9c:	d821      	bhi.n	2ee2 <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    2e9e:	f7ff ffcd 	bl	2e3c <arm_core_mpu_disable>
    2ea2:	4c12      	ldr	r4, [pc, #72]	; (2eec <z_arm_mpu_init+0x58>)
    2ea4:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2ea6:	2200      	movs	r2, #0
    2ea8:	4290      	cmp	r0, r2
    2eaa:	f101 010c 	add.w	r1, r1, #12
    2eae:	d105      	bne.n	2ebc <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    2eb0:	4b0f      	ldr	r3, [pc, #60]	; (2ef0 <z_arm_mpu_init+0x5c>)
    2eb2:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    2eb4:	f7ff ffb6 	bl	2e24 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    2eb8:	2000      	movs	r0, #0
}
    2eba:	bd10      	pop	{r4, pc}
    2ebc:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2ec0:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    2ec4:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    2ec8:	4313      	orrs	r3, r2
    2eca:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2ece:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2ed2:	f851 3c04 	ldr.w	r3, [r1, #-4]
    2ed6:	f043 0301 	orr.w	r3, r3, #1
    2eda:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2ede:	3201      	adds	r2, #1
    2ee0:	e7e2      	b.n	2ea8 <z_arm_mpu_init+0x14>
		return -1;
    2ee2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2ee6:	e7e8      	b.n	2eba <z_arm_mpu_init+0x26>
    2ee8:	0000629c 	.word	0x0000629c
    2eec:	e000ed00 	.word	0xe000ed00
    2ef0:	20000888 	.word	0x20000888

00002ef4 <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    2ef4:	4b01      	ldr	r3, [pc, #4]	; (2efc <__stdout_hook_install+0x8>)
    2ef6:	6018      	str	r0, [r3, #0]
}
    2ef8:	4770      	bx	lr
    2efa:	bf00      	nop
    2efc:	20000014 	.word	0x20000014

00002f00 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    2f00:	f04f 0220 	mov.w	r2, #32
    2f04:	f3ef 8311 	mrs	r3, BASEPRI
    2f08:	f382 8812 	msr	BASEPRI_MAX, r2
    2f0c:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    2f10:	4a04      	ldr	r2, [pc, #16]	; (2f24 <nordicsemi_nrf52_init+0x24>)
    2f12:	2101      	movs	r1, #1
    2f14:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
    2f18:	f383 8811 	msr	BASEPRI, r3
    2f1c:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    2f20:	2000      	movs	r0, #0
    2f22:	4770      	bx	lr
    2f24:	4001e000 	.word	0x4001e000

00002f28 <sys_arch_reboot>:
    }
    else
    {
        p_gpregret = &((volatile uint32_t *)&p_reg->GPREGRET)[0];
    }
    *p_gpregret = val;
    2f28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2f2c:	b2c0      	uxtb	r0, r0
    2f2e:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    2f32:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2f36:	4905      	ldr	r1, [pc, #20]	; (2f4c <sys_arch_reboot+0x24>)
    2f38:	4b05      	ldr	r3, [pc, #20]	; (2f50 <sys_arch_reboot+0x28>)
    2f3a:	68ca      	ldr	r2, [r1, #12]
    2f3c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2f40:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2f42:	60cb      	str	r3, [r1, #12]
    2f44:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    2f48:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2f4a:	e7fd      	b.n	2f48 <sys_arch_reboot+0x20>
    2f4c:	e000ed00 	.word	0xe000ed00
    2f50:	05fa0004 	.word	0x05fa0004

00002f54 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    2f54:	b120      	cbz	r0, 2f60 <arch_busy_wait+0xc>
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    2f56:	4b03      	ldr	r3, [pc, #12]	; (2f64 <arch_busy_wait+0x10>)
    2f58:	0180      	lsls	r0, r0, #6
    2f5a:	f043 0301 	orr.w	r3, r3, #1
    2f5e:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    2f60:	4770      	bx	lr
    2f62:	bf00      	nop
    2f64:	00006210 	.word	0x00006210

00002f68 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    2f68:	4b08      	ldr	r3, [pc, #32]	; (2f8c <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2f6a:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    2f6c:	1ac3      	subs	r3, r0, r3
{
    2f6e:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2f70:	4907      	ldr	r1, [pc, #28]	; (2f90 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    2f72:	109b      	asrs	r3, r3, #2
{
    2f74:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2f76:	4359      	muls	r1, r3
    2f78:	4806      	ldr	r0, [pc, #24]	; (2f94 <onoff_stop+0x2c>)
    2f7a:	2240      	movs	r2, #64	; 0x40
    2f7c:	f002 fdbd 	bl	5afa <stop>
	notify(mgr, res);
    2f80:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2f82:	4601      	mov	r1, r0
	notify(mgr, res);
    2f84:	4620      	mov	r0, r4
}
    2f86:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    2f8a:	4718      	bx	r3
    2f8c:	200006f0 	.word	0x200006f0
    2f90:	b6db6db7 	.word	0xb6db6db7
    2f94:	00005ff0 	.word	0x00005ff0

00002f98 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2f98:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    2f9a:	4c0c      	ldr	r4, [pc, #48]	; (2fcc <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2f9c:	4a0c      	ldr	r2, [pc, #48]	; (2fd0 <onoff_start+0x38>)
    2f9e:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    2fa0:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2fa2:	9300      	str	r3, [sp, #0]
{
    2fa4:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2fa6:	460b      	mov	r3, r1
    2fa8:	490a      	ldr	r1, [pc, #40]	; (2fd4 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    2faa:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2fac:	4361      	muls	r1, r4
{
    2fae:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    2fb0:	4809      	ldr	r0, [pc, #36]	; (2fd8 <onoff_start+0x40>)
    2fb2:	f002 fdce 	bl	5b52 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    2fb6:	1e01      	subs	r1, r0, #0
    2fb8:	da05      	bge.n	2fc6 <onoff_start+0x2e>
		notify(mgr, err);
    2fba:	4630      	mov	r0, r6
    2fbc:	462b      	mov	r3, r5
	}
}
    2fbe:	b002      	add	sp, #8
    2fc0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    2fc4:	4718      	bx	r3
}
    2fc6:	b002      	add	sp, #8
    2fc8:	bd70      	pop	{r4, r5, r6, pc}
    2fca:	bf00      	nop
    2fcc:	200006f0 	.word	0x200006f0
    2fd0:	00005bbd 	.word	0x00005bbd
    2fd4:	b6db6db7 	.word	0xb6db6db7
    2fd8:	00005ff0 	.word	0x00005ff0

00002fdc <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2fdc:	2200      	movs	r2, #0
{
    2fde:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2fe0:	2101      	movs	r1, #1
{
    2fe2:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2fe4:	4610      	mov	r0, r2
    2fe6:	f7ff fa1f 	bl	2428 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    2fea:	480f      	ldr	r0, [pc, #60]	; (3028 <clk_init+0x4c>)
    2fec:	f000 fdba 	bl	3b64 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    2ff0:	4b0e      	ldr	r3, [pc, #56]	; (302c <clk_init+0x50>)
    2ff2:	4298      	cmp	r0, r3
    2ff4:	d115      	bne.n	3022 <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    2ff6:	f002 fe06 	bl	5c06 <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    2ffa:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    2ffc:	490c      	ldr	r1, [pc, #48]	; (3030 <clk_init+0x54>)
    2ffe:	4630      	mov	r0, r6
    3000:	f002 f955 	bl	52ae <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    3004:	2800      	cmp	r0, #0
    3006:	db0b      	blt.n	3020 <clk_init+0x44>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    3008:	2501      	movs	r5, #1
    300a:	6435      	str	r5, [r6, #64]	; 0x40
	struct nrf_clock_control_data *data = dev->data;
    300c:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    300e:	4908      	ldr	r1, [pc, #32]	; (3030 <clk_init+0x54>)
    3010:	f104 001c 	add.w	r0, r4, #28
    3014:	f002 f94b 	bl	52ae <onoff_manager_init>
		if (err < 0) {
    3018:	2800      	cmp	r0, #0
    301a:	db01      	blt.n	3020 <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    301c:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    301e:	2000      	movs	r0, #0
}
    3020:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    3022:	f06f 0004 	mvn.w	r0, #4
    3026:	e7fb      	b.n	3020 <clk_init+0x44>
    3028:	00003069 	.word	0x00003069
    302c:	0bad0000 	.word	0x0bad0000
    3030:	000062bc 	.word	0x000062bc

00003034 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    3034:	b570      	push	{r4, r5, r6, lr}
    3036:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    3038:	230c      	movs	r3, #12
    303a:	4809      	ldr	r0, [pc, #36]	; (3060 <clkstarted_handle.constprop.0+0x2c>)
    303c:	434b      	muls	r3, r1
    303e:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    3040:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    3044:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    3046:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    3048:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    304a:	4418      	add	r0, r3
    304c:	f002 fd42 	bl	5ad4 <set_on_state>
	if (callback) {
    3050:	b12d      	cbz	r5, 305e <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    3052:	4632      	mov	r2, r6
    3054:	462b      	mov	r3, r5
    3056:	4803      	ldr	r0, [pc, #12]	; (3064 <clkstarted_handle.constprop.0+0x30>)
}
    3058:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    305c:	4718      	bx	r3
}
    305e:	bd70      	pop	{r4, r5, r6, pc}
    3060:	200006f0 	.word	0x200006f0
    3064:	00005ff0 	.word	0x00005ff0

00003068 <clock_event_handler>:
	switch (event) {
    3068:	b110      	cbz	r0, 3070 <clock_event_handler+0x8>
    306a:	2801      	cmp	r0, #1
    306c:	d004      	beq.n	3078 <clock_event_handler+0x10>
    306e:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    3070:	4b03      	ldr	r3, [pc, #12]	; (3080 <clock_event_handler+0x18>)
    3072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    3074:	075b      	lsls	r3, r3, #29
    3076:	d101      	bne.n	307c <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    3078:	f7ff bfdc 	b.w	3034 <clkstarted_handle.constprop.0>
}
    307c:	4770      	bx	lr
    307e:	bf00      	nop
    3080:	200006f0 	.word	0x200006f0

00003084 <generic_hfclk_start>:
{
    3084:	b508      	push	{r3, lr}
	__asm__ volatile(
    3086:	f04f 0320 	mov.w	r3, #32
    308a:	f3ef 8111 	mrs	r1, BASEPRI
    308e:	f383 8812 	msr	BASEPRI_MAX, r3
    3092:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    3096:	4a12      	ldr	r2, [pc, #72]	; (30e0 <generic_hfclk_start+0x5c>)
    3098:	6813      	ldr	r3, [r2, #0]
    309a:	f043 0002 	orr.w	r0, r3, #2
    309e:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    30a0:	07da      	lsls	r2, r3, #31
    30a2:	d408      	bmi.n	30b6 <generic_hfclk_start+0x32>
	__asm__ volatile(
    30a4:	f381 8811 	msr	BASEPRI, r1
    30a8:	f3bf 8f6f 	isb	sy
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    30ac:	2001      	movs	r0, #1
}
    30ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    30b2:	f000 bd67 	b.w	3b84 <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    30b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    30ba:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    30be:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    30c2:	07d3      	lsls	r3, r2, #31
    30c4:	d5ee      	bpl.n	30a4 <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
    30c6:	4807      	ldr	r0, [pc, #28]	; (30e4 <generic_hfclk_start+0x60>)
    30c8:	f002 fd04 	bl	5ad4 <set_on_state>
    30cc:	f381 8811 	msr	BASEPRI, r1
    30d0:	f3bf 8f6f 	isb	sy
		clkstarted_handle(CLOCK_DEVICE,
    30d4:	2000      	movs	r0, #0
}
    30d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    30da:	f7ff bfab 	b.w	3034 <clkstarted_handle.constprop.0>
    30de:	bf00      	nop
    30e0:	20000740 	.word	0x20000740
    30e4:	20000730 	.word	0x20000730

000030e8 <api_blocking_start>:
{
    30e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    30ea:	2200      	movs	r2, #0
    30ec:	2301      	movs	r3, #1
    30ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    30f2:	4a09      	ldr	r2, [pc, #36]	; (3118 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    30f4:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    30f8:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    30fa:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    30fe:	f002 fd56 	bl	5bae <api_start>
	if (err < 0) {
    3102:	2800      	cmp	r0, #0
    3104:	db05      	blt.n	3112 <api_blocking_start+0x2a>
	return z_impl_k_sem_take(sem, timeout);
    3106:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    310a:	2300      	movs	r3, #0
    310c:	4668      	mov	r0, sp
    310e:	f001 fa69 	bl	45e4 <z_impl_k_sem_take>
}
    3112:	b005      	add	sp, #20
    3114:	f85d fb04 	ldr.w	pc, [sp], #4
    3118:	00005bd5 	.word	0x00005bd5

0000311c <lfclk_start>:
{
    311c:	b510      	push	{r4, lr}
	if (!once) {
    311e:	4c07      	ldr	r4, [pc, #28]	; (313c <lfclk_start+0x20>)
    3120:	7823      	ldrb	r3, [r4, #0]
    3122:	b92b      	cbnz	r3, 3130 <lfclk_start+0x14>
	z_impl_k_busy_wait(usec_to_wait);
    3124:	f44f 70a5 	mov.w	r0, #330	; 0x14a
    3128:	f002 ff0a 	bl	5f40 <z_impl_k_busy_wait>
		once = true;
    312c:	2301      	movs	r3, #1
    312e:	7023      	strb	r3, [r4, #0]
}
    3130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    3134:	2000      	movs	r0, #0
    3136:	f000 bd25 	b.w	3b84 <nrfx_clock_start>
    313a:	bf00      	nop
    313c:	20000889 	.word	0x20000889

00003140 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3140:	4b09      	ldr	r3, [pc, #36]	; (3168 <generic_hfclk_stop+0x28>)
    3142:	f3bf 8f5b 	dmb	ish
    3146:	e853 2f00 	ldrex	r2, [r3]
    314a:	f022 0102 	bic.w	r1, r2, #2
    314e:	e843 1000 	strex	r0, r1, [r3]
    3152:	2800      	cmp	r0, #0
    3154:	d1f7      	bne.n	3146 <generic_hfclk_stop+0x6>
    3156:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    315a:	07d3      	lsls	r3, r2, #31
    315c:	d402      	bmi.n	3164 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    315e:	2001      	movs	r0, #1
    3160:	f000 bd58 	b.w	3c14 <nrfx_clock_stop>
}
    3164:	4770      	bx	lr
    3166:	bf00      	nop
    3168:	20000740 	.word	0x20000740

0000316c <z_nrf_clock_control_get_onoff>:
}
    316c:	4a02      	ldr	r2, [pc, #8]	; (3178 <z_nrf_clock_control_get_onoff+0xc>)
	return &data->mgr[type];
    316e:	b2c3      	uxtb	r3, r0
}
    3170:	201c      	movs	r0, #28
    3172:	fb03 2000 	mla	r0, r3, r0, r2
    3176:	4770      	bx	lr
    3178:	200006f0 	.word	0x200006f0

0000317c <z_nrf_clock_control_lf_on>:
{
    317c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    3180:	4938      	ldr	r1, [pc, #224]	; (3264 <z_nrf_clock_control_lf_on+0xe8>)
    3182:	f3bf 8f5b 	dmb	ish
    3186:	4607      	mov	r7, r0
    3188:	2201      	movs	r2, #1
    318a:	e851 3f00 	ldrex	r3, [r1]
    318e:	e841 2000 	strex	r0, r2, [r1]
    3192:	2800      	cmp	r0, #0
    3194:	d1f9      	bne.n	318a <z_nrf_clock_control_lf_on+0xe>
    3196:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    319a:	b933      	cbnz	r3, 31aa <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    319c:	4932      	ldr	r1, [pc, #200]	; (3268 <z_nrf_clock_control_lf_on+0xec>)
		err = onoff_request(mgr, &cli);
    319e:	4833      	ldr	r0, [pc, #204]	; (326c <z_nrf_clock_control_lf_on+0xf0>)
    31a0:	604b      	str	r3, [r1, #4]
    31a2:	60cb      	str	r3, [r1, #12]
    31a4:	608a      	str	r2, [r1, #8]
    31a6:	f002 f895 	bl	52d4 <onoff_request>
	switch (start_mode) {
    31aa:	1e7b      	subs	r3, r7, #1
    31ac:	2b01      	cmp	r3, #1
    31ae:	d82b      	bhi.n	3208 <z_nrf_clock_control_lf_on+0x8c>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    31b0:	2f01      	cmp	r7, #1
    31b2:	d107      	bne.n	31c4 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    31b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    31b8:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    31bc:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    31c0:	2b01      	cmp	r3, #1
    31c2:	d021      	beq.n	3208 <z_nrf_clock_control_lf_on+0x8c>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    31c4:	f002 fd82 	bl	5ccc <k_is_in_isr>
    31c8:	4605      	mov	r5, r0
    31ca:	b9f8      	cbnz	r0, 320c <z_nrf_clock_control_lf_on+0x90>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    31cc:	4b28      	ldr	r3, [pc, #160]	; (3270 <z_nrf_clock_control_lf_on+0xf4>)
    31ce:	781b      	ldrb	r3, [r3, #0]
    31d0:	b1e3      	cbz	r3, 320c <z_nrf_clock_control_lf_on+0x90>
    p_reg->INTENCLR = mask;
    31d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    31d6:	2202      	movs	r2, #2
    31d8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    31dc:	4606      	mov	r6, r0
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    31de:	f8df 8094 	ldr.w	r8, [pc, #148]	; 3274 <z_nrf_clock_control_lf_on+0xf8>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    31e2:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    31e6:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    31ea:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
    31ee:	03d2      	lsls	r2, r2, #15
    31f0:	d516      	bpl.n	3220 <z_nrf_clock_control_lf_on+0xa4>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    31f2:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    31f6:	2b01      	cmp	r3, #1
    31f8:	d001      	beq.n	31fe <z_nrf_clock_control_lf_on+0x82>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    31fa:	2f01      	cmp	r7, #1
    31fc:	d110      	bne.n	3220 <z_nrf_clock_control_lf_on+0xa4>
	if (isr_mode) {
    31fe:	b35d      	cbz	r5, 3258 <z_nrf_clock_control_lf_on+0xdc>
    3200:	f386 8811 	msr	BASEPRI, r6
    3204:	f3bf 8f6f 	isb	sy
}
    3208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
    320c:	f04f 0320 	mov.w	r3, #32
    3210:	f3ef 8611 	mrs	r6, BASEPRI
    3214:	f383 8812 	msr	BASEPRI_MAX, r3
    3218:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    321c:	2501      	movs	r5, #1
    321e:	e7de      	b.n	31de <z_nrf_clock_control_lf_on+0x62>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    3220:	b1ad      	cbz	r5, 324e <z_nrf_clock_control_lf_on+0xd2>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    3222:	4630      	mov	r0, r6
    3224:	f7ff f874 	bl	2310 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    3228:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    322c:	2b00      	cmp	r3, #0
    322e:	d1da      	bne.n	31e6 <z_nrf_clock_control_lf_on+0x6a>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3230:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    3234:	2a00      	cmp	r2, #0
    3236:	d0d6      	beq.n	31e6 <z_nrf_clock_control_lf_on+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3238:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    323c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    3240:	2301      	movs	r3, #1
    3242:	f8c4 3518 	str.w	r3, [r4, #1304]	; 0x518
    3246:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    324a:	60a3      	str	r3, [r4, #8]
}
    324c:	e7cb      	b.n	31e6 <z_nrf_clock_control_lf_on+0x6a>
	return z_impl_k_sleep(timeout);
    324e:	2100      	movs	r1, #0
    3250:	2021      	movs	r0, #33	; 0x21
    3252:	f001 fcb7 	bl	4bc4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    3256:	e7e7      	b.n	3228 <z_nrf_clock_control_lf_on+0xac>
    p_reg->INTENSET = mask;
    3258:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    325c:	2202      	movs	r2, #2
    325e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    3262:	e7d1      	b.n	3208 <z_nrf_clock_control_lf_on+0x8c>
    3264:	200006ec 	.word	0x200006ec
    3268:	200006dc 	.word	0x200006dc
    326c:	2000070c 	.word	0x2000070c
    3270:	20000c9b 	.word	0x20000c9b
    3274:	e000e100 	.word	0xe000e100

00003278 <rtt_console_init>:

	return character;
}

static int rtt_console_init(const struct device *d)
{
    3278:	b510      	push	{r4, lr}
	ARG_UNUSED(d);

#ifdef CONFIG_PRINTK
	__printk_hook_install(rtt_console_out);
    327a:	4c04      	ldr	r4, [pc, #16]	; (328c <rtt_console_init+0x14>)
    327c:	4620      	mov	r0, r4
    327e:	f7fd fc7f 	bl	b80 <__printk_hook_install>
#endif
	__stdout_hook_install(rtt_console_out);
    3282:	4620      	mov	r0, r4
    3284:	f7ff fe36 	bl	2ef4 <__stdout_hook_install>

	return 0;
}
    3288:	2000      	movs	r0, #0
    328a:	bd10      	pop	{r4, pc}
    328c:	00003291 	.word	0x00003291

00003290 <rtt_console_out>:
{
    3290:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3292:	4e13      	ldr	r6, [pc, #76]	; (32e0 <rtt_console_out+0x50>)
	char c = (char)character;
    3294:	f88d 0007 	strb.w	r0, [sp, #7]
{
    3298:	4604      	mov	r4, r0
	char c = (char)character;
    329a:	2503      	movs	r5, #3
		SEGGER_RTT_LOCK();
    329c:	f000 fdd8 	bl	3e50 <zephyr_rtt_mutex_lock>
		cnt = SEGGER_RTT_WriteNoLock(0, &c, 1);
    32a0:	2201      	movs	r2, #1
    32a2:	f10d 0107 	add.w	r1, sp, #7
    32a6:	2000      	movs	r0, #0
    32a8:	f000 fd9c 	bl	3de4 <SEGGER_RTT_WriteNoLock>
    32ac:	4607      	mov	r7, r0
		SEGGER_RTT_UNLOCK();
    32ae:	f000 fdd9 	bl	3e64 <zephyr_rtt_mutex_unlock>
		if (cnt) {
    32b2:	b127      	cbz	r7, 32be <rtt_console_out+0x2e>
			host_present = true;
    32b4:	2301      	movs	r3, #1
    32b6:	7033      	strb	r3, [r6, #0]
}
    32b8:	4620      	mov	r0, r4
    32ba:	b003      	add	sp, #12
    32bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (host_present) {
    32be:	7833      	ldrb	r3, [r6, #0]
    32c0:	2b00      	cmp	r3, #0
    32c2:	d0f9      	beq.n	32b8 <rtt_console_out+0x28>
			if (max_cnt) {
    32c4:	3d01      	subs	r5, #1
    32c6:	d008      	beq.n	32da <rtt_console_out+0x4a>
	if (!IS_ENABLED(CONFIG_MULTITHREADING) || k_is_in_isr()) {
    32c8:	f002 fd00 	bl	5ccc <k_is_in_isr>
    32cc:	2800      	cmp	r0, #0
    32ce:	d1e5      	bne.n	329c <rtt_console_out+0xc>
    32d0:	2100      	movs	r1, #0
    32d2:	2042      	movs	r0, #66	; 0x42
    32d4:	f001 fc76 	bl	4bc4 <z_impl_k_sleep>
		SEGGER_RTT_LOCK();
    32d8:	e7e0      	b.n	329c <rtt_console_out+0xc>
				host_present = false;
    32da:	7035      	strb	r5, [r6, #0]
    32dc:	e7ec      	b.n	32b8 <rtt_console_out+0x28>
    32de:	bf00      	nop
    32e0:	2000088a 	.word	0x2000088a

000032e4 <hfclk_on_callback>:
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)task);
}

NRF_STATIC_INLINE void nrf_temp_task_trigger(NRF_TEMP_Type * p_reg, nrf_temp_task_t task)
{
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
    32e4:	4b01      	ldr	r3, [pc, #4]	; (32ec <hfclk_on_callback+0x8>)
    32e6:	2201      	movs	r2, #1
    32e8:	601a      	str	r2, [r3, #0]
			      struct onoff_client *cli,
			      uint32_t state,
			      int res)
{
	nrf_temp_task_trigger(NRF_TEMP, NRF_TEMP_TASK_START);
}
    32ea:	4770      	bx	lr
    32ec:	4000c000 	.word	0x4000c000

000032f0 <temp_nrf5_channel_get>:
{
	struct temp_nrf5_data *data = dev->data;
	int32_t uval;


	if (chan != SENSOR_CHAN_DIE_TEMP) {
    32f0:	290c      	cmp	r1, #12
	struct temp_nrf5_data *data = dev->data;
    32f2:	6903      	ldr	r3, [r0, #16]
	if (chan != SENSOR_CHAN_DIE_TEMP) {
    32f4:	d10b      	bne.n	330e <temp_nrf5_channel_get+0x1e>
		return -ENOTSUP;
	}

	uval = data->sample * TEMP_NRF5_TEMP_SCALE;
    32f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    32f8:	4906      	ldr	r1, [pc, #24]	; (3314 <temp_nrf5_channel_get+0x24>)
	val->val1 = uval / 1000000;
    32fa:	4807      	ldr	r0, [pc, #28]	; (3318 <temp_nrf5_channel_get+0x28>)
	uval = data->sample * TEMP_NRF5_TEMP_SCALE;
    32fc:	434b      	muls	r3, r1
	val->val1 = uval / 1000000;
    32fe:	fb93 f1f0 	sdiv	r1, r3, r0
	val->val2 = uval % 1000000;
    3302:	fb00 3311 	mls	r3, r0, r1, r3
	val->val1 = uval / 1000000;
    3306:	6011      	str	r1, [r2, #0]
	val->val2 = uval % 1000000;
    3308:	6053      	str	r3, [r2, #4]

	LOG_DBG("Temperature:%d,%d", val->val1, val->val2);

	return 0;
    330a:	2000      	movs	r0, #0
    330c:	4770      	bx	lr
		return -ENOTSUP;
    330e:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    3312:	4770      	bx	lr
    3314:	0003d090 	.word	0x0003d090
    3318:	000f4240 	.word	0x000f4240

0000331c <temp_nrf5_isr>:
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE void nrf_temp_event_clear(NRF_TEMP_Type * p_reg, nrf_temp_event_t event)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    331c:	4b04      	ldr	r3, [pc, #16]	; (3330 <temp_nrf5_isr+0x14>)

static void temp_nrf5_isr(void *arg)
{
	const struct device *dev = (const struct device *)arg;
	struct temp_nrf5_data *data = dev->data;
    331e:	6900      	ldr	r0, [r0, #16]
    3320:	2200      	movs	r2, #0
    3322:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3326:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
	z_impl_k_sem_give(sem);
    332a:	f001 b93b 	b.w	45a4 <z_impl_k_sem_give>
    332e:	bf00      	nop
    3330:	4000c000 	.word	0x4000c000

00003334 <temp_nrf5_sample_fetch>:
{
    3334:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct temp_nrf5_data *data = dev->data;
    3336:	6905      	ldr	r5, [r0, #16]
	if (data->clk_mgr == NULL) {
    3338:	6aab      	ldr	r3, [r5, #40]	; 0x28
    333a:	b363      	cbz	r3, 3396 <temp_nrf5_sample_fetch+0x62>
	if (chan != SENSOR_CHAN_ALL && chan != SENSOR_CHAN_DIE_TEMP) {
    333c:	2939      	cmp	r1, #57	; 0x39
    333e:	d001      	beq.n	3344 <temp_nrf5_sample_fetch+0x10>
    3340:	290c      	cmp	r1, #12
    3342:	d12b      	bne.n	339c <temp_nrf5_sample_fetch+0x68>
	k_mutex_lock(&data->mutex, K_FOREVER);
    3344:	f105 0610 	add.w	r6, r5, #16
	return z_impl_k_mutex_lock(mutex, timeout);
    3348:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    334c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3350:	4630      	mov	r0, r6
    3352:	f001 f871 	bl	4438 <z_impl_k_mutex_lock>
					      sys_notify_generic_callback handler)
{
	__ASSERT_NO_MSG(notify != NULL);
	__ASSERT_NO_MSG(handler != NULL);

	*notify = (struct sys_notify){
    3356:	4b13      	ldr	r3, [pc, #76]	; (33a4 <temp_nrf5_sample_fetch+0x70>)
    3358:	9301      	str	r3, [sp, #4]
	r = onoff_request(data->clk_mgr, &cli);
    335a:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    335c:	2303      	movs	r3, #3
    335e:	2400      	movs	r4, #0
    3360:	4669      	mov	r1, sp
    3362:	9403      	str	r4, [sp, #12]
    3364:	9302      	str	r3, [sp, #8]
    3366:	f001 ffb5 	bl	52d4 <onoff_request>
	return z_impl_k_sem_take(sem, timeout);
    336a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    336e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3372:	4628      	mov	r0, r5
    3374:	f001 f936 	bl	45e4 <z_impl_k_sem_take>
	r = onoff_release(data->clk_mgr);
    3378:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    337a:	f002 f803 	bl	5384 <onoff_release>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
}

NRF_STATIC_INLINE int32_t nrf_temp_result_get(NRF_TEMP_Type const * p_reg)
{
    int32_t raw_measurement = p_reg->TEMP;
    337e:	4b0a      	ldr	r3, [pc, #40]	; (33a8 <temp_nrf5_sample_fetch+0x74>)
    3380:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
	data->sample = nrf_temp_result_get(NRF_TEMP);
    3384:	626a      	str	r2, [r5, #36]	; 0x24
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
    3386:	2201      	movs	r2, #1
    3388:	605a      	str	r2, [r3, #4]
	return z_impl_k_mutex_unlock(mutex);
    338a:	4630      	mov	r0, r6
    338c:	f001 f8ce 	bl	452c <z_impl_k_mutex_unlock>
	return 0;
    3390:	4620      	mov	r0, r4
}
    3392:	b004      	add	sp, #16
    3394:	bd70      	pop	{r4, r5, r6, pc}
		return -EAGAIN;
    3396:	f06f 000a 	mvn.w	r0, #10
    339a:	e7fa      	b.n	3392 <temp_nrf5_sample_fetch+0x5e>
		return -ENOTSUP;
    339c:	f06f 0085 	mvn.w	r0, #133	; 0x85
    33a0:	e7f7      	b.n	3392 <temp_nrf5_sample_fetch+0x5e>
    33a2:	bf00      	nop
    33a4:	000032e5 	.word	0x000032e5
    33a8:	4000c000 	.word	0x4000c000

000033ac <temp_nrf5_init>:
	.sample_fetch = temp_nrf5_sample_fetch,
	.channel_get = temp_nrf5_channel_get,
};

static int temp_nrf5_init(const struct device *dev)
{
    33ac:	b510      	push	{r4, lr}
	struct temp_nrf5_data *data = dev->data;
    33ae:	6904      	ldr	r4, [r0, #16]

	/* A null clk_mgr indicates sensor has not been initialized */
	data->clk_mgr =
		z_nrf_clock_control_get_onoff(CLOCK_CONTROL_NRF_SUBSYS_HF);
    33b0:	2000      	movs	r0, #0
    33b2:	f7ff fedb 	bl	316c <z_nrf_clock_control_get_onoff>
	data->clk_mgr =
    33b6:	62a0      	str	r0, [r4, #40]	; 0x28
	return z_impl_k_sem_init(sem, initial_count, limit);
    33b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    33bc:	2100      	movs	r1, #0
    33be:	4620      	mov	r0, r4
    33c0:	f002 fca5 	bl	5d0e <z_impl_k_sem_init>
	return z_impl_k_mutex_init(mutex);
    33c4:	f104 0010 	add.w	r0, r4, #16
    33c8:	f002 fc9a 	bl	5d00 <z_impl_k_mutex_init>
	__ASSERT_NO_MSG(data->clk_mgr);

	k_sem_init(&data->device_sync_sem, 0, K_SEM_MAX_LIMIT);
	k_mutex_init(&data->mutex);

	IRQ_CONNECT(
    33cc:	2200      	movs	r2, #0
    33ce:	2101      	movs	r1, #1
    33d0:	200c      	movs	r0, #12
    33d2:	f7ff f829 	bl	2428 <z_arm_irq_priority_set>
		DT_INST_IRQN(0),
		DT_INST_IRQ(0, priority),
		temp_nrf5_isr,
		DEVICE_DT_INST_GET(0),
		0);
	irq_enable(DT_INST_IRQN(0));
    33d6:	200c      	movs	r0, #12
    33d8:	f7ff f80a 	bl	23f0 <arch_irq_enable>
    p_reg->INTENSET = mask;
    33dc:	4b02      	ldr	r3, [pc, #8]	; (33e8 <temp_nrf5_init+0x3c>)
    33de:	2201      	movs	r2, #1
    33e0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

	nrf_temp_int_enable(NRF_TEMP, NRF_TEMP_INT_DATARDY_MASK);

	return 0;
}
    33e4:	2000      	movs	r0, #0
    33e6:	bd10      	pop	{r4, pc}
    33e8:	4000c000 	.word	0x4000c000

000033ec <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    33ec:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    33ee:	2301      	movs	r3, #1
    33f0:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    33f2:	4a0e      	ldr	r2, [pc, #56]	; (342c <compare_int_lock+0x40>)
    33f4:	f3bf 8f5b 	dmb	ish
    33f8:	43dc      	mvns	r4, r3
    33fa:	e852 1f00 	ldrex	r1, [r2]
    33fe:	ea01 0504 	and.w	r5, r1, r4
    3402:	e842 5600 	strex	r6, r5, [r2]
    3406:	2e00      	cmp	r6, #0
    3408:	d1f7      	bne.n	33fa <compare_int_lock+0xe>
    340a:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    340e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    3412:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    3414:	4806      	ldr	r0, [pc, #24]	; (3430 <compare_int_lock+0x44>)
    3416:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    341a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    341e:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    3422:	420b      	tst	r3, r1
}
    3424:	bf14      	ite	ne
    3426:	2001      	movne	r0, #1
    3428:	2000      	moveq	r0, #0
    342a:	bd70      	pop	{r4, r5, r6, pc}
    342c:	20000774 	.word	0x20000774
    3430:	40011000 	.word	0x40011000

00003434 <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
    3434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3436:	491b      	ldr	r1, [pc, #108]	; (34a4 <sys_clock_timeout_handler+0x70>)
{
    3438:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    343a:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    343e:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    3440:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    3444:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3448:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    344a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    344e:	d30f      	bcc.n	3470 <sys_clock_timeout_handler+0x3c>
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    3450:	f001 fd1e 	bl	4e90 <sys_clock_announce>
    return p_reg->CC[ch];
    3454:	00a3      	lsls	r3, r4, #2
    3456:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    345a:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    345e:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    3462:	4295      	cmp	r5, r2
    3464:	d11d      	bne.n	34a2 <sys_clock_timeout_handler+0x6e>
    p_reg->CC[ch] = cc_val;
    3466:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    346a:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
}
    346e:	e012      	b.n	3496 <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    3470:	4b0d      	ldr	r3, [pc, #52]	; (34a8 <sys_clock_timeout_handler+0x74>)
    3472:	681b      	ldr	r3, [r3, #0]
    3474:	0a1a      	lsrs	r2, r3, #8
    3476:	061b      	lsls	r3, r3, #24
    3478:	195e      	adds	r6, r3, r5
    347a:	4b0c      	ldr	r3, [pc, #48]	; (34ac <sys_clock_timeout_handler+0x78>)
    347c:	f142 0700 	adc.w	r7, r2, #0
    3480:	e9c3 6700 	strd	r6, r7, [r3]
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    3484:	f001 fd04 	bl	4e90 <sys_clock_announce>
    return p_reg->CC[ch];
    3488:	4a09      	ldr	r2, [pc, #36]	; (34b0 <sys_clock_timeout_handler+0x7c>)
    348a:	f504 73a8 	add.w	r3, r4, #336	; 0x150
    348e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	if (cc_value == get_comparator(chan)) {
    3492:	429d      	cmp	r5, r3
    3494:	d105      	bne.n	34a2 <sys_clock_timeout_handler+0x6e>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    3496:	4a06      	ldr	r2, [pc, #24]	; (34b0 <sys_clock_timeout_handler+0x7c>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3498:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    349c:	40a3      	lsls	r3, r4
    349e:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
		if (!anchor_updated) {
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    34a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    34a4:	20000560 	.word	0x20000560
    34a8:	20000778 	.word	0x20000778
    34ac:	20000568 	.word	0x20000568
    34b0:	40011000 	.word	0x40011000

000034b4 <compare_int_unlock>:
	if (key) {
    34b4:	b311      	cbz	r1, 34fc <compare_int_unlock+0x48>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    34b6:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    34ba:	2301      	movs	r3, #1
    34bc:	4a10      	ldr	r2, [pc, #64]	; (3500 <compare_int_unlock+0x4c>)
    34be:	4083      	lsls	r3, r0
    34c0:	e852 cf00 	ldrex	ip, [r2]
    34c4:	ea4c 0c03 	orr.w	ip, ip, r3
    34c8:	e842 c100 	strex	r1, ip, [r2]
    34cc:	2900      	cmp	r1, #0
    34ce:	d1f7      	bne.n	34c0 <compare_int_unlock+0xc>
    34d0:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    34d4:	4a0b      	ldr	r2, [pc, #44]	; (3504 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    34d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    34da:	4083      	lsls	r3, r0
    34dc:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    34e0:	4b09      	ldr	r3, [pc, #36]	; (3508 <compare_int_unlock+0x54>)
    34e2:	f3bf 8f5b 	dmb	ish
    34e6:	681b      	ldr	r3, [r3, #0]
    34e8:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    34ec:	40c3      	lsrs	r3, r0
    34ee:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    34f0:	bf42      	ittt	mi
    34f2:	4b06      	ldrmi	r3, [pc, #24]	; (350c <compare_int_unlock+0x58>)
    34f4:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    34f8:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    34fc:	4770      	bx	lr
    34fe:	bf00      	nop
    3500:	20000774 	.word	0x20000774
    3504:	40011000 	.word	0x40011000
    3508:	20000770 	.word	0x20000770
    350c:	e000e100 	.word	0xe000e100

00003510 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    3510:	4b0d      	ldr	r3, [pc, #52]	; (3548 <z_nrf_rtc_timer_read+0x38>)
    3512:	6818      	ldr	r0, [r3, #0]
    3514:	0a01      	lsrs	r1, r0, #8
    3516:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    3518:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    351c:	4b0b      	ldr	r3, [pc, #44]	; (354c <z_nrf_rtc_timer_read+0x3c>)
    351e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    3522:	1818      	adds	r0, r3, r0
    3524:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    3528:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    352c:	d20a      	bcs.n	3544 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    352e:	4b08      	ldr	r3, [pc, #32]	; (3550 <z_nrf_rtc_timer_read+0x40>)
    3530:	e9d3 2300 	ldrd	r2, r3, [r3]
    3534:	4290      	cmp	r0, r2
    3536:	eb71 0303 	sbcs.w	r3, r1, r3
    353a:	d203      	bcs.n	3544 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    353c:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    3540:	f141 0100 	adc.w	r1, r1, #0
}
    3544:	4770      	bx	lr
    3546:	bf00      	nop
    3548:	20000778 	.word	0x20000778
    354c:	40011000 	.word	0x40011000
    3550:	20000568 	.word	0x20000568

00003554 <compare_set>:
{
    3554:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3558:	4614      	mov	r4, r2
    355a:	461d      	mov	r5, r3
    355c:	4607      	mov	r7, r0
	key = compare_int_lock(chan);
    355e:	f7ff ff45 	bl	33ec <compare_int_lock>
    3562:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    3564:	f7ff ffd4 	bl	3510 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    3568:	42a0      	cmp	r0, r4
    356a:	eb71 0305 	sbcs.w	r3, r1, r5
    356e:	d27a      	bcs.n	3666 <compare_set+0x112>
		if (target_time - curr_time > COUNTER_SPAN) {
    3570:	4b46      	ldr	r3, [pc, #280]	; (368c <compare_set+0x138>)
    3572:	1a20      	subs	r0, r4, r0
    3574:	eb65 0101 	sbc.w	r1, r5, r1
    3578:	4298      	cmp	r0, r3
    357a:	f171 0100 	sbcs.w	r1, r1, #0
    357e:	f080 8081 	bcs.w	3684 <compare_set+0x130>
		if (target_time != cc_data[chan].target_time) {
    3582:	4b43      	ldr	r3, [pc, #268]	; (3690 <compare_set+0x13c>)
    3584:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    3588:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    358c:	429d      	cmp	r5, r3
    358e:	bf08      	it	eq
    3590:	4294      	cmpeq	r4, r2
    3592:	d053      	beq.n	363c <compare_set+0xe8>
    3594:	ea4f 0a87 	mov.w	sl, r7, lsl #2
    3598:	f10a 4a80 	add.w	sl, sl, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    359c:	f107 0950 	add.w	r9, r7, #80	; 0x50
    35a0:	f50a 3a88 	add.w	sl, sl, #69632	; 0x11000
    35a4:	ea4f 0989 	mov.w	r9, r9, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    35a8:	fa1f f989 	uxth.w	r9, r9
	return absolute_time & COUNTER_MAX;
    35ac:	f024 487f 	bic.w	r8, r4, #4278190080	; 0xff000000
    35b0:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    35b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    return p_reg->CC[ch];
    35b8:	f8da 0540 	ldr.w	r0, [sl, #1344]	; 0x540
     return p_reg->COUNTER;
    35bc:	4a35      	ldr	r2, [pc, #212]	; (3694 <compare_set+0x140>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    35be:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
    35c2:	40bb      	lsls	r3, r7
	uint32_t cc_val = abs_val & COUNTER_MAX;
    35c4:	4646      	mov	r6, r8
     return p_reg->COUNTER;
    35c6:	f8d2 b504 	ldr.w	fp, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    35ca:	eba0 000b 	sub.w	r0, r0, fp
    35ce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    35d2:	f02b 417f 	bic.w	r1, fp, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    35d6:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    35d8:	f8ca 1540 	str.w	r1, [sl, #1344]	; 0x540
    35dc:	d105      	bne.n	35ea <compare_set+0x96>
    35de:	9301      	str	r3, [sp, #4]
	z_impl_k_busy_wait(usec_to_wait);
    35e0:	2013      	movs	r0, #19
    35e2:	f002 fcad 	bl	5f40 <z_impl_k_busy_wait>
    35e6:	4a2b      	ldr	r2, [pc, #172]	; (3694 <compare_set+0x140>)
    35e8:	9b01      	ldr	r3, [sp, #4]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    35ea:	f10b 0c02 	add.w	ip, fp, #2
	return (a - b) & COUNTER_MAX;
    35ee:	eba6 000c 	sub.w	r0, r6, ip
    35f2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    35f6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    35fa:	bf88      	it	hi
    35fc:	4666      	movhi	r6, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    35fe:	2000      	movs	r0, #0
    3600:	f8c9 0000 	str.w	r0, [r9]
    3604:	f8d9 0000 	ldr.w	r0, [r9]
    p_reg->EVTENSET = mask;
    3608:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    360c:	f026 407f 	bic.w	r0, r6, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    3610:	f8ca 0540 	str.w	r0, [sl, #1344]	; 0x540
     return p_reg->COUNTER;
    3614:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	} while ((now2 != now) &&
    3618:	4583      	cmp	fp, r0
    361a:	d006      	beq.n	362a <compare_set+0xd6>
	return (a - b) & COUNTER_MAX;
    361c:	1a30      	subs	r0, r6, r0
    361e:	3802      	subs	r0, #2
    3620:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    3624:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3628:	d81b      	bhi.n	3662 <compare_set+0x10e>
	return (a - b) & COUNTER_MAX;
    362a:	eba6 0608 	sub.w	r6, r6, r8
    362e:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    3632:	1936      	adds	r6, r6, r4
    3634:	f145 0300 	adc.w	r3, r5, #0
    3638:	4634      	mov	r4, r6
    363a:	461d      	mov	r5, r3
	cc_data[chan].target_time = target_time;
    363c:	4914      	ldr	r1, [pc, #80]	; (3690 <compare_set+0x13c>)
	cc_data[chan].callback = handler;
    363e:	980c      	ldr	r0, [sp, #48]	; 0x30
	cc_data[chan].target_time = target_time;
    3640:	013b      	lsls	r3, r7, #4
    3642:	eb01 1207 	add.w	r2, r1, r7, lsl #4
	cc_data[chan].callback = handler;
    3646:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    3648:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    364a:	6053      	str	r3, [r2, #4]
	cc_data[chan].target_time = target_time;
    364c:	e9c2 4502 	strd	r4, r5, [r2, #8]
	return ret;
    3650:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    3652:	4638      	mov	r0, r7
    3654:	9900      	ldr	r1, [sp, #0]
    3656:	f7ff ff2d 	bl	34b4 <compare_int_unlock>
}
    365a:	4620      	mov	r0, r4
    365c:	b003      	add	sp, #12
    365e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3662:	4630      	mov	r0, r6
    3664:	e7af      	b.n	35c6 <compare_set+0x72>
		atomic_or(&force_isr_mask, BIT(chan));
    3666:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    3668:	4a0b      	ldr	r2, [pc, #44]	; (3698 <compare_set+0x144>)
    366a:	f3bf 8f5b 	dmb	ish
    366e:	40bb      	lsls	r3, r7
    3670:	e852 0f00 	ldrex	r0, [r2]
    3674:	4318      	orrs	r0, r3
    3676:	e842 0100 	strex	r1, r0, [r2]
    367a:	2900      	cmp	r1, #0
    367c:	d1f8      	bne.n	3670 <compare_set+0x11c>
    367e:	f3bf 8f5b 	dmb	ish
    3682:	e7db      	b.n	363c <compare_set+0xe8>
			return -EINVAL;
    3684:	f06f 0415 	mvn.w	r4, #21
    3688:	e7e3      	b.n	3652 <compare_set+0xfe>
    368a:	bf00      	nop
    368c:	01000001 	.word	0x01000001
    3690:	20000550 	.word	0x20000550
    3694:	40011000 	.word	0x40011000
    3698:	20000770 	.word	0x20000770

0000369c <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    369c:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    369e:	4b19      	ldr	r3, [pc, #100]	; (3704 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    36a0:	4d19      	ldr	r5, [pc, #100]	; (3708 <sys_clock_driver_init+0x6c>)
    36a2:	2400      	movs	r4, #0
    36a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    36a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    36ac:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    36b0:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    36b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    36b8:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    36bc:	4b13      	ldr	r3, [pc, #76]	; (370c <sys_clock_driver_init+0x70>)
    36be:	2602      	movs	r6, #2
    36c0:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    36c4:	2101      	movs	r1, #1
    36c6:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    36ca:	2011      	movs	r0, #17
    36cc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    36d0:	4622      	mov	r2, r4
    36d2:	f7fe fea9 	bl	2428 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    36d6:	2011      	movs	r0, #17
    36d8:	f7fe fe8a 	bl	23f0 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    36dc:	4a0c      	ldr	r2, [pc, #48]	; (3710 <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    36de:	2301      	movs	r3, #1
    36e0:	60ab      	str	r3, [r5, #8]
    36e2:	602b      	str	r3, [r5, #0]
    36e4:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    36e6:	4b0b      	ldr	r3, [pc, #44]	; (3714 <sys_clock_driver_init+0x78>)
    36e8:	4a0b      	ldr	r2, [pc, #44]	; (3718 <sys_clock_driver_init+0x7c>)
    36ea:	9300      	str	r3, [sp, #0]
    36ec:	9401      	str	r4, [sp, #4]
    36ee:	2300      	movs	r3, #0
    36f0:	4620      	mov	r0, r4
    36f2:	f7ff ff2f 	bl	3554 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    36f6:	4630      	mov	r0, r6
    36f8:	f7ff fd40 	bl	317c <z_nrf_clock_control_lf_on>

	return 0;
}
    36fc:	4620      	mov	r0, r4
    36fe:	b002      	add	sp, #8
    3700:	bd70      	pop	{r4, r5, r6, pc}
    3702:	bf00      	nop
    3704:	20000550 	.word	0x20000550
    3708:	40011000 	.word	0x40011000
    370c:	e000e100 	.word	0xe000e100
    3710:	20000774 	.word	0x20000774
    3714:	00003435 	.word	0x00003435
    3718:	007fffff 	.word	0x007fffff

0000371c <rtc_nrf_isr>:
{
    371c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    3720:	4c33      	ldr	r4, [pc, #204]	; (37f0 <rtc_nrf_isr+0xd4>)
    3722:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    3726:	079a      	lsls	r2, r3, #30
    3728:	d50b      	bpl.n	3742 <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    372a:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    372e:	b143      	cbz	r3, 3742 <rtc_nrf_isr+0x26>
		overflow_cnt++;
    3730:	4a30      	ldr	r2, [pc, #192]	; (37f4 <rtc_nrf_isr+0xd8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3732:	2300      	movs	r3, #0
    3734:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    3738:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    373c:	6813      	ldr	r3, [r2, #0]
    373e:	3301      	adds	r3, #1
    3740:	6013      	str	r3, [r2, #0]
    3742:	f04f 0320 	mov.w	r3, #32
    3746:	f3ef 8211 	mrs	r2, BASEPRI
    374a:	f383 8812 	msr	BASEPRI_MAX, r3
    374e:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    3752:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    3756:	03db      	lsls	r3, r3, #15
    3758:	d529      	bpl.n	37ae <rtc_nrf_isr+0x92>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    375a:	f3bf 8f5b 	dmb	ish
    375e:	4b26      	ldr	r3, [pc, #152]	; (37f8 <rtc_nrf_isr+0xdc>)
    3760:	e853 1f00 	ldrex	r1, [r3]
    3764:	f021 0001 	bic.w	r0, r1, #1
    3768:	e843 0500 	strex	r5, r0, [r3]
    376c:	2d00      	cmp	r5, #0
    376e:	d1f7      	bne.n	3760 <rtc_nrf_isr+0x44>
    3770:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3774:	b911      	cbnz	r1, 377c <rtc_nrf_isr+0x60>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3776:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    377a:	b1c3      	cbz	r3, 37ae <rtc_nrf_isr+0x92>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    377c:	2500      	movs	r5, #0
    377e:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    3782:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
	__asm__ volatile(
    3786:	f382 8811 	msr	BASEPRI, r2
    378a:	f3bf 8f6f 	isb	sy
		curr_time = z_nrf_rtc_timer_read();
    378e:	f7ff febf 	bl	3510 <z_nrf_rtc_timer_read>
	__asm__ volatile(
    3792:	f04f 0320 	mov.w	r3, #32
    3796:	f3ef 8211 	mrs	r2, BASEPRI
    379a:	f383 8812 	msr	BASEPRI_MAX, r3
    379e:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    37a2:	4b16      	ldr	r3, [pc, #88]	; (37fc <rtc_nrf_isr+0xe0>)
    37a4:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    37a8:	42b0      	cmp	r0, r6
    37aa:	41b9      	sbcs	r1, r7
    37ac:	d206      	bcs.n	37bc <rtc_nrf_isr+0xa0>
	__asm__ volatile(
    37ae:	f382 8811 	msr	BASEPRI, r2
    37b2:	f3bf 8f6f 	isb	sy
}
    37b6:	b003      	add	sp, #12
    37b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    37bc:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    37c0:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    37c4:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    37c8:	e9c3 8902 	strd	r8, r9, [r3, #8]
			cc_data[chan].callback = NULL;
    37cc:	601d      	str	r5, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    37ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    37d2:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    37d6:	f382 8811 	msr	BASEPRI, r2
    37da:	f3bf 8f6f 	isb	sy
		if (handler) {
    37de:	2900      	cmp	r1, #0
    37e0:	d0e9      	beq.n	37b6 <rtc_nrf_isr+0x9a>
			handler(chan, expire_time, user_context);
    37e2:	9000      	str	r0, [sp, #0]
    37e4:	4632      	mov	r2, r6
    37e6:	463b      	mov	r3, r7
    37e8:	4628      	mov	r0, r5
    37ea:	4788      	blx	r1
}
    37ec:	e7e3      	b.n	37b6 <rtc_nrf_isr+0x9a>
    37ee:	bf00      	nop
    37f0:	40011000 	.word	0x40011000
    37f4:	20000778 	.word	0x20000778
    37f8:	20000770 	.word	0x20000770
    37fc:	20000550 	.word	0x20000550

00003800 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3800:	1c43      	adds	r3, r0, #1
{
    3802:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3804:	d021      	beq.n	384a <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3806:	2801      	cmp	r0, #1
    3808:	dd21      	ble.n	384e <sys_clock_set_timeout+0x4e>
    380a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    380e:	da20      	bge.n	3852 <sys_clock_set_timeout+0x52>
    3810:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    3812:	f7ff fe7d 	bl	3510 <z_nrf_rtc_timer_read>
    3816:	4b10      	ldr	r3, [pc, #64]	; (3858 <sys_clock_set_timeout+0x58>)
    3818:	e9d3 1300 	ldrd	r1, r3, [r3]
    381c:	1a42      	subs	r2, r0, r1
		ticks = 0;
    381e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
	if (cyc > MAX_CYCLES) {
    3822:	480e      	ldr	r0, [pc, #56]	; (385c <sys_clock_set_timeout+0x5c>)
		ticks = 0;
    3824:	bf28      	it	cs
    3826:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    3828:	3201      	adds	r2, #1
    382a:	4422      	add	r2, r4
	if (cyc > MAX_CYCLES) {
    382c:	4282      	cmp	r2, r0
    382e:	bf28      	it	cs
    3830:	4602      	movcs	r2, r0
	uint64_t target_time = cyc + last_count;
    3832:	1852      	adds	r2, r2, r1
    3834:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    3838:	4909      	ldr	r1, [pc, #36]	; (3860 <sys_clock_set_timeout+0x60>)
    383a:	9001      	str	r0, [sp, #4]
    383c:	9100      	str	r1, [sp, #0]
    383e:	f143 0300 	adc.w	r3, r3, #0
    3842:	f7ff fe87 	bl	3554 <compare_set>
}
    3846:	b002      	add	sp, #8
    3848:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    384a:	4804      	ldr	r0, [pc, #16]	; (385c <sys_clock_set_timeout+0x5c>)
    384c:	e7e0      	b.n	3810 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    384e:	2400      	movs	r4, #0
    3850:	e7df      	b.n	3812 <sys_clock_set_timeout+0x12>
    3852:	4c02      	ldr	r4, [pc, #8]	; (385c <sys_clock_set_timeout+0x5c>)
    3854:	e7dd      	b.n	3812 <sys_clock_set_timeout+0x12>
    3856:	bf00      	nop
    3858:	20000560 	.word	0x20000560
    385c:	007fffff 	.word	0x007fffff
    3860:	00003435 	.word	0x00003435

00003864 <sys_clock_elapsed>:
{
    3864:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    3866:	f7ff fe53 	bl	3510 <z_nrf_rtc_timer_read>
    386a:	4b02      	ldr	r3, [pc, #8]	; (3874 <sys_clock_elapsed+0x10>)
    386c:	681b      	ldr	r3, [r3, #0]
}
    386e:	1ac0      	subs	r0, r0, r3
    3870:	bd08      	pop	{r3, pc}
    3872:	bf00      	nop
    3874:	20000560 	.word	0x20000560

00003878 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    3878:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	z_impl_log_panic();
    387a:	f7fe f811 	bl	18a0 <z_impl_log_panic>
	defined(CONFIG_SPM_SERVICE_NS_HANDLER_FROM_SPM_FAULT)
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    387e:	4b07      	ldr	r3, [pc, #28]	; (389c <k_sys_fatal_error_handler+0x24>)
    3880:	9305      	str	r3, [sp, #20]
    3882:	2302      	movs	r3, #2
    3884:	9304      	str	r3, [sp, #16]
    3886:	4806      	ldr	r0, [pc, #24]	; (38a0 <k_sys_fatal_error_handler+0x28>)
    3888:	2300      	movs	r3, #0
    388a:	aa04      	add	r2, sp, #16
    388c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3890:	f7fe f8e6 	bl	1a60 <z_impl_z_log_msg_static_create>
		sys_arch_reboot(0);
    3894:	2000      	movs	r0, #0
    3896:	f7ff fb47 	bl	2f28 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    389a:	bf00      	nop
    389c:	000069ae 	.word	0x000069ae
    38a0:	000061c0 	.word	0x000061c0

000038a4 <nrf52_errata_16>:
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    38a4:	f04f 4370 	mov.w	r3, #4026531840	; 0xf0000000
    38a8:	f893 2fe0 	ldrb.w	r2, [r3, #4064]	; 0xfe0
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    38ac:	2a06      	cmp	r2, #6
    38ae:	d109      	bne.n	38c4 <nrf52_errata_16+0x20>
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    38b0:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	; 0xfe8
    38b4:	f3c3 1303 	ubfx	r3, r3, #4, #4
    38b8:	3b03      	subs	r3, #3
    38ba:	2b04      	cmp	r3, #4
    38bc:	d802      	bhi.n	38c4 <nrf52_errata_16+0x20>
    38be:	4a02      	ldr	r2, [pc, #8]	; (38c8 <nrf52_errata_16+0x24>)
    38c0:	5cd0      	ldrb	r0, [r2, r3]
    38c2:	4770      	bx	lr
                switch(var2)
                {
                    case 0x03ul:
                        return true;
                    case 0x04ul:
                        return false;
    38c4:	2000      	movs	r0, #0
                }
            }
        #endif
        return false;
    #endif
}
    38c6:	4770      	bx	lr
    38c8:	000069da 	.word	0x000069da

000038cc <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    38cc:	4a02      	ldr	r2, [pc, #8]	; (38d8 <nvmc_wait+0xc>)
    38ce:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    38d2:	2b00      	cmp	r3, #0
    38d4:	d0fb      	beq.n	38ce <nvmc_wait+0x2>
}
    38d6:	4770      	bx	lr
    38d8:	4001e000 	.word	0x4001e000

000038dc <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    38dc:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_12_ENABLE_WORKAROUND
        /* Workaround for Errata 12 "COMP: Reference ladder not correctly calibrated" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_12()){
    38de:	f002 f981 	bl	5be4 <nrf52_errata_108>
    38e2:	b140      	cbz	r0, 38f6 <SystemInit+0x1a>
            *(volatile uint32_t *)0x40013540 = (*(uint32_t *)0x10000324 & 0x00001F00) >> 8;
    38e4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    38e8:	4a90      	ldr	r2, [pc, #576]	; (3b2c <SystemInit+0x250>)
    38ea:	f8d3 3324 	ldr.w	r3, [r3, #804]	; 0x324
    38ee:	f3c3 2304 	ubfx	r3, r3, #8, #5
    38f2:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
    #endif

    #if NRF52_ERRATA_16_ENABLE_WORKAROUND
        /* Workaround for Errata 16 "System: RAM may be corrupt on wakeup from CPU IDLE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_16()){
    38f6:	f7ff ffd5 	bl	38a4 <nrf52_errata_16>
    38fa:	b110      	cbz	r0, 3902 <SystemInit+0x26>
            *(volatile uint32_t *)0x4007C074 = 3131961357ul;
    38fc:	4b8c      	ldr	r3, [pc, #560]	; (3b30 <SystemInit+0x254>)
    38fe:	4a8d      	ldr	r2, [pc, #564]	; (3b34 <SystemInit+0x258>)
    3900:	675a      	str	r2, [r3, #116]	; 0x74
    #endif

    #if NRF52_ERRATA_31_ENABLE_WORKAROUND
        /* Workaround for Errata 31 "CLOCK: Calibration values are not correctly loaded from FICR at reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_31()){
    3902:	f002 f96f 	bl	5be4 <nrf52_errata_108>
    3906:	b148      	cbz	r0, 391c <SystemInit+0x40>
            *(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
    3908:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    390c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3910:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
    3914:	f3c3 3342 	ubfx	r3, r3, #13, #3
    3918:	f8c2 353c 	str.w	r3, [r2, #1340]	; 0x53c
    #endif

    #if NRF52_ERRATA_32_ENABLE_WORKAROUND
        /* Workaround for Errata 32 "DIF: Debug session automatically enables TracePort pins" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_32()){
    391c:	f7ff ffc2 	bl	38a4 <nrf52_errata_16>
    3920:	b130      	cbz	r0, 3930 <SystemInit+0x54>
            CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
    3922:	4a85      	ldr	r2, [pc, #532]	; (3b38 <SystemInit+0x25c>)
    3924:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    3928:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    392c:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    3930:	f002 f958 	bl	5be4 <nrf52_errata_108>
    3934:	b140      	cbz	r0, 3948 <SystemInit+0x6c>
            NRF_CLOCK->EVENTS_DONE = 0;
    3936:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    393a:	2200      	movs	r2, #0
    393c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    3940:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    3944:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_37_ENABLE_WORKAROUND
        /* Workaround for Errata 37 "RADIO: Encryption engine is slow by default" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_37()){
    3948:	f7ff ffac 	bl	38a4 <nrf52_errata_16>
    394c:	b120      	cbz	r0, 3958 <SystemInit+0x7c>
            *(volatile uint32_t *)0x400005A0 = 0x3;
    394e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3952:	2203      	movs	r2, #3
    3954:	f8c3 25a0 	str.w	r2, [r3, #1440]	; 0x5a0
    #endif

    #if NRF52_ERRATA_57_ENABLE_WORKAROUND
        /* Workaround for Errata 57 "NFCT: NFC Modulation amplitude" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_57()){
    3958:	f7ff ffa4 	bl	38a4 <nrf52_errata_16>
    395c:	b160      	cbz	r0, 3978 <SystemInit+0x9c>
            *(volatile uint32_t *)0x40005610 = 0x00000005;
    395e:	4b77      	ldr	r3, [pc, #476]	; (3b3c <SystemInit+0x260>)
    3960:	2205      	movs	r2, #5
    3962:	f8c3 2610 	str.w	r2, [r3, #1552]	; 0x610
            *(volatile uint32_t *)0x40005688 = 0x00000001;
    3966:	2201      	movs	r2, #1
    3968:	f8c3 2688 	str.w	r2, [r3, #1672]	; 0x688
            *(volatile uint32_t *)0x40005618 = 0x00000000;
    396c:	2200      	movs	r2, #0
    396e:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
            *(volatile uint32_t *)0x40005614 = 0x0000003F;
    3972:	223f      	movs	r2, #63	; 0x3f
    3974:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1;
            uint32_t var2;

            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    3978:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    397c:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    3980:	1c51      	adds	r1, r2, #1
            {
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    3982:	bf09      	itett	eq
    3984:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
            }
            else
            {
                var1 = *(uint32_t *)0x10000130ul;
                var2 = *(uint32_t *)0x10000134ul;
    3988:	f8d3 3134 	ldrne.w	r3, [r3, #308]	; 0x134
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    398c:	f893 2fe0 	ldrbeq.w	r2, [r3, #4064]	; 0xfe0
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    3990:	f8d3 3fe8 	ldreq.w	r3, [r3, #4072]	; 0xfe8
    3994:	bf08      	it	eq
    3996:	f3c3 1303 	ubfxeq	r3, r3, #4, #4
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    399a:	2a06      	cmp	r2, #6
    399c:	d14d      	bne.n	3a3a <SystemInit+0x15e>
            {
                switch(var2)
    399e:	3b03      	subs	r3, #3
    39a0:	2b04      	cmp	r3, #4
    39a2:	d803      	bhi.n	39ac <SystemInit+0xd0>
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    39a4:	4a66      	ldr	r2, [pc, #408]	; (3b40 <SystemInit+0x264>)
    39a6:	5cd3      	ldrb	r3, [r2, r3]
    39a8:	2b00      	cmp	r3, #0
    39aa:	d046      	beq.n	3a3a <SystemInit+0x15e>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    39ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    39b0:	4b64      	ldr	r3, [pc, #400]	; (3b44 <SystemInit+0x268>)
    39b2:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    39b6:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    39ba:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    39be:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    39c2:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    39c6:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    39ca:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    39ce:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    39d2:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    39d6:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    39da:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    39de:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    39e2:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    39e6:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    39ea:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    39ee:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    39f2:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    39f6:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    39fa:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    39fe:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    3a02:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    3a06:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    3a0a:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    3a0e:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    3a12:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    3a16:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    3a1a:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    3a1e:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    3a22:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    3a26:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    3a2a:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    3a2e:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    3a32:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    3a36:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_108_ENABLE_WORKAROUND
        /* Workaround for Errata 108 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_108()){
    3a3a:	f002 f8d3 	bl	5be4 <nrf52_errata_108>
    3a3e:	b148      	cbz	r0, 3a54 <SystemInit+0x178>
            *(volatile uint32_t *)0x40000EE4ul = *(volatile uint32_t *)0x10000258ul & 0x0000004Ful;
    3a40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    3a44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3a48:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    3a4c:	f003 034f 	and.w	r3, r3, #79	; 0x4f
    3a50:	f8c2 3ee4 	str.w	r3, [r2, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    3a54:	f002 f8c6 	bl	5be4 <nrf52_errata_108>
    3a58:	b148      	cbz	r0, 3a6e <SystemInit+0x192>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    3a5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3a5e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    3a62:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    3a64:	bf44      	itt	mi
    3a66:	f06f 0201 	mvnmi.w	r2, #1
    3a6a:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3a6e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    3a72:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    3a76:	2a06      	cmp	r2, #6
    3a78:	d126      	bne.n	3ac8 <SystemInit+0x1ec>
            {
                switch(var2)
    3a7a:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    3a7e:	3b03      	subs	r3, #3
    3a80:	2b04      	cmp	r3, #4
    3a82:	d802      	bhi.n	3a8a <SystemInit+0x1ae>
    #endif

    #if NRF52_ERRATA_182_ENABLE_WORKAROUND
        /* Workaround for Errata 182 "RADIO: Fixes for anomalies #102, #106, and #107 do not take effect" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_182()){
    3a84:	4a30      	ldr	r2, [pc, #192]	; (3b48 <SystemInit+0x26c>)
    3a86:	5cd3      	ldrb	r3, [r2, r3]
    3a88:	b163      	cbz	r3, 3aa4 <SystemInit+0x1c8>
            *(volatile uint32_t *) 0x4000173C |= (0x1 << 10);
    3a8a:	4a30      	ldr	r2, [pc, #192]	; (3b4c <SystemInit+0x270>)
    3a8c:	f8d2 373c 	ldr.w	r3, [r2, #1852]	; 0x73c
    3a90:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    3a94:	f8c2 373c 	str.w	r3, [r2, #1852]	; 0x73c
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3a98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    3a9c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    3aa0:	2b06      	cmp	r3, #6
    3aa2:	d111      	bne.n	3ac8 <SystemInit+0x1ec>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    3aa4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    3aa8:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
    3aac:	3b03      	subs	r3, #3
    3aae:	2b04      	cmp	r3, #4
    3ab0:	d802      	bhi.n	3ab8 <SystemInit+0x1dc>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    3ab2:	4a27      	ldr	r2, [pc, #156]	; (3b50 <SystemInit+0x274>)
    3ab4:	5cd3      	ldrb	r3, [r2, r3]
    3ab6:	b13b      	cbz	r3, 3ac8 <SystemInit+0x1ec>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    3ab8:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3abc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    3ac0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3ac4:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3ac8:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3acc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    3ad0:	2a00      	cmp	r2, #0
    3ad2:	db03      	blt.n	3adc <SystemInit+0x200>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    3ad4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3ad8:	2b00      	cmp	r3, #0
    3ada:	da22      	bge.n	3b22 <SystemInit+0x246>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3adc:	491d      	ldr	r1, [pc, #116]	; (3b54 <SystemInit+0x278>)
    3ade:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3ae0:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3ae4:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3ae8:	2415      	movs	r4, #21
    nvmc_wait();
    3aea:	f7ff feef 	bl	38cc <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3aee:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    3af2:	f7ff feeb 	bl	38cc <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    3af6:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    3afa:	f7ff fee7 	bl	38cc <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    3afe:	2300      	movs	r3, #0
    3b00:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    3b04:	f7ff fee2 	bl	38cc <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    3b08:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3b0c:	490a      	ldr	r1, [pc, #40]	; (3b38 <SystemInit+0x25c>)
    3b0e:	4b12      	ldr	r3, [pc, #72]	; (3b58 <SystemInit+0x27c>)
    3b10:	68ca      	ldr	r2, [r1, #12]
    3b12:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3b16:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3b18:	60cb      	str	r3, [r1, #12]
    3b1a:	f3bf 8f4f 	dsb	sy
    __NOP();
    3b1e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    3b20:	e7fd      	b.n	3b1e <SystemInit+0x242>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    3b22:	4b0e      	ldr	r3, [pc, #56]	; (3b5c <SystemInit+0x280>)
    3b24:	4a0e      	ldr	r2, [pc, #56]	; (3b60 <SystemInit+0x284>)
    3b26:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    3b28:	bd10      	pop	{r4, pc}
    3b2a:	bf00      	nop
    3b2c:	40013000 	.word	0x40013000
    3b30:	4007c000 	.word	0x4007c000
    3b34:	baadf00d 	.word	0xbaadf00d
    3b38:	e000ed00 	.word	0xe000ed00
    3b3c:	40005000 	.word	0x40005000
    3b40:	000069d5 	.word	0x000069d5
    3b44:	4000c000 	.word	0x4000c000
    3b48:	000069d0 	.word	0x000069d0
    3b4c:	40001000 	.word	0x40001000
    3b50:	000069cb 	.word	0x000069cb
    3b54:	4001e000 	.word	0x4001e000
    3b58:	05fa0004 	.word	0x05fa0004
    3b5c:	20000018 	.word	0x20000018
    3b60:	03d09000 	.word	0x03d09000

00003b64 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    3b64:	4b04      	ldr	r3, [pc, #16]	; (3b78 <nrfx_clock_init+0x14>)
    3b66:	791a      	ldrb	r2, [r3, #4]
    3b68:	b922      	cbnz	r2, 3b74 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    3b6a:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    3b6c:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    3b6e:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    3b70:	4802      	ldr	r0, [pc, #8]	; (3b7c <nrfx_clock_init+0x18>)
    3b72:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    3b74:	4802      	ldr	r0, [pc, #8]	; (3b80 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    3b76:	4770      	bx	lr
    3b78:	2000077c 	.word	0x2000077c
    3b7c:	0bad0000 	.word	0x0bad0000
    3b80:	0bad000c 	.word	0x0bad000c

00003b84 <nrfx_clock_start>:
    m_clock_cb.module_initialized = false;
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    3b84:	b530      	push	{r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    3b86:	b110      	cbz	r0, 3b8e <nrfx_clock_start+0xa>
    3b88:	2801      	cmp	r0, #1
    3b8a:	d034      	beq.n	3bf6 <nrfx_clock_start+0x72>
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    3b8c:	bd30      	pop	{r4, r5, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3b8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3b92:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3b96:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    3b9a:	03c9      	lsls	r1, r1, #15
    3b9c:	d529      	bpl.n	3bf2 <nrfx_clock_start+0x6e>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    3b9e:	f002 0203 	and.w	r2, r2, #3
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    3ba2:	2a01      	cmp	r2, #1
    3ba4:	d125      	bne.n	3bf2 <nrfx_clock_start+0x6e>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3ba6:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3baa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3bae:	2200      	movs	r2, #0
    3bb0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    3bb4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    3bb8:	2202      	movs	r2, #2
    3bba:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    core_debug = CoreDebug->DEMCR;
    3bbe:	4a13      	ldr	r2, [pc, #76]	; (3c0c <nrfx_clock_start+0x88>)
    3bc0:	f8d2 00fc 	ldr.w	r0, [r2, #252]	; 0xfc
    CoreDebug->DEMCR = core_debug | CoreDebug_DEMCR_TRCENA_Msk;
    3bc4:	f040 7380 	orr.w	r3, r0, #16777216	; 0x1000000
    3bc8:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    dwt_ctrl = DWT->CTRL;
    3bcc:	4b10      	ldr	r3, [pc, #64]	; (3c10 <nrfx_clock_start+0x8c>)
    3bce:	681c      	ldr	r4, [r3, #0]
    DWT->CTRL = dwt_ctrl | DWT_CTRL_CYCCNTENA_Msk;
    3bd0:	f044 0101 	orr.w	r1, r4, #1
    3bd4:	6019      	str	r1, [r3, #0]
    cyccnt_inital = DWT->CYCCNT;
    3bd6:	685d      	ldr	r5, [r3, #4]
    while ((DWT->CYCCNT - cyccnt_inital) < ANOMALY_132_DELAY_CYCLES)
    3bd8:	6859      	ldr	r1, [r3, #4]
    3bda:	1b49      	subs	r1, r1, r5
    3bdc:	f5b1 5f0a 	cmp.w	r1, #8832	; 0x2280
    3be0:	d3fa      	bcc.n	3bd8 <nrfx_clock_start+0x54>
    DWT->CTRL = dwt_ctrl;
    3be2:	601c      	str	r4, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3be4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    CoreDebug->DEMCR = core_debug;
    3be8:	f8c2 00fc 	str.w	r0, [r2, #252]	; 0xfc
    3bec:	2201      	movs	r2, #1
    3bee:	609a      	str	r2, [r3, #8]
}
    3bf0:	e7cc      	b.n	3b8c <nrfx_clock_start+0x8>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3bf2:	2200      	movs	r2, #0
    3bf4:	e7d7      	b.n	3ba6 <nrfx_clock_start+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3bf6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3bfa:	2200      	movs	r2, #0
    3bfc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3c00:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    3c04:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3c08:	6018      	str	r0, [r3, #0]
}
    3c0a:	e7bf      	b.n	3b8c <nrfx_clock_start+0x8>
    3c0c:	e000ed00 	.word	0xe000ed00
    3c10:	e0001000 	.word	0xe0001000

00003c14 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    3c14:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    3c16:	b110      	cbz	r0, 3c1e <nrfx_clock_stop+0xa>
    3c18:	2801      	cmp	r0, #1
    3c1a:	d017      	beq.n	3c4c <nrfx_clock_stop+0x38>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    3c1c:	bd38      	pop	{r3, r4, r5, pc}
    p_reg->INTENCLR = mask;
    3c1e:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    3c22:	2302      	movs	r3, #2
    3c24:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3c28:	f8c4 0104 	str.w	r0, [r4, #260]	; 0x104
    3c2c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3c30:	2301      	movs	r3, #1
    3c32:	60e3      	str	r3, [r4, #12]
    3c34:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3c38:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
    3c3c:	03db      	lsls	r3, r3, #15
    3c3e:	d5ed      	bpl.n	3c1c <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    3c40:	2001      	movs	r0, #1
    3c42:	f001 ffde 	bl	5c02 <nrfx_busy_wait>
    3c46:	3d01      	subs	r5, #1
    3c48:	d1f6      	bne.n	3c38 <nrfx_clock_stop+0x24>
    3c4a:	e7e7      	b.n	3c1c <nrfx_clock_stop+0x8>
    p_reg->INTENCLR = mask;
    3c4c:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3c50:	2300      	movs	r3, #0
    p_reg->INTENCLR = mask;
    3c52:	f8c4 0308 	str.w	r0, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3c56:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    3c5a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3c5e:	6060      	str	r0, [r4, #4]
    3c60:	f242 7510 	movw	r5, #10000	; 0x2710
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3c64:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3c68:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
    3c6c:	03d2      	lsls	r2, r2, #15
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3c6e:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3c72:	d505      	bpl.n	3c80 <nrfx_clock_stop+0x6c>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    3c74:	b123      	cbz	r3, 3c80 <nrfx_clock_stop+0x6c>
    3c76:	2001      	movs	r0, #1
    3c78:	f001 ffc3 	bl	5c02 <nrfx_busy_wait>
    3c7c:	3d01      	subs	r5, #1
    3c7e:	d1f1      	bne.n	3c64 <nrfx_clock_stop+0x50>
            m_clock_cb.hfclk_started = false;
    3c80:	4b01      	ldr	r3, [pc, #4]	; (3c88 <nrfx_clock_stop+0x74>)
    3c82:	2200      	movs	r2, #0
    3c84:	715a      	strb	r2, [r3, #5]
    3c86:	e7c9      	b.n	3c1c <nrfx_clock_stop+0x8>
    3c88:	2000077c 	.word	0x2000077c

00003c8c <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    3c8c:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3c8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3c92:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    3c96:	b16a      	cbz	r2, 3cb4 <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3c98:	2200      	movs	r2, #0
    3c9a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3c9e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    3ca2:	2201      	movs	r2, #1
    3ca4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    3ca8:	4b11      	ldr	r3, [pc, #68]	; (3cf0 <nrfx_power_clock_irq_handler+0x64>)
    3caa:	7958      	ldrb	r0, [r3, #5]
    3cac:	b910      	cbnz	r0, 3cb4 <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    3cae:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3cb0:	681b      	ldr	r3, [r3, #0]
    3cb2:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3cb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3cb8:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    3cbc:	b172      	cbz	r2, 3cdc <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3cbe:	2200      	movs	r2, #0
    3cc0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    3cc4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3cc8:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3ccc:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    3cd0:	0792      	lsls	r2, r2, #30
    3cd2:	d104      	bne.n	3cde <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3cd4:	2201      	movs	r2, #1
    3cd6:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3cda:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    3cdc:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    3cde:	2202      	movs	r2, #2
    3ce0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3ce4:	4b02      	ldr	r3, [pc, #8]	; (3cf0 <nrfx_power_clock_irq_handler+0x64>)
}
    3ce6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3cea:	681b      	ldr	r3, [r3, #0]
    3cec:	2001      	movs	r0, #1
    3cee:	4718      	bx	r3
    3cf0:	2000077c 	.word	0x2000077c

00003cf4 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    3cf4:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    3cf6:	4c11      	ldr	r4, [pc, #68]	; (3d3c <_DoInit+0x48>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    3cf8:	4a11      	ldr	r2, [pc, #68]	; (3d40 <_DoInit+0x4c>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    3cfa:	4912      	ldr	r1, [pc, #72]	; (3d44 <_DoInit+0x50>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    3cfc:	2303      	movs	r3, #3
    3cfe:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    3d00:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    3d02:	4b11      	ldr	r3, [pc, #68]	; (3d48 <_DoInit+0x54>)
  p->aUp[0].sName         = "Terminal";
    3d04:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    3d06:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    3d08:	f44f 6380 	mov.w	r3, #1024	; 0x400
    3d0c:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    3d0e:	2300      	movs	r3, #0
    3d10:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    3d12:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    3d14:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    3d16:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    3d18:	4a0c      	ldr	r2, [pc, #48]	; (3d4c <_DoInit+0x58>)
    3d1a:	6662      	str	r2, [r4, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    3d1c:	2210      	movs	r2, #16
    3d1e:	66a2      	str	r2, [r4, #104]	; 0x68
  STRCPY((char*)&p->acID[7], "RTT");
    3d20:	1de0      	adds	r0, r4, #7
  p->aDown[0].RdOff         = 0u;
    3d22:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    3d24:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    3d26:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    3d28:	f001 fe88 	bl	5a3c <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
    3d2c:	4908      	ldr	r1, [pc, #32]	; (3d50 <_DoInit+0x5c>)
    3d2e:	4620      	mov	r0, r4
    3d30:	f001 fe84 	bl	5a3c <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
    3d34:	2320      	movs	r3, #32
    3d36:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
    3d38:	bd10      	pop	{r4, pc}
    3d3a:	bf00      	nop
    3d3c:	20000784 	.word	0x20000784
    3d40:	000069df 	.word	0x000069df
    3d44:	000069e8 	.word	0x000069e8
    3d48:	2000089b 	.word	0x2000089b
    3d4c:	2000088b 	.word	0x2000088b
    3d50:	000069ec 	.word	0x000069ec

00003d54 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    3d54:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
    3d58:	4f21      	ldr	r7, [pc, #132]	; (3de0 <SEGGER_RTT_WriteSkipNoLock+0x8c>)
    3d5a:	f04f 0b18 	mov.w	fp, #24
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    3d5e:	4614      	mov	r4, r2
  RdOff = pRing->RdOff;
    3d60:	fb0b 7200 	mla	r2, fp, r0, r7
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    3d64:	4606      	mov	r6, r0
  RdOff = pRing->RdOff;
    3d66:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
    3d68:	6a55      	ldr	r5, [r2, #36]	; 0x24
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    3d6a:	42ab      	cmp	r3, r5
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    3d6c:	4688      	mov	r8, r1
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    3d6e:	d831      	bhi.n	3dd4 <SEGGER_RTT_WriteSkipNoLock+0x80>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
    3d70:	f8d2 a020 	ldr.w	sl, [r2, #32]
    3d74:	ebaa 0905 	sub.w	r9, sl, r5
    3d78:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
    if (Avail >= NumBytes) {                            // Case 1)?
    3d7c:	4294      	cmp	r4, r2
    3d7e:	d811      	bhi.n	3da4 <SEGGER_RTT_WriteSkipNoLock+0x50>
CopyStraight:
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    3d80:	2318      	movs	r3, #24
    3d82:	fb06 3303 	mla	r3, r6, r3, r3
    3d86:	443b      	add	r3, r7
      memcpy((void*)pDst, pData, NumBytes);
    3d88:	4622      	mov	r2, r4
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    3d8a:	6858      	ldr	r0, [r3, #4]
      memcpy((void*)pDst, pData, NumBytes);
    3d8c:	4641      	mov	r1, r8
    3d8e:	4428      	add	r0, r5
    3d90:	f001 fe6e 	bl	5a70 <memcpy>
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
    3d94:	442c      	add	r4, r5
      if (NumBytes) {
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
        memcpy((void*)pDst, pData + Rem, NumBytes);
      }
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = NumBytes;
    3d96:	2318      	movs	r3, #24
    3d98:	fb03 7306 	mla	r3, r3, r6, r7
      return 1;
    3d9c:	2001      	movs	r0, #1
      pRing->WrOff = NumBytes;
    3d9e:	625c      	str	r4, [r3, #36]	; 0x24
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
}
    3da0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Avail += RdOff;                                     // Space incl. wrap-around
    3da4:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
    3da6:	429c      	cmp	r4, r3
    3da8:	d818      	bhi.n	3ddc <SEGGER_RTT_WriteSkipNoLock+0x88>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    3daa:	fb00 bb0b 	mla	fp, r0, fp, fp
    3dae:	44bb      	add	fp, r7
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    3db0:	464a      	mov	r2, r9
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    3db2:	f8db 0004 	ldr.w	r0, [fp, #4]
    3db6:	442c      	add	r4, r5
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    3db8:	4428      	add	r0, r5
    3dba:	f001 fe59 	bl	5a70 <memcpy>
      if (NumBytes) {
    3dbe:	ebb4 040a 	subs.w	r4, r4, sl
    3dc2:	d0e8      	beq.n	3d96 <SEGGER_RTT_WriteSkipNoLock+0x42>
        memcpy((void*)pDst, pData + Rem, NumBytes);
    3dc4:	f8db 0004 	ldr.w	r0, [fp, #4]
    3dc8:	4622      	mov	r2, r4
    3dca:	eb08 0109 	add.w	r1, r8, r9
    3dce:	f001 fe4f 	bl	5a70 <memcpy>
      return 1;
    3dd2:	e7e0      	b.n	3d96 <SEGGER_RTT_WriteSkipNoLock+0x42>
    Avail = RdOff - WrOff - 1u;
    3dd4:	3b01      	subs	r3, #1
    3dd6:	1b5b      	subs	r3, r3, r5
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
    3dd8:	42a3      	cmp	r3, r4
    3dda:	d2d1      	bcs.n	3d80 <SEGGER_RTT_WriteSkipNoLock+0x2c>
  return 0;     // No space in buffer
    3ddc:	2000      	movs	r0, #0
    3dde:	e7df      	b.n	3da0 <SEGGER_RTT_WriteSkipNoLock+0x4c>
    3de0:	20000784 	.word	0x20000784

00003de4 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    3de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
    3de6:	4b14      	ldr	r3, [pc, #80]	; (3e38 <SEGGER_RTT_WriteNoLock+0x54>)
    3de8:	2718      	movs	r7, #24
    3dea:	fb00 7507 	mla	r5, r0, r7, r7
    3dee:	441d      	add	r5, r3
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
    3df0:	fb07 3300 	mla	r3, r7, r0, r3
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    3df4:	460e      	mov	r6, r1
  switch (pRing->Flags) {
    3df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3df8:	2b01      	cmp	r3, #1
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    3dfa:	4614      	mov	r4, r2
  switch (pRing->Flags) {
    3dfc:	d00a      	beq.n	3e14 <SEGGER_RTT_WriteNoLock+0x30>
    3dfe:	2b02      	cmp	r3, #2
    3e00:	d014      	beq.n	3e2c <SEGGER_RTT_WriteNoLock+0x48>
    3e02:	b923      	cbnz	r3, 3e0e <SEGGER_RTT_WriteNoLock+0x2a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
    3e04:	4628      	mov	r0, r5
    3e06:	f001 ff08 	bl	5c1a <_GetAvailWriteSpace>
    if (Avail < NumBytes) {
    3e0a:	4284      	cmp	r4, r0
    3e0c:	d908      	bls.n	3e20 <SEGGER_RTT_WriteNoLock+0x3c>
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
    break;
  default:
    Status = 0u;
    3e0e:	2400      	movs	r4, #0
  }
  //
  // Finish up.
  //
  return Status;
}
    3e10:	4620      	mov	r0, r4
    3e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    Avail = _GetAvailWriteSpace(pRing);
    3e14:	4628      	mov	r0, r5
    3e16:	f001 ff00 	bl	5c1a <_GetAvailWriteSpace>
    Status = Avail < NumBytes ? Avail : NumBytes;
    3e1a:	4284      	cmp	r4, r0
    3e1c:	bf28      	it	cs
    3e1e:	4604      	movcs	r4, r0
    _WriteNoCheck(pRing, pData, Status);
    3e20:	4622      	mov	r2, r4
    3e22:	4631      	mov	r1, r6
    3e24:	4628      	mov	r0, r5
    3e26:	f001 ff01 	bl	5c2c <_WriteNoCheck>
    break;
    3e2a:	e7f1      	b.n	3e10 <SEGGER_RTT_WriteNoLock+0x2c>
    Status = _WriteBlocking(pRing, pData, NumBytes);
    3e2c:	4628      	mov	r0, r5
}
    3e2e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    Status = _WriteBlocking(pRing, pData, NumBytes);
    3e32:	f001 bf16 	b.w	5c62 <_WriteBlocking>
    3e36:	bf00      	nop
    3e38:	20000784 	.word	0x20000784

00003e3c <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
    3e3c:	4b03      	ldr	r3, [pc, #12]	; (3e4c <SEGGER_RTT_HasDataUp+0x10>)
    3e3e:	2218      	movs	r2, #24
    3e40:	fb02 3300 	mla	r3, r2, r0, r3
    3e44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return pRing->WrOff - v;
    3e46:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
    3e48:	1a80      	subs	r0, r0, r2
    3e4a:	4770      	bx	lr
    3e4c:	20000784 	.word	0x20000784

00003e50 <zephyr_rtt_mutex_lock>:
	return z_impl_k_mutex_lock(mutex, timeout);
    3e50:	4803      	ldr	r0, [pc, #12]	; (3e60 <zephyr_rtt_mutex_lock+0x10>)
    3e52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    3e56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3e5a:	f000 baed 	b.w	4438 <z_impl_k_mutex_lock>
    3e5e:	bf00      	nop
    3e60:	20000068 	.word	0x20000068

00003e64 <zephyr_rtt_mutex_unlock>:
	return z_impl_k_mutex_unlock(mutex);
    3e64:	4801      	ldr	r0, [pc, #4]	; (3e6c <zephyr_rtt_mutex_unlock+0x8>)
    3e66:	f000 bb61 	b.w	452c <z_impl_k_mutex_unlock>
    3e6a:	bf00      	nop
    3e6c:	20000068 	.word	0x20000068

00003e70 <sen2_init>:

/////////////////////////////////////////////////////////////////////
//////////  INIT RELATED FUNCTIONS:

static int sen2_init(const struct device *dev)
{
    3e70:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    LOG_INF("sen2_init done\n");
    3e72:	4b07      	ldr	r3, [pc, #28]	; (3e90 <sen2_init+0x20>)
    3e74:	9305      	str	r3, [sp, #20]
    3e76:	2302      	movs	r3, #2
    3e78:	9304      	str	r3, [sp, #16]
    3e7a:	4806      	ldr	r0, [pc, #24]	; (3e94 <sen2_init+0x24>)
    3e7c:	2300      	movs	r3, #0
    3e7e:	aa04      	add	r2, sp, #16
    3e80:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3e84:	f7fd fdec 	bl	1a60 <z_impl_z_log_msg_static_create>
    return 0;
}
    3e88:	2000      	movs	r0, #0
    3e8a:	b007      	add	sp, #28
    3e8c:	f85d fb04 	ldr.w	pc, [sp], #4
    3e90:	000069f3 	.word	0x000069f3
    3e94:	000061a0 	.word	0x000061a0

00003e98 <sen2_sample_fetch>:
{
    3e98:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    LOG_INF("you can fetch it yourself\n");
    3e9a:	4b07      	ldr	r3, [pc, #28]	; (3eb8 <sen2_sample_fetch+0x20>)
    3e9c:	9305      	str	r3, [sp, #20]
    3e9e:	2302      	movs	r3, #2
    3ea0:	9304      	str	r3, [sp, #16]
    3ea2:	4806      	ldr	r0, [pc, #24]	; (3ebc <sen2_sample_fetch+0x24>)
    3ea4:	2300      	movs	r3, #0
    3ea6:	aa04      	add	r2, sp, #16
    3ea8:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3eac:	f7fd fdd8 	bl	1a60 <z_impl_z_log_msg_static_create>
}
    3eb0:	2000      	movs	r0, #0
    3eb2:	b007      	add	sp, #28
    3eb4:	f85d fb04 	ldr.w	pc, [sp], #4
    3eb8:	00006a03 	.word	0x00006a03
    3ebc:	000061a0 	.word	0x000061a0

00003ec0 <sen2_bist>:
{
    3ec0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    LOG_INF("sen2 bist result - whos your dady??\n");
    3ec2:	4b07      	ldr	r3, [pc, #28]	; (3ee0 <sen2_bist+0x20>)
    3ec4:	9305      	str	r3, [sp, #20]
    3ec6:	2302      	movs	r3, #2
    3ec8:	9304      	str	r3, [sp, #16]
    3eca:	4806      	ldr	r0, [pc, #24]	; (3ee4 <sen2_bist+0x24>)
    3ecc:	2300      	movs	r3, #0
    3ece:	aa04      	add	r2, sp, #16
    3ed0:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3ed4:	f7fd fdc4 	bl	1a60 <z_impl_z_log_msg_static_create>
}
    3ed8:	2000      	movs	r0, #0
    3eda:	b007      	add	sp, #28
    3edc:	f85d fb04 	ldr.w	pc, [sp], #4
    3ee0:	00006a1e 	.word	0x00006a1e
    3ee4:	000061a0 	.word	0x000061a0

00003ee8 <sen2_attr_set>:
{
    3ee8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    LOG_INF("from all your attribute you chose this one ?? \n");
    3eea:	4b07      	ldr	r3, [pc, #28]	; (3f08 <sen2_attr_set+0x20>)
    3eec:	9305      	str	r3, [sp, #20]
    3eee:	2302      	movs	r3, #2
    3ef0:	9304      	str	r3, [sp, #16]
    3ef2:	4806      	ldr	r0, [pc, #24]	; (3f0c <sen2_attr_set+0x24>)
    3ef4:	2300      	movs	r3, #0
    3ef6:	aa04      	add	r2, sp, #16
    3ef8:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3efc:	f7fd fdb0 	bl	1a60 <z_impl_z_log_msg_static_create>
}
    3f00:	2000      	movs	r0, #0
    3f02:	b007      	add	sp, #28
    3f04:	f85d fb04 	ldr.w	pc, [sp], #4
    3f08:	00006a43 	.word	0x00006a43
    3f0c:	000061a0 	.word	0x000061a0

00003f10 <sen3_init>:

/////////////////////////////////////////////////////////////////////
//////////  INIT RELATED FUNCTIONS:

static int sen3_init(const struct device *dev)
{
    3f10:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    LOG_INF("sen3_init done\n");
    3f12:	4b07      	ldr	r3, [pc, #28]	; (3f30 <sen3_init+0x20>)
    3f14:	9305      	str	r3, [sp, #20]
    3f16:	2302      	movs	r3, #2
    3f18:	9304      	str	r3, [sp, #16]
    3f1a:	4806      	ldr	r0, [pc, #24]	; (3f34 <sen3_init+0x24>)
    3f1c:	2300      	movs	r3, #0
    3f1e:	aa04      	add	r2, sp, #16
    3f20:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3f24:	f7fd fd9c 	bl	1a60 <z_impl_z_log_msg_static_create>
    return 0;
}
    3f28:	2000      	movs	r0, #0
    3f2a:	b007      	add	sp, #28
    3f2c:	f85d fb04 	ldr.w	pc, [sp], #4
    3f30:	00006a80 	.word	0x00006a80
    3f34:	000061a8 	.word	0x000061a8

00003f38 <sen3_sample_fetch>:
{
    3f38:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    LOG_INF("you can fetch it yourself\n");
    3f3a:	4b07      	ldr	r3, [pc, #28]	; (3f58 <sen3_sample_fetch+0x20>)
    3f3c:	9305      	str	r3, [sp, #20]
    3f3e:	2302      	movs	r3, #2
    3f40:	9304      	str	r3, [sp, #16]
    3f42:	4806      	ldr	r0, [pc, #24]	; (3f5c <sen3_sample_fetch+0x24>)
    3f44:	2300      	movs	r3, #0
    3f46:	aa04      	add	r2, sp, #16
    3f48:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3f4c:	f7fd fd88 	bl	1a60 <z_impl_z_log_msg_static_create>
}
    3f50:	2000      	movs	r0, #0
    3f52:	b007      	add	sp, #28
    3f54:	f85d fb04 	ldr.w	pc, [sp], #4
    3f58:	00006a03 	.word	0x00006a03
    3f5c:	000061a8 	.word	0x000061a8

00003f60 <sen3_bist>:
{
    3f60:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    LOG_INF("sen3 bist result - i m your dady :) \n");
    3f62:	4b07      	ldr	r3, [pc, #28]	; (3f80 <sen3_bist+0x20>)
    3f64:	9305      	str	r3, [sp, #20]
    3f66:	2302      	movs	r3, #2
    3f68:	9304      	str	r3, [sp, #16]
    3f6a:	4806      	ldr	r0, [pc, #24]	; (3f84 <sen3_bist+0x24>)
    3f6c:	2300      	movs	r3, #0
    3f6e:	aa04      	add	r2, sp, #16
    3f70:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3f74:	f7fd fd74 	bl	1a60 <z_impl_z_log_msg_static_create>
}
    3f78:	2000      	movs	r0, #0
    3f7a:	b007      	add	sp, #28
    3f7c:	f85d fb04 	ldr.w	pc, [sp], #4
    3f80:	00006a90 	.word	0x00006a90
    3f84:	000061a8 	.word	0x000061a8

00003f88 <sen3_attr_set>:
{
    3f88:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    LOG_INF("from all your attribute you chose this one ?? \n");
    3f8a:	4b07      	ldr	r3, [pc, #28]	; (3fa8 <sen3_attr_set+0x20>)
    3f8c:	9305      	str	r3, [sp, #20]
    3f8e:	2302      	movs	r3, #2
    3f90:	9304      	str	r3, [sp, #16]
    3f92:	4806      	ldr	r0, [pc, #24]	; (3fac <sen3_attr_set+0x24>)
    3f94:	2300      	movs	r3, #0
    3f96:	aa04      	add	r2, sp, #16
    3f98:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3f9c:	f7fd fd60 	bl	1a60 <z_impl_z_log_msg_static_create>
}
    3fa0:	2000      	movs	r0, #0
    3fa2:	b007      	add	sp, #28
    3fa4:	f85d fb04 	ldr.w	pc, [sp], #4
    3fa8:	00006a43 	.word	0x00006a43
    3fac:	000061a8 	.word	0x000061a8

00003fb0 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    3fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3fb4:	b086      	sub	sp, #24
    3fb6:	4605      	mov	r5, r0
    3fb8:	af00      	add	r7, sp, #0
    3fba:	460e      	mov	r6, r1
	__asm__ volatile(
    3fbc:	f04f 0320 	mov.w	r3, #32
    3fc0:	f3ef 8811 	mrs	r8, BASEPRI
    3fc4:	f383 8812 	msr	BASEPRI_MAX, r3
    3fc8:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    3fcc:	f000 fe14 	bl	4bf8 <z_impl_z_current_get>
    3fd0:	2d04      	cmp	r5, #4
    3fd2:	bf96      	itet	ls
    3fd4:	4b2c      	ldrls	r3, [pc, #176]	; (4088 <z_fatal_error+0xd8>)
    3fd6:	4b2d      	ldrhi	r3, [pc, #180]	; (408c <z_fatal_error+0xdc>)
    3fd8:	f853 3025 	ldrls.w	r3, [r3, r5, lsl #2]
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    3fdc:	46e9      	mov	r9, sp
    3fde:	b08a      	sub	sp, #40	; 0x28
    3fe0:	4604      	mov	r4, r0
    3fe2:	466a      	mov	r2, sp
    3fe4:	492a      	ldr	r1, [pc, #168]	; (4090 <z_fatal_error+0xe0>)
    3fe6:	61d3      	str	r3, [r2, #28]
    3fe8:	f240 3301 	movw	r3, #769	; 0x301
    3fec:	8493      	strh	r3, [r2, #36]	; 0x24
    3fee:	f04f 0a00 	mov.w	sl, #0
    3ff2:	4b28      	ldr	r3, [pc, #160]	; (4094 <z_fatal_error+0xe4>)
    3ff4:	f8c2 a020 	str.w	sl, [r2, #32]
    3ff8:	e9c2 1505 	strd	r1, r5, [r2, #20]
    3ffc:	f842 3f10 	str.w	r3, [r2, #16]!
    4000:	4825      	ldr	r0, [pc, #148]	; (4098 <z_fatal_error+0xe8>)
    4002:	4653      	mov	r3, sl
    4004:	f44f 5131 	mov.w	r1, #11328	; 0x2c40
    4008:	f7fd fd2a 	bl	1a60 <z_impl_z_log_msg_static_create>
    400c:	46cd      	mov	sp, r9
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    400e:	b17e      	cbz	r6, 4030 <z_fatal_error+0x80>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    4010:	69f3      	ldr	r3, [r6, #28]
    4012:	f3c3 0308 	ubfx	r3, r3, #0, #9
    4016:	b15b      	cbz	r3, 4030 <z_fatal_error+0x80>
		LOG_ERR("Fault during interrupt handling\n");
    4018:	4b20      	ldr	r3, [pc, #128]	; (409c <z_fatal_error+0xec>)
    401a:	617b      	str	r3, [r7, #20]
    401c:	2302      	movs	r3, #2
    401e:	613b      	str	r3, [r7, #16]
    4020:	481d      	ldr	r0, [pc, #116]	; (4098 <z_fatal_error+0xe8>)
    4022:	4653      	mov	r3, sl
    4024:	f107 0210 	add.w	r2, r7, #16
    4028:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    402c:	f7fd fd18 	bl	1a60 <z_impl_z_log_msg_static_create>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    4030:	b12c      	cbz	r4, 403e <z_fatal_error+0x8e>
    4032:	4620      	mov	r0, r4
    4034:	f001 fe53 	bl	5cde <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
    4038:	b108      	cbz	r0, 403e <z_fatal_error+0x8e>
    403a:	7803      	ldrb	r3, [r0, #0]
    403c:	b903      	cbnz	r3, 4040 <z_fatal_error+0x90>
		thread_name = "unknown";
    403e:	4818      	ldr	r0, [pc, #96]	; (40a0 <z_fatal_error+0xf0>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    4040:	46e9      	mov	r9, sp
    4042:	b08a      	sub	sp, #40	; 0x28
    4044:	466a      	mov	r2, sp
    4046:	4b17      	ldr	r3, [pc, #92]	; (40a4 <z_fatal_error+0xf4>)
    4048:	61d0      	str	r0, [r2, #28]
    404a:	e9c2 3405 	strd	r3, r4, [r2, #20]
    404e:	f240 3301 	movw	r3, #769	; 0x301
    4052:	8413      	strh	r3, [r2, #32]
    4054:	4b14      	ldr	r3, [pc, #80]	; (40a8 <z_fatal_error+0xf8>)
    4056:	f842 3f10 	str.w	r3, [r2, #16]!
    405a:	2300      	movs	r3, #0
    405c:	480e      	ldr	r0, [pc, #56]	; (4098 <z_fatal_error+0xe8>)
    405e:	f44f 5111 	mov.w	r1, #9280	; 0x2440
    4062:	f7fd fcfd 	bl	1a60 <z_impl_z_log_msg_static_create>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    4066:	4631      	mov	r1, r6
    4068:	46cd      	mov	sp, r9
    406a:	4628      	mov	r0, r5
    406c:	f7ff fc04 	bl	3878 <k_sys_fatal_error_handler>
	__asm__ volatile(
    4070:	f388 8811 	msr	BASEPRI, r8
    4074:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    4078:	4620      	mov	r0, r4
    407a:	f7fe fe3b 	bl	2cf4 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    407e:	3718      	adds	r7, #24
    4080:	46bd      	mov	sp, r7
    4082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4086:	bf00      	nop
    4088:	00006344 	.word	0x00006344
    408c:	00006ac3 	.word	0x00006ac3
    4090:	00006ad9 	.word	0x00006ad9
    4094:	01000005 	.word	0x01000005
    4098:	000061e0 	.word	0x000061e0
    409c:	00006b01 	.word	0x00006b01
    40a0:	00006ad1 	.word	0x00006ad1
    40a4:	00006b22 	.word	0x00006b22
    40a8:	01000004 	.word	0x01000004

000040ac <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    40ac:	4b0f      	ldr	r3, [pc, #60]	; (40ec <z_sys_init_run_level+0x40>)
{
    40ae:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    40b0:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    40b4:	3001      	adds	r0, #1
    40b6:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    40ba:	42a6      	cmp	r6, r4
    40bc:	d800      	bhi.n	40c0 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    40be:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    40c0:	e9d4 3500 	ldrd	r3, r5, [r4]
    40c4:	4628      	mov	r0, r5
    40c6:	4798      	blx	r3
		if (dev != NULL) {
    40c8:	b16d      	cbz	r5, 40e6 <z_sys_init_run_level+0x3a>
			if (rc != 0) {
    40ca:	b138      	cbz	r0, 40dc <z_sys_init_run_level+0x30>
				if (rc < 0) {
    40cc:	2800      	cmp	r0, #0
    40ce:	bfb8      	it	lt
    40d0:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    40d2:	68eb      	ldr	r3, [r5, #12]
				if (rc > UINT8_MAX) {
    40d4:	28ff      	cmp	r0, #255	; 0xff
    40d6:	bfa8      	it	ge
    40d8:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
    40da:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    40dc:	68ea      	ldr	r2, [r5, #12]
    40de:	7853      	ldrb	r3, [r2, #1]
    40e0:	f043 0301 	orr.w	r3, r3, #1
    40e4:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    40e6:	3408      	adds	r4, #8
    40e8:	e7e7      	b.n	40ba <z_sys_init_run_level+0xe>
    40ea:	bf00      	nop
    40ec:	00006358 	.word	0x00006358

000040f0 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    40f0:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    40f2:	4b0a      	ldr	r3, [pc, #40]	; (411c <bg_thread_main+0x2c>)
    40f4:	2201      	movs	r2, #1

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    40f6:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
    40f8:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    40fa:	f7ff ffd7 	bl	40ac <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    40fe:	f000 fff1 	bl	50e4 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    4102:	2004      	movs	r0, #4
    4104:	f7ff ffd2 	bl	40ac <z_sys_init_run_level>

	z_init_static_threads();
    4108:	f000 f91e 	bl	4348 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    410c:	f7fc f950 	bl	3b0 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    4110:	4a03      	ldr	r2, [pc, #12]	; (4120 <bg_thread_main+0x30>)
    4112:	7b13      	ldrb	r3, [r2, #12]
    4114:	f023 0301 	bic.w	r3, r3, #1
    4118:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    411a:	bd08      	pop	{r3, pc}
    411c:	20000c9b 	.word	0x20000c9b
    4120:	200005f0 	.word	0x200005f0

00004124 <z_bss_zero>:
{
    4124:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    4126:	4803      	ldr	r0, [pc, #12]	; (4134 <z_bss_zero+0x10>)
    4128:	4a03      	ldr	r2, [pc, #12]	; (4138 <z_bss_zero+0x14>)
    412a:	2100      	movs	r1, #0
    412c:	1a12      	subs	r2, r2, r0
    412e:	f001 fdc9 	bl	5cc4 <z_early_memset>
}
    4132:	bd08      	pop	{r3, pc}
    4134:	20000090 	.word	0x20000090
    4138:	20000c9c 	.word	0x20000c9c

0000413c <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    413c:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    413e:	2300      	movs	r3, #0
{
    4140:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    4142:	2201      	movs	r2, #1
    4144:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    4148:	4e13      	ldr	r6, [pc, #76]	; (4198 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    414a:	4d14      	ldr	r5, [pc, #80]	; (419c <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    414c:	9301      	str	r3, [sp, #4]
    414e:	220f      	movs	r2, #15
    4150:	e9cd 3202 	strd	r3, r2, [sp, #8]
    4154:	4912      	ldr	r1, [pc, #72]	; (41a0 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4156:	2318      	movs	r3, #24
    4158:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    415c:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    4160:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    4162:	f44f 70c0 	mov.w	r0, #384	; 0x180
    4166:	fb00 1104 	mla	r1, r0, r4, r1
    416a:	4b0e      	ldr	r3, [pc, #56]	; (41a4 <z_init_cpu+0x68>)
    416c:	9500      	str	r5, [sp, #0]
    416e:	f44f 72a0 	mov.w	r2, #320	; 0x140
    4172:	4630      	mov	r0, r6
    4174:	f000 f88a 	bl	428c <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4178:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    417a:	4a0b      	ldr	r2, [pc, #44]	; (41a8 <z_init_cpu+0x6c>)
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    417c:	60ee      	str	r6, [r5, #12]
    417e:	f023 0304 	bic.w	r3, r3, #4
    4182:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    4184:	f44f 6304 	mov.w	r3, #2112	; 0x840
    4188:	fb04 3303 	mla	r3, r4, r3, r3
    418c:	4413      	add	r3, r2
	_kernel.cpus[id].id = id;
    418e:	752c      	strb	r4, [r5, #20]
	_kernel.cpus[id].irq_stack =
    4190:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    4192:	b006      	add	sp, #24
    4194:	bd70      	pop	{r4, r5, r6, pc}
    4196:	bf00      	nop
    4198:	20000570 	.word	0x20000570
    419c:	2000083c 	.word	0x2000083c
    41a0:	20001840 	.word	0x20001840
    41a4:	00004401 	.word	0x00004401
    41a8:	20001000 	.word	0x20001000

000041ac <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    41ac:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    41ae:	2000      	movs	r0, #0
{
    41b0:	b0a6      	sub	sp, #152	; 0x98
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    41b2:	f7ff ff7b 	bl	40ac <z_sys_init_run_level>
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    41b6:	4b2e      	ldr	r3, [pc, #184]	; (4270 <z_cstart+0xc4>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    41b8:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    41bc:	4d2d      	ldr	r5, [pc, #180]	; (4274 <z_cstart+0xc8>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    41be:	4e2e      	ldr	r6, [pc, #184]	; (4278 <z_cstart+0xcc>)
    41c0:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    41c2:	4f2e      	ldr	r7, [pc, #184]	; (427c <z_cstart+0xd0>)
    41c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    41c8:	616b      	str	r3, [r5, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    41ca:	2400      	movs	r4, #0
    41cc:	23e0      	movs	r3, #224	; 0xe0
    41ce:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    41d2:	77ec      	strb	r4, [r5, #31]
    41d4:	762c      	strb	r4, [r5, #24]
    41d6:	766c      	strb	r4, [r5, #25]
    41d8:	76ac      	strb	r4, [r5, #26]
    41da:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    41de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    41e0:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    41e4:	626b      	str	r3, [r5, #36]	; 0x24
    41e6:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    41ea:	f7fe fcf7 	bl	2bdc <z_arm_fault_init>
	z_arm_cpu_idle_init();
    41ee:	f7fe f87b 	bl	22e8 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    41f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    41f6:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    41f8:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    41fa:	f7fe fe4b 	bl	2e94 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    41fe:	f7fe fd8f 	bl	2d20 <z_arm_configure_static_mpu_regions>

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
    4202:	f7fd fabd 	bl	1780 <log_core_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
    4206:	f240 1301 	movw	r3, #257	; 0x101
    420a:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    420e:	ab06      	add	r3, sp, #24
    4210:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    4212:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    4216:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    4218:	f001 febf 	bl	5f9a <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    421c:	2001      	movs	r0, #1
    421e:	f7ff ff45 	bl	40ac <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    4222:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
    4224:	4d16      	ldr	r5, [pc, #88]	; (4280 <z_cstart+0xd4>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    4226:	f7ff ff41 	bl	40ac <z_sys_init_run_level>
	z_sched_init();
    422a:	f000 fc3d 	bl	4aa8 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    422e:	4b15      	ldr	r3, [pc, #84]	; (4284 <z_cstart+0xd8>)
	_kernel.ready_q.cache = &z_main_thread;
    4230:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4232:	9305      	str	r3, [sp, #20]
    4234:	2301      	movs	r3, #1
    4236:	4914      	ldr	r1, [pc, #80]	; (4288 <z_cstart+0xdc>)
    4238:	9400      	str	r4, [sp, #0]
    423a:	e9cd 4303 	strd	r4, r3, [sp, #12]
    423e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    4242:	463b      	mov	r3, r7
    4244:	e9cd 4401 	strd	r4, r4, [sp, #4]
    4248:	4628      	mov	r0, r5
    424a:	f000 f81f 	bl	428c <z_setup_new_thread>
    424e:	7b6a      	ldrb	r2, [r5, #13]
    4250:	4606      	mov	r6, r0
    4252:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    4256:	4628      	mov	r0, r5
    4258:	736a      	strb	r2, [r5, #13]
    425a:	f001 fdc0 	bl	5dde <z_ready_thread>
	z_init_cpu(0);
    425e:	4620      	mov	r0, r4
    4260:	f7ff ff6c 	bl	413c <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    4264:	463a      	mov	r2, r7
    4266:	4631      	mov	r1, r6
    4268:	4628      	mov	r0, r5
    426a:	f7fe f99b 	bl	25a4 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    426e:	bf00      	nop
    4270:	20001840 	.word	0x20001840
    4274:	e000ed00 	.word	0xe000ed00
    4278:	2000083c 	.word	0x2000083c
    427c:	000040f1 	.word	0x000040f1
    4280:	200005f0 	.word	0x200005f0
    4284:	00006b84 	.word	0x00006b84
    4288:	200019c0 	.word	0x200019c0

0000428c <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    428c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    4290:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    4292:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    4294:	2604      	movs	r6, #4
    4296:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    4298:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    429a:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    429c:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    42a0:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    42a2:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    42a4:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    42a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    42aa:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    42ac:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    42b0:	3740      	adds	r7, #64	; 0x40
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    42b2:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    42b6:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    42ba:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    42bc:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    42be:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    42c0:	f106 0840 	add.w	r8, r6, #64	; 0x40
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    42c4:	9202      	str	r2, [sp, #8]
    42c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    42c8:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    42ca:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    42cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    42ce:	9200      	str	r2, [sp, #0]
    42d0:	4642      	mov	r2, r8
{
    42d2:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    42d4:	f7fe f934 	bl	2540 <arch_new_thread>
	if (!_current) {
    42d8:	4b04      	ldr	r3, [pc, #16]	; (42ec <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    42da:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    42dc:	689b      	ldr	r3, [r3, #8]
    42de:	b103      	cbz	r3, 42e2 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    42e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    42e2:	6723      	str	r3, [r4, #112]	; 0x70
}
    42e4:	4640      	mov	r0, r8
    42e6:	b004      	add	sp, #16
    42e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    42ec:	2000083c 	.word	0x2000083c

000042f0 <z_impl_k_thread_create>:
{
    42f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    42f2:	b087      	sub	sp, #28
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    42f4:	2500      	movs	r5, #0
    42f6:	9505      	str	r5, [sp, #20]
    42f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    42fa:	9504      	str	r5, [sp, #16]
    42fc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    42fe:	9503      	str	r5, [sp, #12]
    4300:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    4302:	9502      	str	r5, [sp, #8]
{
    4304:	e9dd 7612 	ldrd	r7, r6, [sp, #72]	; 0x48
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    4308:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    430a:	9501      	str	r5, [sp, #4]
    430c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    430e:	9500      	str	r5, [sp, #0]
{
    4310:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    4312:	f7ff ffbb 	bl	428c <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    4316:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
    431a:	bf08      	it	eq
    431c:	f1b7 3fff 	cmpeq.w	r7, #4294967295	; 0xffffffff
    4320:	d005      	beq.n	432e <z_impl_k_thread_create+0x3e>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    4322:	ea56 0307 	orrs.w	r3, r6, r7
    4326:	d105      	bne.n	4334 <z_impl_k_thread_create+0x44>
	z_sched_start(thread);
    4328:	4620      	mov	r0, r4
    432a:	f000 fb3d 	bl	49a8 <z_sched_start>
}
    432e:	4620      	mov	r0, r4
    4330:	b007      	add	sp, #28
    4332:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4334:	4903      	ldr	r1, [pc, #12]	; (4344 <z_impl_k_thread_create+0x54>)
    4336:	463a      	mov	r2, r7
    4338:	4633      	mov	r3, r6
    433a:	f104 0018 	add.w	r0, r4, #24
    433e:	f000 fd29 	bl	4d94 <z_add_timeout>
    4342:	e7f4      	b.n	432e <z_impl_k_thread_create+0x3e>
    4344:	00005d4b 	.word	0x00005d4b

00004348 <z_init_static_threads>:
{
    4348:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    434c:	4c29      	ldr	r4, [pc, #164]	; (43f4 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    434e:	4d2a      	ldr	r5, [pc, #168]	; (43f8 <z_init_static_threads+0xb0>)
{
    4350:	b087      	sub	sp, #28
    4352:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    4354:	42ae      	cmp	r6, r5
    4356:	f104 0430 	add.w	r4, r4, #48	; 0x30
    435a:	d30f      	bcc.n	437c <z_init_static_threads+0x34>
	k_sched_lock();
    435c:	f000 fb74 	bl	4a48 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    4360:	4c24      	ldr	r4, [pc, #144]	; (43f4 <z_init_static_threads+0xac>)
    4362:	f8df 9098 	ldr.w	r9, [pc, #152]	; 43fc <z_init_static_threads+0xb4>
			return ((t * to_hz + off) / from_hz);
    4366:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    436a:	f240 37e7 	movw	r7, #999	; 0x3e7
    436e:	42ac      	cmp	r4, r5
    4370:	d320      	bcc.n	43b4 <z_init_static_threads+0x6c>
}
    4372:	b007      	add	sp, #28
    4374:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    4378:	f000 bb7a 	b.w	4a70 <k_sched_unlock>
		z_setup_new_thread(
    437c:	f854 3c04 	ldr.w	r3, [r4, #-4]
    4380:	9305      	str	r3, [sp, #20]
    4382:	f854 3c10 	ldr.w	r3, [r4, #-16]
    4386:	9304      	str	r3, [sp, #16]
    4388:	f854 3c14 	ldr.w	r3, [r4, #-20]
    438c:	9303      	str	r3, [sp, #12]
    438e:	f854 3c18 	ldr.w	r3, [r4, #-24]
    4392:	9302      	str	r3, [sp, #8]
    4394:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    4398:	9301      	str	r3, [sp, #4]
    439a:	f854 3c20 	ldr.w	r3, [r4, #-32]
    439e:	9300      	str	r3, [sp, #0]
    43a0:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    43a4:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    43a8:	f7ff ff70 	bl	428c <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    43ac:	f854 3c30 	ldr.w	r3, [r4, #-48]
    43b0:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    43b2:	e7ce      	b.n	4352 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    43b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    43b6:	1c5a      	adds	r2, r3, #1
    43b8:	d00d      	beq.n	43d6 <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    43ba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    43be:	2100      	movs	r1, #0
    43c0:	4638      	mov	r0, r7
    43c2:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    43c6:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    43ca:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    43ce:	d104      	bne.n	43da <z_init_static_threads+0x92>
	z_sched_start(thread);
    43d0:	4640      	mov	r0, r8
    43d2:	f000 fae9 	bl	49a8 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    43d6:	3430      	adds	r4, #48	; 0x30
    43d8:	e7c9      	b.n	436e <z_init_static_threads+0x26>
    43da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    43de:	2300      	movs	r3, #0
    43e0:	f7fb fe7c 	bl	dc <__aeabi_uldivmod>
    43e4:	4602      	mov	r2, r0
    43e6:	460b      	mov	r3, r1
    43e8:	f108 0018 	add.w	r0, r8, #24
    43ec:	4649      	mov	r1, r9
    43ee:	f000 fcd1 	bl	4d94 <z_add_timeout>
    43f2:	e7f0      	b.n	43d6 <z_init_static_threads+0x8e>
    43f4:	00006188 	.word	0x00006188
    43f8:	00006188 	.word	0x00006188
    43fc:	00005d4b 	.word	0x00005d4b

00004400 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    4400:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    4402:	4c0b      	ldr	r4, [pc, #44]	; (4430 <idle+0x30>)
	return !z_sys_post_kernel;
    4404:	4d0b      	ldr	r5, [pc, #44]	; (4434 <idle+0x34>)
	__asm__ volatile(
    4406:	f04f 0220 	mov.w	r2, #32
    440a:	f3ef 8311 	mrs	r3, BASEPRI
    440e:	f382 8812 	msr	BASEPRI_MAX, r2
    4412:	f3bf 8f6f 	isb	sy
    4416:	f001 fd61 	bl	5edc <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    441a:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    441c:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    441e:	b913      	cbnz	r3, 4426 <idle+0x26>
	arch_cpu_idle();
    4420:	f7fd ff68 	bl	22f4 <arch_cpu_idle>
}
    4424:	e7ef      	b.n	4406 <idle+0x6>
    4426:	f7fd fe91 	bl	214c <pm_system_suspend>
    442a:	2800      	cmp	r0, #0
    442c:	d1eb      	bne.n	4406 <idle+0x6>
    442e:	e7f7      	b.n	4420 <idle+0x20>
    4430:	2000083c 	.word	0x2000083c
    4434:	20000c9b 	.word	0x20000c9b

00004438 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    4438:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    443c:	4604      	mov	r4, r0
    443e:	4617      	mov	r7, r2
    4440:	461e      	mov	r6, r3
    4442:	f04f 0320 	mov.w	r3, #32
    4446:	f3ef 8811 	mrs	r8, BASEPRI
    444a:	f383 8812 	msr	BASEPRI_MAX, r3
    444e:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    4452:	68c3      	ldr	r3, [r0, #12]
    4454:	4a33      	ldr	r2, [pc, #204]	; (4524 <z_impl_k_mutex_lock+0xec>)
    4456:	b17b      	cbz	r3, 4478 <z_impl_k_mutex_lock+0x40>
    4458:	6880      	ldr	r0, [r0, #8]
    445a:	6891      	ldr	r1, [r2, #8]
    445c:	4288      	cmp	r0, r1
    445e:	d019      	beq.n	4494 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    4460:	ea57 0306 	orrs.w	r3, r7, r6
    4464:	d118      	bne.n	4498 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    4466:	f388 8811 	msr	BASEPRI, r8
    446a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    446e:	f06f 000f 	mvn.w	r0, #15
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    4472:	b002      	add	sp, #8
    4474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    4478:	6891      	ldr	r1, [r2, #8]
    447a:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    447e:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    4480:	3301      	adds	r3, #1
    4482:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    4484:	6893      	ldr	r3, [r2, #8]
    4486:	60a3      	str	r3, [r4, #8]
    4488:	f388 8811 	msr	BASEPRI, r8
    448c:	f3bf 8f6f 	isb	sy
		return 0;
    4490:	2000      	movs	r0, #0
    4492:	e7ee      	b.n	4472 <z_impl_k_mutex_lock+0x3a>
					_current->base.prio :
    4494:	6921      	ldr	r1, [r4, #16]
    4496:	e7f2      	b.n	447e <z_impl_k_mutex_lock+0x46>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    4498:	f991 100e 	ldrsb.w	r1, [r1, #14]
    449c:	f990 300e 	ldrsb.w	r3, [r0, #14]
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    44a0:	4299      	cmp	r1, r3
    44a2:	bfa8      	it	ge
    44a4:	4619      	movge	r1, r3
    44a6:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    44aa:	4291      	cmp	r1, r2
    44ac:	bfb8      	it	lt
    44ae:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    44b0:	428b      	cmp	r3, r1
    44b2:	dd2e      	ble.n	4512 <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    44b4:	f001 fc1c 	bl	5cf0 <adjust_owner_prio.isra.0>
    44b8:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    44ba:	e9cd 7600 	strd	r7, r6, [sp]
    44be:	481a      	ldr	r0, [pc, #104]	; (4528 <z_impl_k_mutex_lock+0xf0>)
    44c0:	4622      	mov	r2, r4
    44c2:	4641      	mov	r1, r8
    44c4:	f000 f9fa 	bl	48bc <z_pend_curr>
	if (got_mutex == 0) {
    44c8:	2800      	cmp	r0, #0
    44ca:	d0e1      	beq.n	4490 <z_impl_k_mutex_lock+0x58>
	__asm__ volatile(
    44cc:	f04f 0320 	mov.w	r3, #32
    44d0:	f3ef 8611 	mrs	r6, BASEPRI
    44d4:	f383 8812 	msr	BASEPRI_MAX, r3
    44d8:	f3bf 8f6f 	isb	sy
	if (likely(mutex->owner != NULL)) {
    44dc:	68a0      	ldr	r0, [r4, #8]
    44de:	b1d0      	cbz	r0, 4516 <z_impl_k_mutex_lock+0xde>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    44e0:	6823      	ldr	r3, [r4, #0]
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    44e2:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    44e4:	429c      	cmp	r4, r3
    44e6:	d00a      	beq.n	44fe <z_impl_k_mutex_lock+0xc6>
    44e8:	b14b      	cbz	r3, 44fe <z_impl_k_mutex_lock+0xc6>
    44ea:	f993 300e 	ldrsb.w	r3, [r3, #14]
    44ee:	4299      	cmp	r1, r3
    44f0:	bfa8      	it	ge
    44f2:	4619      	movge	r1, r3
    44f4:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    44f8:	4299      	cmp	r1, r3
    44fa:	bfb8      	it	lt
    44fc:	4619      	movlt	r1, r3
		resched = adjust_owner_prio(mutex, new_prio) || resched;
    44fe:	f001 fbf7 	bl	5cf0 <adjust_owner_prio.isra.0>
    4502:	b140      	cbz	r0, 4516 <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    4504:	4808      	ldr	r0, [pc, #32]	; (4528 <z_impl_k_mutex_lock+0xf0>)
    4506:	4631      	mov	r1, r6
    4508:	f000 fa3c 	bl	4984 <z_reschedule>
	return -EAGAIN;
    450c:	f06f 000a 	mvn.w	r0, #10
    4510:	e7af      	b.n	4472 <z_impl_k_mutex_lock+0x3a>
	bool resched = false;
    4512:	2500      	movs	r5, #0
    4514:	e7d1      	b.n	44ba <z_impl_k_mutex_lock+0x82>
	if (resched) {
    4516:	2d00      	cmp	r5, #0
    4518:	d1f4      	bne.n	4504 <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
    451a:	f386 8811 	msr	BASEPRI, r6
    451e:	f3bf 8f6f 	isb	sy
    4522:	e7f3      	b.n	450c <z_impl_k_mutex_lock+0xd4>
    4524:	2000083c 	.word	0x2000083c
    4528:	20000c9c 	.word	0x20000c9c

0000452c <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    452c:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    452e:	6883      	ldr	r3, [r0, #8]
{
    4530:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    4532:	b36b      	cbz	r3, 4590 <z_impl_k_mutex_unlock+0x64>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    4534:	4a19      	ldr	r2, [pc, #100]	; (459c <z_impl_k_mutex_unlock+0x70>)
    4536:	6892      	ldr	r2, [r2, #8]
    4538:	4293      	cmp	r3, r2
    453a:	d12c      	bne.n	4596 <z_impl_k_mutex_unlock+0x6a>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    453c:	68c3      	ldr	r3, [r0, #12]
    453e:	2b01      	cmp	r3, #1
    4540:	d903      	bls.n	454a <z_impl_k_mutex_unlock+0x1e>
		mutex->lock_count--;
    4542:	3b01      	subs	r3, #1
    4544:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
    4546:	2000      	movs	r0, #0
}
    4548:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    454a:	f04f 0320 	mov.w	r3, #32
    454e:	f3ef 8511 	mrs	r5, BASEPRI
    4552:	f383 8812 	msr	BASEPRI_MAX, r3
    4556:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    455a:	6901      	ldr	r1, [r0, #16]
    455c:	6880      	ldr	r0, [r0, #8]
    455e:	f001 fbc7 	bl	5cf0 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    4562:	4620      	mov	r0, r4
    4564:	f001 fc72 	bl	5e4c <z_unpend_first_thread>
	mutex->owner = new_owner;
    4568:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    456a:	b158      	cbz	r0, 4584 <z_impl_k_mutex_unlock+0x58>
		mutex->owner_orig_prio = new_owner->base.prio;
    456c:	f990 200e 	ldrsb.w	r2, [r0, #14]
    4570:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    4572:	2200      	movs	r2, #0
    4574:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    4576:	f001 fc32 	bl	5dde <z_ready_thread>
		z_reschedule(&lock, key);
    457a:	4809      	ldr	r0, [pc, #36]	; (45a0 <z_impl_k_mutex_unlock+0x74>)
    457c:	4629      	mov	r1, r5
    457e:	f000 fa01 	bl	4984 <z_reschedule>
    4582:	e7e0      	b.n	4546 <z_impl_k_mutex_unlock+0x1a>
		mutex->lock_count = 0U;
    4584:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    4586:	f385 8811 	msr	BASEPRI, r5
    458a:	f3bf 8f6f 	isb	sy
    458e:	e7da      	b.n	4546 <z_impl_k_mutex_unlock+0x1a>
		return -EINVAL;
    4590:	f06f 0015 	mvn.w	r0, #21
    4594:	e7d8      	b.n	4548 <z_impl_k_mutex_unlock+0x1c>
		return -EPERM;
    4596:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    459a:	e7d5      	b.n	4548 <z_impl_k_mutex_unlock+0x1c>
    459c:	2000083c 	.word	0x2000083c
    45a0:	20000c9c 	.word	0x20000c9c

000045a4 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    45a4:	b538      	push	{r3, r4, r5, lr}
    45a6:	4604      	mov	r4, r0
	__asm__ volatile(
    45a8:	f04f 0320 	mov.w	r3, #32
    45ac:	f3ef 8511 	mrs	r5, BASEPRI
    45b0:	f383 8812 	msr	BASEPRI_MAX, r3
    45b4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    45b8:	f001 fc48 	bl	5e4c <z_unpend_first_thread>

	if (thread != NULL) {
    45bc:	b148      	cbz	r0, 45d2 <z_impl_k_sem_give+0x2e>
    45be:	2200      	movs	r2, #0
    45c0:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    45c2:	f001 fc0c 	bl	5dde <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    45c6:	4629      	mov	r1, r5
    45c8:	4805      	ldr	r0, [pc, #20]	; (45e0 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    45ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    45ce:	f000 b9d9 	b.w	4984 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    45d2:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    45d6:	429a      	cmp	r2, r3
    45d8:	bf18      	it	ne
    45da:	3301      	addne	r3, #1
    45dc:	60a3      	str	r3, [r4, #8]
}
    45de:	e7f2      	b.n	45c6 <z_impl_k_sem_give+0x22>
    45e0:	20000c9c 	.word	0x20000c9c

000045e4 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    45e4:	b513      	push	{r0, r1, r4, lr}
    45e6:	f04f 0420 	mov.w	r4, #32
    45ea:	f3ef 8111 	mrs	r1, BASEPRI
    45ee:	f384 8812 	msr	BASEPRI_MAX, r4
    45f2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    45f6:	6884      	ldr	r4, [r0, #8]
    45f8:	b144      	cbz	r4, 460c <z_impl_k_sem_take+0x28>
		sem->count--;
    45fa:	3c01      	subs	r4, #1
    45fc:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    45fe:	f381 8811 	msr	BASEPRI, r1
    4602:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    4606:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    4608:	b002      	add	sp, #8
    460a:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    460c:	ea52 0403 	orrs.w	r4, r2, r3
    4610:	d106      	bne.n	4620 <z_impl_k_sem_take+0x3c>
    4612:	f381 8811 	msr	BASEPRI, r1
    4616:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    461a:	f06f 000f 	mvn.w	r0, #15
    461e:	e7f3      	b.n	4608 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    4620:	e9cd 2300 	strd	r2, r3, [sp]
    4624:	4602      	mov	r2, r0
    4626:	4802      	ldr	r0, [pc, #8]	; (4630 <z_impl_k_sem_take+0x4c>)
    4628:	f000 f948 	bl	48bc <z_pend_curr>
	return ret;
    462c:	e7ec      	b.n	4608 <z_impl_k_sem_take+0x24>
    462e:	bf00      	nop
    4630:	20000c9c 	.word	0x20000c9c

00004634 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
    4634:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
    4636:	4d07      	ldr	r5, [pc, #28]	; (4654 <z_reset_time_slice+0x20>)
    4638:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
    463a:	b154      	cbz	r4, 4652 <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    463c:	f7ff f912 	bl	3864 <sys_clock_elapsed>
    4640:	4b05      	ldr	r3, [pc, #20]	; (4658 <z_reset_time_slice+0x24>)
    4642:	4404      	add	r4, r0
    4644:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    4646:	6828      	ldr	r0, [r5, #0]
    4648:	2100      	movs	r1, #0
	}
}
    464a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
    464e:	f001 bc55 	b.w	5efc <z_set_timeout_expiry>
}
    4652:	bd38      	pop	{r3, r4, r5, pc}
    4654:	2000086c 	.word	0x2000086c
    4658:	2000083c 	.word	0x2000083c

0000465c <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
    465c:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    465e:	4d0d      	ldr	r5, [pc, #52]	; (4694 <update_cache+0x38>)
    4660:	462b      	mov	r3, r5
    4662:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4666:	429c      	cmp	r4, r3
    4668:	d000      	beq.n	466c <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    466a:	b904      	cbnz	r4, 466e <update_cache+0x12>
    466c:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    466e:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    4670:	b938      	cbnz	r0, 4682 <update_cache+0x26>
	if (z_is_thread_prevented_from_running(_current)) {
    4672:	7b5a      	ldrb	r2, [r3, #13]
    4674:	06d2      	lsls	r2, r2, #27
    4676:	d104      	bne.n	4682 <update_cache+0x26>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    4678:	69a2      	ldr	r2, [r4, #24]
    467a:	b912      	cbnz	r2, 4682 <update_cache+0x26>
	if (is_preempt(_current) || is_metairq(thread)) {
    467c:	89da      	ldrh	r2, [r3, #14]
    467e:	2a7f      	cmp	r2, #127	; 0x7f
    4680:	d805      	bhi.n	468e <update_cache+0x32>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
    4682:	429c      	cmp	r4, r3
    4684:	d002      	beq.n	468c <update_cache+0x30>
			z_reset_time_slice(thread);
    4686:	4620      	mov	r0, r4
    4688:	f7ff ffd4 	bl	4634 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
    468c:	4623      	mov	r3, r4
    468e:	61eb      	str	r3, [r5, #28]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
    4690:	bd38      	pop	{r3, r4, r5, pc}
    4692:	bf00      	nop
    4694:	2000083c 	.word	0x2000083c

00004698 <move_thread_to_end_of_prio_q>:
{
    4698:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    469a:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    469e:	7b43      	ldrb	r3, [r0, #13]
    46a0:	2a00      	cmp	r2, #0
{
    46a2:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    46a4:	da04      	bge.n	46b0 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    46a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    46aa:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    46ac:	f001 fb3b 	bl	5d26 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    46b0:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    46b2:	4a15      	ldr	r2, [pc, #84]	; (4708 <move_thread_to_end_of_prio_q+0x70>)
    46b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    46b8:	4610      	mov	r0, r2
    46ba:	734b      	strb	r3, [r1, #13]
    46bc:	f850 3f20 	ldr.w	r3, [r0, #32]!
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    46c0:	6a54      	ldr	r4, [r2, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    46c2:	4283      	cmp	r3, r0
    46c4:	bf08      	it	eq
    46c6:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    46c8:	b923      	cbnz	r3, 46d4 <move_thread_to_end_of_prio_q+0x3c>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
    46ca:	e9c1 0400 	strd	r0, r4, [r1]

	tail->next = node;
    46ce:	6021      	str	r1, [r4, #0]
	list->tail = node;
    46d0:	6251      	str	r1, [r2, #36]	; 0x24
}
    46d2:	e00c      	b.n	46ee <move_thread_to_end_of_prio_q+0x56>
	int32_t b1 = thread_1->base.prio;
    46d4:	f991 500e 	ldrsb.w	r5, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    46d8:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    46dc:	42b5      	cmp	r5, r6
    46de:	d00e      	beq.n	46fe <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
    46e0:	42ae      	cmp	r6, r5
    46e2:	dd0c      	ble.n	46fe <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    46e4:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    46e6:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    46ea:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    46ec:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    46ee:	6890      	ldr	r0, [r2, #8]
    46f0:	1a43      	subs	r3, r0, r1
    46f2:	4258      	negs	r0, r3
}
    46f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    46f8:	4158      	adcs	r0, r3
    46fa:	f7ff bfaf 	b.w	465c <update_cache>
	return (node == list->tail) ? NULL : node->next;
    46fe:	429c      	cmp	r4, r3
    4700:	d0e3      	beq.n	46ca <move_thread_to_end_of_prio_q+0x32>
    4702:	681b      	ldr	r3, [r3, #0]
    4704:	e7e0      	b.n	46c8 <move_thread_to_end_of_prio_q+0x30>
    4706:	bf00      	nop
    4708:	2000083c 	.word	0x2000083c

0000470c <ready_thread>:
{
    470c:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    470e:	f990 300d 	ldrsb.w	r3, [r0, #13]
    4712:	7b42      	ldrb	r2, [r0, #13]
    4714:	2b00      	cmp	r3, #0
    4716:	db29      	blt.n	476c <ready_thread+0x60>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4718:	06d3      	lsls	r3, r2, #27
    471a:	d127      	bne.n	476c <ready_thread+0x60>
	return node->next != NULL;
    471c:	6983      	ldr	r3, [r0, #24]
    471e:	bb2b      	cbnz	r3, 476c <ready_thread+0x60>
	return list->head == list;
    4720:	4913      	ldr	r1, [pc, #76]	; (4770 <ready_thread+0x64>)
	thread->base.thread_state |= _THREAD_QUEUED;
    4722:	f062 027f 	orn	r2, r2, #127	; 0x7f
    4726:	7342      	strb	r2, [r0, #13]
    4728:	460a      	mov	r2, r1
    472a:	f852 4f20 	ldr.w	r4, [r2, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    472e:	4294      	cmp	r4, r2
    4730:	bf18      	it	ne
    4732:	4623      	movne	r3, r4
	return (node == list->tail) ? NULL : node->next;
    4734:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4736:	b923      	cbnz	r3, 4742 <ready_thread+0x36>
	node->prev = tail;
    4738:	e9c0 2400 	strd	r2, r4, [r0]
	tail->next = node;
    473c:	6020      	str	r0, [r4, #0]
	list->tail = node;
    473e:	6248      	str	r0, [r1, #36]	; 0x24
}
    4740:	e00c      	b.n	475c <ready_thread+0x50>
	int32_t b1 = thread_1->base.prio;
    4742:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    4746:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    474a:	42b5      	cmp	r5, r6
    474c:	d00a      	beq.n	4764 <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    474e:	42ae      	cmp	r6, r5
    4750:	dd08      	ble.n	4764 <ready_thread+0x58>
	sys_dnode_t *const prev = successor->prev;
    4752:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4754:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    4758:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    475a:	6058      	str	r0, [r3, #4]
}
    475c:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    475e:	2000      	movs	r0, #0
    4760:	f7ff bf7c 	b.w	465c <update_cache>
	return (node == list->tail) ? NULL : node->next;
    4764:	42a3      	cmp	r3, r4
    4766:	d0e7      	beq.n	4738 <ready_thread+0x2c>
    4768:	681b      	ldr	r3, [r3, #0]
    476a:	e7e4      	b.n	4736 <ready_thread+0x2a>
}
    476c:	bc70      	pop	{r4, r5, r6}
    476e:	4770      	bx	lr
    4770:	2000083c 	.word	0x2000083c

00004774 <unready_thread>:
{
    4774:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    4776:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    477a:	7b43      	ldrb	r3, [r0, #13]
    477c:	2a00      	cmp	r2, #0
{
    477e:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    4780:	da04      	bge.n	478c <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4782:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4786:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4788:	f001 facd 	bl	5d26 <sys_dlist_remove>
	update_cache(thread == _current);
    478c:	4b04      	ldr	r3, [pc, #16]	; (47a0 <unready_thread+0x2c>)
    478e:	6898      	ldr	r0, [r3, #8]
    4790:	1a43      	subs	r3, r0, r1
    4792:	4258      	negs	r0, r3
    4794:	4158      	adcs	r0, r3
}
    4796:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    479a:	f7ff bf5f 	b.w	465c <update_cache>
    479e:	bf00      	nop
    47a0:	2000083c 	.word	0x2000083c

000047a4 <pend_locked>:
{
    47a4:	b570      	push	{r4, r5, r6, lr}
    47a6:	4615      	mov	r5, r2
    47a8:	461c      	mov	r4, r3
    47aa:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
    47ac:	f001 faef 	bl	5d8e <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    47b0:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    47b4:	bf08      	it	eq
    47b6:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    47ba:	d008      	beq.n	47ce <pend_locked+0x2a>
    47bc:	462a      	mov	r2, r5
    47be:	4623      	mov	r3, r4
    47c0:	f106 0018 	add.w	r0, r6, #24
    47c4:	4902      	ldr	r1, [pc, #8]	; (47d0 <pend_locked+0x2c>)
}
    47c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    47ca:	f000 bae3 	b.w	4d94 <z_add_timeout>
    47ce:	bd70      	pop	{r4, r5, r6, pc}
    47d0:	00005d4b 	.word	0x00005d4b

000047d4 <k_sched_time_slice_set>:
{
    47d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    47d6:	4604      	mov	r4, r0
    47d8:	460d      	mov	r5, r1
	__asm__ volatile(
    47da:	f04f 0320 	mov.w	r3, #32
    47de:	f3ef 8711 	mrs	r7, BASEPRI
    47e2:	f383 8812 	msr	BASEPRI_MAX, r3
    47e6:	f3bf 8f6f 	isb	sy
			return (uint32_t)((t * to_hz + off) / from_hz);
    47ea:	2600      	movs	r6, #0
    47ec:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    47f0:	f240 30e7 	movw	r0, #999	; 0x3e7
    47f4:	4631      	mov	r1, r6
    47f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    47fa:	2300      	movs	r3, #0
    47fc:	fbe4 010c 	umlal	r0, r1, r4, ip
    4800:	f7fb fc6c 	bl	dc <__aeabi_uldivmod>
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    4804:	42b4      	cmp	r4, r6
    4806:	dd02      	ble.n	480e <k_sched_time_slice_set+0x3a>
			slice_ticks = MAX(2, slice_ticks);
    4808:	2802      	cmp	r0, #2
    480a:	bfb8      	it	lt
    480c:	2002      	movlt	r0, #2
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    480e:	4a07      	ldr	r2, [pc, #28]	; (482c <k_sched_time_slice_set+0x58>)
		_current_cpu->slice_ticks = 0;
    4810:	4b07      	ldr	r3, [pc, #28]	; (4830 <k_sched_time_slice_set+0x5c>)
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    4812:	6010      	str	r0, [r2, #0]
		slice_max_prio = prio;
    4814:	4a07      	ldr	r2, [pc, #28]	; (4834 <k_sched_time_slice_set+0x60>)
		z_reset_time_slice(_current);
    4816:	6898      	ldr	r0, [r3, #8]
		_current_cpu->slice_ticks = 0;
    4818:	611e      	str	r6, [r3, #16]
		slice_max_prio = prio;
    481a:	6015      	str	r5, [r2, #0]
		z_reset_time_slice(_current);
    481c:	f7ff ff0a 	bl	4634 <z_reset_time_slice>
	__asm__ volatile(
    4820:	f387 8811 	msr	BASEPRI, r7
    4824:	f3bf 8f6f 	isb	sy
}
    4828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    482a:	bf00      	nop
    482c:	2000086c 	.word	0x2000086c
    4830:	2000083c 	.word	0x2000083c
    4834:	20000868 	.word	0x20000868

00004838 <z_time_slice>:
{
    4838:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    483a:	f04f 0320 	mov.w	r3, #32
    483e:	f3ef 8511 	mrs	r5, BASEPRI
    4842:	f383 8812 	msr	BASEPRI_MAX, r3
    4846:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    484a:	4b17      	ldr	r3, [pc, #92]	; (48a8 <z_time_slice+0x70>)
    484c:	4a17      	ldr	r2, [pc, #92]	; (48ac <z_time_slice+0x74>)
    484e:	689c      	ldr	r4, [r3, #8]
    4850:	6811      	ldr	r1, [r2, #0]
    4852:	428c      	cmp	r4, r1
    4854:	d107      	bne.n	4866 <z_time_slice+0x2e>
	z_reset_time_slice(curr);
    4856:	4620      	mov	r0, r4
    4858:	f7ff feec 	bl	4634 <z_reset_time_slice>
	__asm__ volatile(
    485c:	f385 8811 	msr	BASEPRI, r5
    4860:	f3bf 8f6f 	isb	sy
}
    4864:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    4866:	2100      	movs	r1, #0
    4868:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
    486a:	4a11      	ldr	r2, [pc, #68]	; (48b0 <z_time_slice+0x78>)
	if (slice_time(_current) && sliceable(_current)) {
    486c:	6812      	ldr	r2, [r2, #0]
    486e:	b1c2      	cbz	r2, 48a2 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    4870:	89e2      	ldrh	r2, [r4, #14]
    4872:	2a7f      	cmp	r2, #127	; 0x7f
    4874:	d815      	bhi.n	48a2 <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    4876:	7b62      	ldrb	r2, [r4, #13]
    4878:	06d2      	lsls	r2, r2, #27
    487a:	d112      	bne.n	48a2 <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    487c:	4a0d      	ldr	r2, [pc, #52]	; (48b4 <z_time_slice+0x7c>)
    487e:	f994 100e 	ldrsb.w	r1, [r4, #14]
    4882:	6812      	ldr	r2, [r2, #0]
    4884:	4291      	cmp	r1, r2
    4886:	db0c      	blt.n	48a2 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    4888:	4a0b      	ldr	r2, [pc, #44]	; (48b8 <z_time_slice+0x80>)
    488a:	4294      	cmp	r4, r2
    488c:	d009      	beq.n	48a2 <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    488e:	691a      	ldr	r2, [r3, #16]
    4890:	4282      	cmp	r2, r0
    4892:	dc03      	bgt.n	489c <z_time_slice+0x64>
		move_thread_to_end_of_prio_q(curr);
    4894:	4620      	mov	r0, r4
    4896:	f7ff feff 	bl	4698 <move_thread_to_end_of_prio_q>
    489a:	e7dc      	b.n	4856 <z_time_slice+0x1e>
			_current_cpu->slice_ticks -= ticks;
    489c:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
    489e:	611a      	str	r2, [r3, #16]
    48a0:	e7dc      	b.n	485c <z_time_slice+0x24>
    48a2:	2200      	movs	r2, #0
    48a4:	e7fb      	b.n	489e <z_time_slice+0x66>
    48a6:	bf00      	nop
    48a8:	2000083c 	.word	0x2000083c
    48ac:	20000864 	.word	0x20000864
    48b0:	2000086c 	.word	0x2000086c
    48b4:	20000868 	.word	0x20000868
    48b8:	20000570 	.word	0x20000570

000048bc <z_pend_curr>:
{
    48bc:	b570      	push	{r4, r5, r6, lr}
	pending_current = _current;
    48be:	480c      	ldr	r0, [pc, #48]	; (48f0 <z_pend_curr+0x34>)
    48c0:	4d0c      	ldr	r5, [pc, #48]	; (48f4 <z_pend_curr+0x38>)
    48c2:	6886      	ldr	r6, [r0, #8]
    48c4:	602e      	str	r6, [r5, #0]
{
    48c6:	460c      	mov	r4, r1
    48c8:	4611      	mov	r1, r2
    48ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
	__asm__ volatile(
    48ce:	f04f 0620 	mov.w	r6, #32
    48d2:	f3ef 8511 	mrs	r5, BASEPRI
    48d6:	f386 8812 	msr	BASEPRI_MAX, r6
    48da:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    48de:	6880      	ldr	r0, [r0, #8]
    48e0:	f7ff ff60 	bl	47a4 <pend_locked>
	ret = arch_swap(key);
    48e4:	4620      	mov	r0, r4
}
    48e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    48ea:	f7fd bdd5 	b.w	2498 <arch_swap>
    48ee:	bf00      	nop
    48f0:	2000083c 	.word	0x2000083c
    48f4:	20000864 	.word	0x20000864

000048f8 <z_set_prio>:
{
    48f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    48fa:	4604      	mov	r4, r0
    48fc:	f04f 0320 	mov.w	r3, #32
    4900:	f3ef 8611 	mrs	r6, BASEPRI
    4904:	f383 8812 	msr	BASEPRI_MAX, r3
    4908:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    490c:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    490e:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    4910:	b249      	sxtb	r1, r1
    4912:	d119      	bne.n	4948 <z_set_prio+0x50>
	return node->next != NULL;
    4914:	6985      	ldr	r5, [r0, #24]
    4916:	b9bd      	cbnz	r5, 4948 <z_set_prio+0x50>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4918:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    491c:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    491e:	f001 fa02 	bl	5d26 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    4922:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    4924:	4a16      	ldr	r2, [pc, #88]	; (4980 <z_set_prio+0x88>)
				thread->base.prio = prio;
    4926:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    4928:	f063 037f 	orn	r3, r3, #127	; 0x7f
    492c:	7343      	strb	r3, [r0, #13]
    492e:	4613      	mov	r3, r2
    4930:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4934:	4298      	cmp	r0, r3
    4936:	bf18      	it	ne
    4938:	4605      	movne	r5, r0
	return (node == list->tail) ? NULL : node->next;
    493a:	6a50      	ldr	r0, [r2, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    493c:	b95d      	cbnz	r5, 4956 <z_set_prio+0x5e>
	node->prev = tail;
    493e:	e9c4 3000 	strd	r3, r0, [r4]
	tail->next = node;
    4942:	6004      	str	r4, [r0, #0]
	list->tail = node;
    4944:	6254      	str	r4, [r2, #36]	; 0x24
}
    4946:	e011      	b.n	496c <z_set_prio+0x74>
			thread->base.prio = prio;
    4948:	73a1      	strb	r1, [r4, #14]
    494a:	2000      	movs	r0, #0
	__asm__ volatile(
    494c:	f386 8811 	msr	BASEPRI, r6
    4950:	f3bf 8f6f 	isb	sy
}
    4954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int32_t b2 = thread_2->base.prio;
    4956:	f995 700e 	ldrsb.w	r7, [r5, #14]
	if (b1 != b2) {
    495a:	42b9      	cmp	r1, r7
    495c:	d00b      	beq.n	4976 <z_set_prio+0x7e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    495e:	428f      	cmp	r7, r1
    4960:	dd09      	ble.n	4976 <z_set_prio+0x7e>
	sys_dnode_t *const prev = successor->prev;
    4962:	686b      	ldr	r3, [r5, #4]
	node->next = successor;
    4964:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
    4968:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    496a:	606c      	str	r4, [r5, #4]
			update_cache(1);
    496c:	2001      	movs	r0, #1
    496e:	f7ff fe75 	bl	465c <update_cache>
    4972:	2001      	movs	r0, #1
    4974:	e7ea      	b.n	494c <z_set_prio+0x54>
	return (node == list->tail) ? NULL : node->next;
    4976:	42a8      	cmp	r0, r5
    4978:	d0e1      	beq.n	493e <z_set_prio+0x46>
    497a:	682d      	ldr	r5, [r5, #0]
    497c:	e7de      	b.n	493c <z_set_prio+0x44>
    497e:	bf00      	nop
    4980:	2000083c 	.word	0x2000083c

00004984 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    4984:	b949      	cbnz	r1, 499a <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4986:	f3ef 8005 	mrs	r0, IPSR
    498a:	b930      	cbnz	r0, 499a <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    498c:	4b05      	ldr	r3, [pc, #20]	; (49a4 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    498e:	69da      	ldr	r2, [r3, #28]
    4990:	689b      	ldr	r3, [r3, #8]
    4992:	429a      	cmp	r2, r3
    4994:	d001      	beq.n	499a <z_reschedule+0x16>
    4996:	f7fd bd7f 	b.w	2498 <arch_swap>
    499a:	f381 8811 	msr	BASEPRI, r1
    499e:	f3bf 8f6f 	isb	sy
}
    49a2:	4770      	bx	lr
    49a4:	2000083c 	.word	0x2000083c

000049a8 <z_sched_start>:
{
    49a8:	b510      	push	{r4, lr}
	__asm__ volatile(
    49aa:	f04f 0220 	mov.w	r2, #32
    49ae:	f3ef 8411 	mrs	r4, BASEPRI
    49b2:	f382 8812 	msr	BASEPRI_MAX, r2
    49b6:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    49ba:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    49bc:	0751      	lsls	r1, r2, #29
    49be:	d404      	bmi.n	49ca <z_sched_start+0x22>
	__asm__ volatile(
    49c0:	f384 8811 	msr	BASEPRI, r4
    49c4:	f3bf 8f6f 	isb	sy
}
    49c8:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    49ca:	f022 0204 	bic.w	r2, r2, #4
    49ce:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    49d0:	f7ff fe9c 	bl	470c <ready_thread>
	z_reschedule(&sched_spinlock, key);
    49d4:	4621      	mov	r1, r4
    49d6:	4802      	ldr	r0, [pc, #8]	; (49e0 <z_sched_start+0x38>)
}
    49d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    49dc:	f7ff bfd2 	b.w	4984 <z_reschedule>
    49e0:	20000c9c 	.word	0x20000c9c

000049e4 <z_impl_k_thread_suspend>:
{
    49e4:	b570      	push	{r4, r5, r6, lr}
    49e6:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    49e8:	3018      	adds	r0, #24
    49ea:	f001 fa61 	bl	5eb0 <z_abort_timeout>
	__asm__ volatile(
    49ee:	f04f 0320 	mov.w	r3, #32
    49f2:	f3ef 8611 	mrs	r6, BASEPRI
    49f6:	f383 8812 	msr	BASEPRI_MAX, r3
    49fa:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    49fe:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    4a02:	7b63      	ldrb	r3, [r4, #13]
    4a04:	2a00      	cmp	r2, #0
    4a06:	da05      	bge.n	4a14 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4a08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4a0c:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4a0e:	4620      	mov	r0, r4
    4a10:	f001 f989 	bl	5d26 <sys_dlist_remove>
		update_cache(thread == _current);
    4a14:	4d0b      	ldr	r5, [pc, #44]	; (4a44 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4a16:	7b63      	ldrb	r3, [r4, #13]
    4a18:	68a8      	ldr	r0, [r5, #8]
    4a1a:	f043 0310 	orr.w	r3, r3, #16
    4a1e:	7363      	strb	r3, [r4, #13]
    4a20:	1b03      	subs	r3, r0, r4
    4a22:	4258      	negs	r0, r3
    4a24:	4158      	adcs	r0, r3
    4a26:	f7ff fe19 	bl	465c <update_cache>
	__asm__ volatile(
    4a2a:	f386 8811 	msr	BASEPRI, r6
    4a2e:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    4a32:	68ab      	ldr	r3, [r5, #8]
    4a34:	42a3      	cmp	r3, r4
    4a36:	d103      	bne.n	4a40 <z_impl_k_thread_suspend+0x5c>
}
    4a38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    4a3c:	f001 ba2e 	b.w	5e9c <z_reschedule_unlocked>
}
    4a40:	bd70      	pop	{r4, r5, r6, pc}
    4a42:	bf00      	nop
    4a44:	2000083c 	.word	0x2000083c

00004a48 <k_sched_lock>:
	__asm__ volatile(
    4a48:	f04f 0320 	mov.w	r3, #32
    4a4c:	f3ef 8111 	mrs	r1, BASEPRI
    4a50:	f383 8812 	msr	BASEPRI_MAX, r3
    4a54:	f3bf 8f6f 	isb	sy
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    4a58:	4b04      	ldr	r3, [pc, #16]	; (4a6c <k_sched_lock+0x24>)
    4a5a:	689a      	ldr	r2, [r3, #8]
    4a5c:	7bd3      	ldrb	r3, [r2, #15]
    4a5e:	3b01      	subs	r3, #1
    4a60:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    4a62:	f381 8811 	msr	BASEPRI, r1
    4a66:	f3bf 8f6f 	isb	sy
}
    4a6a:	4770      	bx	lr
    4a6c:	2000083c 	.word	0x2000083c

00004a70 <k_sched_unlock>:
{
    4a70:	b510      	push	{r4, lr}
	__asm__ volatile(
    4a72:	f04f 0320 	mov.w	r3, #32
    4a76:	f3ef 8411 	mrs	r4, BASEPRI
    4a7a:	f383 8812 	msr	BASEPRI_MAX, r3
    4a7e:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    4a82:	4b08      	ldr	r3, [pc, #32]	; (4aa4 <k_sched_unlock+0x34>)
    4a84:	689a      	ldr	r2, [r3, #8]
    4a86:	7bd3      	ldrb	r3, [r2, #15]
    4a88:	3301      	adds	r3, #1
    4a8a:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    4a8c:	2000      	movs	r0, #0
    4a8e:	f7ff fde5 	bl	465c <update_cache>
	__asm__ volatile(
    4a92:	f384 8811 	msr	BASEPRI, r4
    4a96:	f3bf 8f6f 	isb	sy
}
    4a9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    4a9e:	f001 b9fd 	b.w	5e9c <z_reschedule_unlocked>
    4aa2:	bf00      	nop
    4aa4:	2000083c 	.word	0x2000083c

00004aa8 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    4aa8:	4b04      	ldr	r3, [pc, #16]	; (4abc <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    4aaa:	2100      	movs	r1, #0
    4aac:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    4ab0:	e9c3 2208 	strd	r2, r2, [r3, #32]
    4ab4:	4608      	mov	r0, r1
    4ab6:	f7ff be8d 	b.w	47d4 <k_sched_time_slice_set>
    4aba:	bf00      	nop
    4abc:	2000083c 	.word	0x2000083c

00004ac0 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
    4ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    4ac2:	f04f 0320 	mov.w	r3, #32
    4ac6:	f3ef 8511 	mrs	r5, BASEPRI
    4aca:	f383 8812 	msr	BASEPRI_MAX, r3
    4ace:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    4ad2:	4919      	ldr	r1, [pc, #100]	; (4b38 <z_impl_k_yield+0x78>)
    4ad4:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4ad6:	7b43      	ldrb	r3, [r0, #13]
    4ad8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4adc:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4ade:	f001 f922 	bl	5d26 <sys_dlist_remove>
	}
	queue_thread(_current);
    4ae2:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    4ae4:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    4ae6:	4608      	mov	r0, r1
    4ae8:	f062 027f 	orn	r2, r2, #127	; 0x7f
    4aec:	735a      	strb	r2, [r3, #13]
    4aee:	f850 2f20 	ldr.w	r2, [r0, #32]!
	return (node == list->tail) ? NULL : node->next;
    4af2:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4af4:	4282      	cmp	r2, r0
    4af6:	bf08      	it	eq
    4af8:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4afa:	b922      	cbnz	r2, 4b06 <z_impl_k_yield+0x46>
	node->prev = tail;
    4afc:	e9c3 0400 	strd	r0, r4, [r3]
	tail->next = node;
    4b00:	6023      	str	r3, [r4, #0]
	list->tail = node;
    4b02:	624b      	str	r3, [r1, #36]	; 0x24
}
    4b04:	e00c      	b.n	4b20 <z_impl_k_yield+0x60>
	int32_t b1 = thread_1->base.prio;
    4b06:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    4b0a:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
    4b0e:	42be      	cmp	r6, r7
    4b10:	d00e      	beq.n	4b30 <z_impl_k_yield+0x70>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4b12:	42b7      	cmp	r7, r6
    4b14:	dd0c      	ble.n	4b30 <z_impl_k_yield+0x70>
	sys_dnode_t *const prev = successor->prev;
    4b16:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    4b18:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    4b1c:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    4b1e:	6053      	str	r3, [r2, #4]
	update_cache(1);
    4b20:	2001      	movs	r0, #1
    4b22:	f7ff fd9b 	bl	465c <update_cache>
    4b26:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    4b28:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    4b2c:	f7fd bcb4 	b.w	2498 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    4b30:	42a2      	cmp	r2, r4
    4b32:	d0e3      	beq.n	4afc <z_impl_k_yield+0x3c>
    4b34:	6812      	ldr	r2, [r2, #0]
    4b36:	e7e0      	b.n	4afa <z_impl_k_yield+0x3a>
    4b38:	2000083c 	.word	0x2000083c

00004b3c <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    4b3c:	ea50 0301 	orrs.w	r3, r0, r1
{
    4b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4b44:	4605      	mov	r5, r0
    4b46:	460e      	mov	r6, r1
	if (ticks == 0) {
    4b48:	d103      	bne.n	4b52 <z_tick_sleep+0x16>
	z_impl_k_yield();
    4b4a:	f7ff ffb9 	bl	4ac0 <z_impl_k_yield>
		k_yield();
		return 0;
    4b4e:	2000      	movs	r0, #0
    4b50:	e02c      	b.n	4bac <z_tick_sleep+0x70>
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
    4b52:	1c83      	adds	r3, r0, #2
    4b54:	f171 33ff 	sbcs.w	r3, r1, #4294967295	; 0xffffffff
    4b58:	db2a      	blt.n	4bb0 <z_tick_sleep+0x74>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    4b5a:	f001 f9eb 	bl	5f34 <sys_clock_tick_get_32>
    4b5e:	1944      	adds	r4, r0, r5
    4b60:	f04f 0320 	mov.w	r3, #32
    4b64:	f3ef 8811 	mrs	r8, BASEPRI
    4b68:	f383 8812 	msr	BASEPRI_MAX, r3
    4b6c:	f3bf 8f6f 	isb	sy
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    4b70:	4f11      	ldr	r7, [pc, #68]	; (4bb8 <z_tick_sleep+0x7c>)
    4b72:	4b12      	ldr	r3, [pc, #72]	; (4bbc <z_tick_sleep+0x80>)
    4b74:	68b8      	ldr	r0, [r7, #8]
    4b76:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    4b78:	f7ff fdfc 	bl	4774 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    4b7c:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4b7e:	4910      	ldr	r1, [pc, #64]	; (4bc0 <z_tick_sleep+0x84>)
    4b80:	462a      	mov	r2, r5
    4b82:	4633      	mov	r3, r6
    4b84:	3018      	adds	r0, #24
    4b86:	f000 f905 	bl	4d94 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    4b8a:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4b8c:	7b53      	ldrb	r3, [r2, #13]
    4b8e:	f043 0310 	orr.w	r3, r3, #16
    4b92:	7353      	strb	r3, [r2, #13]
    4b94:	4640      	mov	r0, r8
    4b96:	f7fd fc7f 	bl	2498 <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    4b9a:	f001 f9cb 	bl	5f34 <sys_clock_tick_get_32>
    4b9e:	1a20      	subs	r0, r4, r0
    4ba0:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    4ba4:	2801      	cmp	r0, #1
    4ba6:	f173 0300 	sbcs.w	r3, r3, #0
    4baa:	dbd0      	blt.n	4b4e <z_tick_sleep+0x12>
		return ticks;
	}
#endif

	return 0;
}
    4bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    4bb0:	f06f 0401 	mvn.w	r4, #1
    4bb4:	1a24      	subs	r4, r4, r0
    4bb6:	e7d3      	b.n	4b60 <z_tick_sleep+0x24>
    4bb8:	2000083c 	.word	0x2000083c
    4bbc:	20000864 	.word	0x20000864
    4bc0:	00005d4b 	.word	0x00005d4b

00004bc4 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4bc4:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    4bc8:	bf08      	it	eq
    4bca:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    4bce:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4bd0:	d106      	bne.n	4be0 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    4bd2:	4b08      	ldr	r3, [pc, #32]	; (4bf4 <z_impl_k_sleep+0x30>)
    4bd4:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    4bd6:	f7ff ff05 	bl	49e4 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    4bda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    4bde:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    4be0:	f7ff ffac 	bl	4b3c <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    4be4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    4be8:	fb80 0303 	smull	r0, r3, r0, r3
    4bec:	0bc0      	lsrs	r0, r0, #15
    4bee:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    4bf2:	e7f4      	b.n	4bde <z_impl_k_sleep+0x1a>
    4bf4:	2000083c 	.word	0x2000083c

00004bf8 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    4bf8:	4b01      	ldr	r3, [pc, #4]	; (4c00 <z_impl_z_current_get+0x8>)
    4bfa:	6898      	ldr	r0, [r3, #8]
    4bfc:	4770      	bx	lr
    4bfe:	bf00      	nop
    4c00:	2000083c 	.word	0x2000083c

00004c04 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    4c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4c08:	4604      	mov	r4, r0
    4c0a:	f04f 0320 	mov.w	r3, #32
    4c0e:	f3ef 8611 	mrs	r6, BASEPRI
    4c12:	f383 8812 	msr	BASEPRI_MAX, r3
    4c16:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    4c1a:	7b03      	ldrb	r3, [r0, #12]
    4c1c:	07d9      	lsls	r1, r3, #31
    4c1e:	d50b      	bpl.n	4c38 <z_thread_abort+0x34>
	__asm__ volatile(
    4c20:	f386 8811 	msr	BASEPRI, r6
    4c24:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
    4c28:	4040      	eors	r0, r0
    4c2a:	f380 8811 	msr	BASEPRI, r0
    4c2e:	f04f 0004 	mov.w	r0, #4
    4c32:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    4c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    4c38:	7b43      	ldrb	r3, [r0, #13]
    4c3a:	071a      	lsls	r2, r3, #28
    4c3c:	d504      	bpl.n	4c48 <z_thread_abort+0x44>
    4c3e:	f386 8811 	msr	BASEPRI, r6
    4c42:	f3bf 8f6f 	isb	sy
    4c46:	e7f5      	b.n	4c34 <z_thread_abort+0x30>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4c48:	f023 0220 	bic.w	r2, r3, #32
    4c4c:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    4c50:	09d2      	lsrs	r2, r2, #7
    4c52:	d120      	bne.n	4c96 <z_thread_abort+0x92>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4c54:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    4c56:	68a3      	ldr	r3, [r4, #8]
    4c58:	b113      	cbz	r3, 4c60 <z_thread_abort+0x5c>
			unpend_thread_no_timeout(thread);
    4c5a:	4620      	mov	r0, r4
    4c5c:	f001 f86b 	bl	5d36 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    4c60:	f104 0018 	add.w	r0, r4, #24
    4c64:	f001 f924 	bl	5eb0 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    4c68:	f104 0758 	add.w	r7, r4, #88	; 0x58
    4c6c:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    4c70:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4c72:	42bd      	cmp	r5, r7
    4c74:	d000      	beq.n	4c78 <z_thread_abort+0x74>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    4c76:	b9b5      	cbnz	r5, 4ca6 <z_thread_abort+0xa2>
		update_cache(1);
    4c78:	2001      	movs	r0, #1
    4c7a:	f7ff fcef 	bl	465c <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    4c7e:	4b10      	ldr	r3, [pc, #64]	; (4cc0 <z_thread_abort+0xbc>)
    4c80:	689b      	ldr	r3, [r3, #8]
    4c82:	42a3      	cmp	r3, r4
    4c84:	d1db      	bne.n	4c3e <z_thread_abort+0x3a>
    4c86:	f3ef 8305 	mrs	r3, IPSR
    4c8a:	2b00      	cmp	r3, #0
    4c8c:	d1d7      	bne.n	4c3e <z_thread_abort+0x3a>
    4c8e:	4630      	mov	r0, r6
    4c90:	f7fd fc02 	bl	2498 <arch_swap>
	return ret;
    4c94:	e7d3      	b.n	4c3e <z_thread_abort+0x3a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4c96:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    4c9a:	f043 0308 	orr.w	r3, r3, #8
    4c9e:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4ca0:	f001 f841 	bl	5d26 <sys_dlist_remove>
}
    4ca4:	e7d7      	b.n	4c56 <z_thread_abort+0x52>
		unpend_thread_no_timeout(thread);
    4ca6:	4628      	mov	r0, r5
    4ca8:	f001 f845 	bl	5d36 <unpend_thread_no_timeout>
    4cac:	f105 0018 	add.w	r0, r5, #24
    4cb0:	f001 f8fe 	bl	5eb0 <z_abort_timeout>
    4cb4:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    4cb8:	4628      	mov	r0, r5
    4cba:	f7ff fd27 	bl	470c <ready_thread>
    4cbe:	e7d7      	b.n	4c70 <z_thread_abort+0x6c>
    4cc0:	2000083c 	.word	0x2000083c

00004cc4 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    4cc4:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    4cc6:	4806      	ldr	r0, [pc, #24]	; (4ce0 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    4cc8:	4a06      	ldr	r2, [pc, #24]	; (4ce4 <z_data_copy+0x20>)
    4cca:	4907      	ldr	r1, [pc, #28]	; (4ce8 <z_data_copy+0x24>)
    4ccc:	1a12      	subs	r2, r2, r0
    4cce:	f000 fffb 	bl	5cc8 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    4cd2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    4cd6:	4a05      	ldr	r2, [pc, #20]	; (4cec <z_data_copy+0x28>)
    4cd8:	4905      	ldr	r1, [pc, #20]	; (4cf0 <z_data_copy+0x2c>)
    4cda:	4806      	ldr	r0, [pc, #24]	; (4cf4 <z_data_copy+0x30>)
    4cdc:	f000 bff4 	b.w	5cc8 <z_early_memcpy>
    4ce0:	20000000 	.word	0x20000000
    4ce4:	2000008c 	.word	0x2000008c
    4ce8:	00006bbc 	.word	0x00006bbc
    4cec:	00000000 	.word	0x00000000
    4cf0:	00006bbc 	.word	0x00006bbc
    4cf4:	20000000 	.word	0x20000000

00004cf8 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4cf8:	4b03      	ldr	r3, [pc, #12]	; (4d08 <elapsed+0x10>)
    4cfa:	681b      	ldr	r3, [r3, #0]
    4cfc:	b90b      	cbnz	r3, 4d02 <elapsed+0xa>
    4cfe:	f7fe bdb1 	b.w	3864 <sys_clock_elapsed>
}
    4d02:	2000      	movs	r0, #0
    4d04:	4770      	bx	lr
    4d06:	bf00      	nop
    4d08:	20000870 	.word	0x20000870

00004d0c <next_timeout>:

static int32_t next_timeout(void)
{
    4d0c:	b510      	push	{r4, lr}
	return list->head == list;
    4d0e:	4b11      	ldr	r3, [pc, #68]	; (4d54 <next_timeout+0x48>)
    4d10:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4d12:	429c      	cmp	r4, r3
    4d14:	d10a      	bne.n	4d2c <next_timeout+0x20>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    4d16:	f7ff ffef 	bl	4cf8 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
    4d1a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    4d1e:	4b0e      	ldr	r3, [pc, #56]	; (4d58 <next_timeout+0x4c>)
    4d20:	691b      	ldr	r3, [r3, #16]
    4d22:	b113      	cbz	r3, 4d2a <next_timeout+0x1e>
    4d24:	4298      	cmp	r0, r3
    4d26:	bfa8      	it	ge
    4d28:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    4d2a:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
    4d2c:	f7ff ffe4 	bl	4cf8 <elapsed>
	if ((to == NULL) ||
    4d30:	2c00      	cmp	r4, #0
    4d32:	d0f2      	beq.n	4d1a <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    4d34:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    4d38:	1a1b      	subs	r3, r3, r0
    4d3a:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    4d3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4d42:	f172 0100 	sbcs.w	r1, r2, #0
    4d46:	dae8      	bge.n	4d1a <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
    4d48:	2a00      	cmp	r2, #0
    4d4a:	bfac      	ite	ge
    4d4c:	4618      	movge	r0, r3
    4d4e:	2000      	movlt	r0, #0
    4d50:	e7e5      	b.n	4d1e <next_timeout+0x12>
    4d52:	bf00      	nop
    4d54:	2000001c 	.word	0x2000001c
    4d58:	2000083c 	.word	0x2000083c

00004d5c <remove_timeout>:
{
    4d5c:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4d5e:	b170      	cbz	r0, 4d7e <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    4d60:	4b0b      	ldr	r3, [pc, #44]	; (4d90 <remove_timeout+0x34>)
    4d62:	685b      	ldr	r3, [r3, #4]
    4d64:	4298      	cmp	r0, r3
    4d66:	d00a      	beq.n	4d7e <remove_timeout+0x22>
    4d68:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
    4d6a:	b143      	cbz	r3, 4d7e <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    4d6c:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    4d70:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    4d74:	1912      	adds	r2, r2, r4
    4d76:	eb41 0105 	adc.w	r1, r1, r5
    4d7a:	e9c3 2104 	strd	r2, r1, [r3, #16]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    4d7e:	e9d0 3200 	ldrd	r3, r2, [r0]

	prev->next = next;
    4d82:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    4d84:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    4d86:	2300      	movs	r3, #0
	node->prev = NULL;
    4d88:	e9c0 3300 	strd	r3, r3, [r0]
}
    4d8c:	bd30      	pop	{r4, r5, pc}
    4d8e:	bf00      	nop
    4d90:	2000001c 	.word	0x2000001c

00004d94 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4d94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    4d98:	bf08      	it	eq
    4d9a:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    4d9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4da0:	4604      	mov	r4, r0
    4da2:	461d      	mov	r5, r3
    4da4:	4616      	mov	r6, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4da6:	d061      	beq.n	4e6c <z_add_timeout+0xd8>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    4da8:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    4daa:	f04f 0320 	mov.w	r3, #32
    4dae:	f3ef 8711 	mrs	r7, BASEPRI
    4db2:	f383 8812 	msr	BASEPRI_MAX, r3
    4db6:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    4dba:	3201      	adds	r2, #1
    4dbc:	f175 33ff 	sbcs.w	r3, r5, #4294967295	; 0xffffffff
    4dc0:	da24      	bge.n	4e0c <z_add_timeout+0x78>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    4dc2:	4930      	ldr	r1, [pc, #192]	; (4e84 <z_add_timeout+0xf0>)
    4dc4:	e9d1 2000 	ldrd	r2, r0, [r1]
    4dc8:	f06f 0301 	mvn.w	r3, #1
    4dcc:	1a9b      	subs	r3, r3, r2
    4dce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    4dd2:	eb62 0000 	sbc.w	r0, r2, r0
    4dd6:	1b9e      	subs	r6, r3, r6
    4dd8:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
    4ddc:	2e01      	cmp	r6, #1
    4dde:	f170 0300 	sbcs.w	r3, r0, #0
    4de2:	da01      	bge.n	4de8 <z_add_timeout+0x54>
    4de4:	2601      	movs	r6, #1
    4de6:	2000      	movs	r0, #0
    4de8:	e9c4 6004 	strd	r6, r0, [r4, #16]
	return list->head == list;
    4dec:	4e26      	ldr	r6, [pc, #152]	; (4e88 <z_add_timeout+0xf4>)
    4dee:	f8d6 c000 	ldr.w	ip, [r6]
	return (node == list->tail) ? NULL : node->next;
    4df2:	6875      	ldr	r5, [r6, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4df4:	45b4      	cmp	ip, r6
    4df6:	bf08      	it	eq
    4df8:	f04f 0c00 	moveq.w	ip, #0
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
    4dfc:	f1bc 0f00 	cmp.w	ip, #0
    4e00:	d10d      	bne.n	4e1e <z_add_timeout+0x8a>
	node->prev = tail;
    4e02:	e9c4 6500 	strd	r6, r5, [r4]
	tail->next = node;
    4e06:	602c      	str	r4, [r5, #0]
	list->tail = node;
    4e08:	6074      	str	r4, [r6, #4]
}
    4e0a:	e01c      	b.n	4e46 <z_add_timeout+0xb2>
			to->dticks = timeout.ticks + 1 + elapsed();
    4e0c:	f7ff ff74 	bl	4cf8 <elapsed>
    4e10:	3601      	adds	r6, #1
    4e12:	f145 0500 	adc.w	r5, r5, #0
    4e16:	1836      	adds	r6, r6, r0
    4e18:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    4e1c:	e7e4      	b.n	4de8 <z_add_timeout+0x54>
			if (t->dticks > to->dticks) {
    4e1e:	e9dc 2004 	ldrd	r2, r0, [ip, #16]
    4e22:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
    4e26:	4293      	cmp	r3, r2
    4e28:	eb71 0e00 	sbcs.w	lr, r1, r0
    4e2c:	da1f      	bge.n	4e6e <z_add_timeout+0xda>
				t->dticks -= to->dticks;
    4e2e:	1ad2      	subs	r2, r2, r3
	sys_dnode_t *const prev = successor->prev;
    4e30:	f8dc 3004 	ldr.w	r3, [ip, #4]
    4e34:	eb60 0001 	sbc.w	r0, r0, r1
    4e38:	e9cc 2004 	strd	r2, r0, [ip, #16]
	node->next = successor;
    4e3c:	e9c4 c300 	strd	ip, r3, [r4]
	prev->next = node;
    4e40:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    4e42:	f8cc 4004 	str.w	r4, [ip, #4]
	return list->head == list;
    4e46:	6833      	ldr	r3, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4e48:	42b3      	cmp	r3, r6
    4e4a:	d00b      	beq.n	4e64 <z_add_timeout+0xd0>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    4e4c:	429c      	cmp	r4, r3
    4e4e:	d109      	bne.n	4e64 <z_add_timeout+0xd0>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    4e50:	f7ff ff5c 	bl	4d0c <next_timeout>

			if (next_time == 0 ||
    4e54:	b118      	cbz	r0, 4e5e <z_add_timeout+0xca>
			    _current_cpu->slice_ticks != next_time) {
    4e56:	4b0d      	ldr	r3, [pc, #52]	; (4e8c <z_add_timeout+0xf8>)
			if (next_time == 0 ||
    4e58:	691b      	ldr	r3, [r3, #16]
    4e5a:	4283      	cmp	r3, r0
    4e5c:	d002      	beq.n	4e64 <z_add_timeout+0xd0>
				sys_clock_set_timeout(next_time, false);
    4e5e:	2100      	movs	r1, #0
    4e60:	f7fe fcce 	bl	3800 <sys_clock_set_timeout>
	__asm__ volatile(
    4e64:	f387 8811 	msr	BASEPRI, r7
    4e68:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    4e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
    4e6e:	1a9b      	subs	r3, r3, r2
    4e70:	eb61 0100 	sbc.w	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    4e74:	45ac      	cmp	ip, r5
    4e76:	e9c4 3104 	strd	r3, r1, [r4, #16]
    4e7a:	d0c2      	beq.n	4e02 <z_add_timeout+0x6e>
    4e7c:	f8dc c000 	ldr.w	ip, [ip]
    4e80:	e7bc      	b.n	4dfc <z_add_timeout+0x68>
    4e82:	bf00      	nop
    4e84:	20000670 	.word	0x20000670
    4e88:	2000001c 	.word	0x2000001c
    4e8c:	2000083c 	.word	0x2000083c

00004e90 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    4e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4e94:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    4e96:	f7ff fccf 	bl	4838 <z_time_slice>
	__asm__ volatile(
    4e9a:	f04f 0320 	mov.w	r3, #32
    4e9e:	f3ef 8611 	mrs	r6, BASEPRI
    4ea2:	f383 8812 	msr	BASEPRI_MAX, r3
    4ea6:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    4eaa:	4f23      	ldr	r7, [pc, #140]	; (4f38 <sys_clock_announce+0xa8>)
	return list->head == list;
    4eac:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4f3c <sys_clock_announce+0xac>
    4eb0:	f8d8 0000 	ldr.w	r0, [r8]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    4eb4:	4a22      	ldr	r2, [pc, #136]	; (4f40 <sys_clock_announce+0xb0>)
	announce_remaining = ticks;
    4eb6:	603c      	str	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4eb8:	4540      	cmp	r0, r8
		curr_tick += dt;
    4eba:	e9d2 3e00 	ldrd	r3, lr, [r2]
    4ebe:	ea4f 71e4 	mov.w	r1, r4, asr #31
    4ec2:	d00b      	beq.n	4edc <sys_clock_announce+0x4c>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    4ec4:	b150      	cbz	r0, 4edc <sys_clock_announce+0x4c>
    4ec6:	e9d0 5c04 	ldrd	r5, ip, [r0, #16]
    4eca:	42ac      	cmp	r4, r5
    4ecc:	eb71 090c 	sbcs.w	r9, r1, ip
    4ed0:	da16      	bge.n	4f00 <sys_clock_announce+0x70>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    4ed2:	1b2d      	subs	r5, r5, r4
    4ed4:	eb6c 0c01 	sbc.w	ip, ip, r1
    4ed8:	e9c0 5c04 	strd	r5, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
    4edc:	18e3      	adds	r3, r4, r3
    4ede:	eb4e 0101 	adc.w	r1, lr, r1
	announce_remaining = 0;
    4ee2:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    4ee4:	e9c2 3100 	strd	r3, r1, [r2]
	announce_remaining = 0;
    4ee8:	603c      	str	r4, [r7, #0]

	sys_clock_set_timeout(next_timeout(), false);
    4eea:	f7ff ff0f 	bl	4d0c <next_timeout>
    4eee:	4621      	mov	r1, r4
    4ef0:	f7fe fc86 	bl	3800 <sys_clock_set_timeout>
	__asm__ volatile(
    4ef4:	f386 8811 	msr	BASEPRI, r6
    4ef8:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4efc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    4f00:	18eb      	adds	r3, r5, r3
    4f02:	eb4e 71e5 	adc.w	r1, lr, r5, asr #31
    4f06:	e9c2 3100 	strd	r3, r1, [r2]
		t->dticks = 0;
    4f0a:	2200      	movs	r2, #0
    4f0c:	2300      	movs	r3, #0
    4f0e:	e9c0 2304 	strd	r2, r3, [r0, #16]
		remove_timeout(t);
    4f12:	f7ff ff23 	bl	4d5c <remove_timeout>
    4f16:	f386 8811 	msr	BASEPRI, r6
    4f1a:	f3bf 8f6f 	isb	sy
		t->fn(t);
    4f1e:	6883      	ldr	r3, [r0, #8]
    4f20:	4798      	blx	r3
	__asm__ volatile(
    4f22:	f04f 0320 	mov.w	r3, #32
    4f26:	f3ef 8611 	mrs	r6, BASEPRI
    4f2a:	f383 8812 	msr	BASEPRI_MAX, r3
    4f2e:	f3bf 8f6f 	isb	sy
		announce_remaining -= dt;
    4f32:	683c      	ldr	r4, [r7, #0]
    4f34:	1b64      	subs	r4, r4, r5
    4f36:	e7bb      	b.n	4eb0 <sys_clock_announce+0x20>
    4f38:	20000870 	.word	0x20000870
    4f3c:	2000001c 	.word	0x2000001c
    4f40:	20000670 	.word	0x20000670

00004f44 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    4f44:	b510      	push	{r4, lr}
    4f46:	f04f 0320 	mov.w	r3, #32
    4f4a:	f3ef 8411 	mrs	r4, BASEPRI
    4f4e:	f383 8812 	msr	BASEPRI_MAX, r3
    4f52:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
    4f56:	f7ff fecf 	bl	4cf8 <elapsed>
    4f5a:	4a06      	ldr	r2, [pc, #24]	; (4f74 <sys_clock_tick_get+0x30>)
    4f5c:	4603      	mov	r3, r0
    4f5e:	e9d2 0100 	ldrd	r0, r1, [r2]
    4f62:	1818      	adds	r0, r3, r0
    4f64:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
	__asm__ volatile(
    4f68:	f384 8811 	msr	BASEPRI, r4
    4f6c:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    4f70:	bd10      	pop	{r4, pc}
    4f72:	bf00      	nop
    4f74:	20000670 	.word	0x20000670

00004f78 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    4f78:	b570      	push	{r4, r5, r6, lr}
    4f7a:	4604      	mov	r4, r0
	__asm__ volatile(
    4f7c:	f04f 0320 	mov.w	r3, #32
    4f80:	f3ef 8511 	mrs	r5, BASEPRI
    4f84:	f383 8812 	msr	BASEPRI_MAX, r3
    4f88:	f3bf 8f6f 	isb	sy

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    4f8c:	e9d0 320a 	ldrd	r3, r2, [r0, #40]	; 0x28
    4f90:	3301      	adds	r3, #1
    4f92:	f142 0200 	adc.w	r2, r2, #0
    4f96:	2b02      	cmp	r3, #2
    4f98:	f172 0200 	sbcs.w	r2, r2, #0
    4f9c:	d322      	bcc.n	4fe4 <z_timer_expiration_handler+0x6c>
	return z_impl_k_uptime_ticks();
    4f9e:	f000 ffcd 	bl	5f3c <z_impl_k_uptime_ticks>
		 * we "should" have run.  Requires absolute timeouts.
		 * (Note offset by one: we're nominally at the
		 * beginning of a tick, so need to defeat the "round
		 * down" behavior on timeout addition).
		 */
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1
    4fa2:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
    4fa6:	3001      	adds	r0, #1
    4fa8:	f141 0100 	adc.w	r1, r1, #0
    4fac:	18c0      	adds	r0, r0, r3
    4fae:	eb41 0102 	adc.w	r1, r1, r2
    4fb2:	2801      	cmp	r0, #1
    4fb4:	f171 0100 	sbcs.w	r1, r1, #0
    4fb8:	db32      	blt.n	5020 <z_timer_expiration_handler+0xa8>
    4fba:	f000 ffbf 	bl	5f3c <z_impl_k_uptime_ticks>
    4fbe:	3001      	adds	r0, #1
    4fc0:	f141 0300 	adc.w	r3, r1, #0
    4fc4:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
    4fc8:	1880      	adds	r0, r0, r2
    4fca:	f06f 0201 	mvn.w	r2, #1
    4fce:	eb43 0301 	adc.w	r3, r3, r1
    4fd2:	1a12      	subs	r2, r2, r0
    4fd4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    4fd8:	eb61 0303 	sbc.w	r3, r1, r3
					   + timer->period.ticks);
#endif
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    4fdc:	491a      	ldr	r1, [pc, #104]	; (5048 <z_timer_expiration_handler+0xd0>)
    4fde:	4620      	mov	r0, r4
    4fe0:	f7ff fed8 	bl	4d94 <z_add_timeout>
			      next);
	}

	/* update timer's status */
	timer->status += 1U;
    4fe4:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4fe6:	3301      	adds	r3, #1
    4fe8:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    4fea:	6a23      	ldr	r3, [r4, #32]
    4fec:	b173      	cbz	r3, 500c <z_timer_expiration_handler+0x94>
	__asm__ volatile(
    4fee:	f385 8811 	msr	BASEPRI, r5
    4ff2:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    4ff6:	6a23      	ldr	r3, [r4, #32]
    4ff8:	4620      	mov	r0, r4
    4ffa:	4798      	blx	r3
	__asm__ volatile(
    4ffc:	f04f 0320 	mov.w	r3, #32
    5000:	f3ef 8511 	mrs	r5, BASEPRI
    5004:	f383 8812 	msr	BASEPRI_MAX, r3
    5008:	f3bf 8f6f 	isb	sy
	return list->head == list;
    500c:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5010:	42a6      	cmp	r6, r4
    5012:	d000      	beq.n	5016 <z_timer_expiration_handler+0x9e>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    5014:	b94e      	cbnz	r6, 502a <z_timer_expiration_handler+0xb2>
	__asm__ volatile(
    5016:	f385 8811 	msr	BASEPRI, r5
    501a:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    501e:	bd70      	pop	{r4, r5, r6, pc}
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1
    5020:	f06f 0201 	mvn.w	r2, #1
    5024:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5028:	e7d8      	b.n	4fdc <z_timer_expiration_handler+0x64>
	z_unpend_thread_no_timeout(thread);
    502a:	4630      	mov	r0, r6
    502c:	f000 fee7 	bl	5dfe <z_unpend_thread_no_timeout>
    5030:	2300      	movs	r3, #0
    5032:	67b3      	str	r3, [r6, #120]	; 0x78
    5034:	f385 8811 	msr	BASEPRI, r5
    5038:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    503c:	4630      	mov	r0, r6
}
    503e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_ready_thread(thread);
    5042:	f000 becc 	b.w	5dde <z_ready_thread>
    5046:	bf00      	nop
    5048:	00004f79 	.word	0x00004f79

0000504c <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    504c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer, duration, period);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    5050:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    5054:	bf08      	it	eq
    5056:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    505a:	4605      	mov	r5, r0
    505c:	4614      	mov	r4, r2
    505e:	e9dd 6008 	ldrd	r6, r0, [sp, #32]
    5062:	4619      	mov	r1, r3
    5064:	4691      	mov	r9, r2
    5066:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    5068:	d037      	beq.n	50da <z_impl_k_timer_start+0x8e>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    506a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    506e:	bf08      	it	eq
    5070:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    5074:	4637      	mov	r7, r6
    5076:	4682      	mov	sl, r0
    5078:	d011      	beq.n	509e <z_impl_k_timer_start+0x52>
    507a:	ea50 0306 	orrs.w	r3, r0, r6
    507e:	d00e      	beq.n	509e <z_impl_k_timer_start+0x52>
    5080:	1c72      	adds	r2, r6, #1
    5082:	f170 33ff 	sbcs.w	r3, r0, #4294967295	; 0xffffffff
    5086:	db0a      	blt.n	509e <z_impl_k_timer_start+0x52>
	    Z_TICK_ABS(period.ticks) < 0) {
		period.ticks = MAX(period.ticks - 1, 1);
    5088:	2e02      	cmp	r6, #2
    508a:	4684      	mov	ip, r0
    508c:	f170 0000 	sbcs.w	r0, r0, #0
    5090:	bfbc      	itt	lt
    5092:	2702      	movlt	r7, #2
    5094:	f04f 0c00 	movlt.w	ip, #0
    5098:	3f01      	subs	r7, #1
    509a:	f14c 3aff 	adc.w	sl, ip, #4294967295	; 0xffffffff
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    509e:	1c63      	adds	r3, r4, #1
    50a0:	f171 33ff 	sbcs.w	r3, r1, #4294967295	; 0xffffffff
    50a4:	db0a      	blt.n	50bc <z_impl_k_timer_start+0x70>
		duration.ticks = MAX(duration.ticks - 1, 0);
    50a6:	2c01      	cmp	r4, #1
    50a8:	f171 0300 	sbcs.w	r3, r1, #0
    50ac:	4622      	mov	r2, r4
    50ae:	bfbc      	itt	lt
    50b0:	2201      	movlt	r2, #1
    50b2:	2100      	movlt	r1, #0
    50b4:	f112 39ff 	adds.w	r9, r2, #4294967295	; 0xffffffff
    50b8:	f141 38ff 	adc.w	r8, r1, #4294967295	; 0xffffffff
	}

	(void)z_abort_timeout(&timer->timeout);
    50bc:	4628      	mov	r0, r5
    50be:	f000 fef7 	bl	5eb0 <z_abort_timeout>
	timer->period = period;
    50c2:	e9c5 7a0a 	strd	r7, sl, [r5, #40]	; 0x28
	timer->status = 0U;
    50c6:	2300      	movs	r3, #0
    50c8:	632b      	str	r3, [r5, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    50ca:	464a      	mov	r2, r9
    50cc:	4643      	mov	r3, r8
    50ce:	4628      	mov	r0, r5
    50d0:	4903      	ldr	r1, [pc, #12]	; (50e0 <z_impl_k_timer_start+0x94>)
		     duration);
}
    50d2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    50d6:	f7ff be5d 	b.w	4d94 <z_add_timeout>
}
    50da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    50de:	bf00      	nop
    50e0:	00004f79 	.word	0x00004f79

000050e4 <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    50e4:	4801      	ldr	r0, [pc, #4]	; (50ec <boot_banner+0x8>)
    50e6:	f000 b86e 	b.w	51c6 <printk>
    50ea:	bf00      	nop
    50ec:	00006b8c 	.word	0x00006b8c

000050f0 <cbpprintf_external>:
{
    50f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    50f4:	4606      	mov	r6, r0
    50f6:	460d      	mov	r5, r1
    50f8:	4617      	mov	r7, r2
	if (buf == NULL) {
    50fa:	4698      	mov	r8, r3
    50fc:	b32b      	cbz	r3, 514a <cbpprintf_external+0x5a>
	args_size = hdr->hdr.desc.len * sizeof(int);
    50fe:	f898 4000 	ldrb.w	r4, [r8]
	s_nbr     = hdr->hdr.desc.str_cnt;
    5102:	f893 9001 	ldrb.w	r9, [r3, #1]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
    5106:	78db      	ldrb	r3, [r3, #3]
	args_size = hdr->hdr.desc.len * sizeof(int);
    5108:	00a4      	lsls	r4, r4, #2
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
    510a:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	ros_nbr   = hdr->hdr.desc.ro_str_cnt;
    510e:	f898 3002 	ldrb.w	r3, [r8, #2]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
    5112:	441c      	add	r4, r3
    5114:	4444      	add	r4, r8
	for (i = 0; i < s_nbr; i++) {
    5116:	f04f 0a00 	mov.w	sl, #0
    511a:	45ca      	cmp	sl, r9
    511c:	d309      	bcc.n	5132 <cbpprintf_external+0x42>
	return formatter(out, ctx, fmt, u.ap);
    511e:	f8d8 2004 	ldr.w	r2, [r8, #4]
    5122:	f108 0308 	add.w	r3, r8, #8
    5126:	4639      	mov	r1, r7
    5128:	4630      	mov	r0, r6
    512a:	46ac      	mov	ip, r5
}
    512c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return formatter(out, ctx, fmt, u.ap);
    5130:	4760      	bx	ip
		ps = (char **)(buf + s_idx * sizeof(int));
    5132:	f814 3b01 	ldrb.w	r3, [r4], #1
		*ps = s;
    5136:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
		s += strlen(s) + 1;
    513a:	4620      	mov	r0, r4
    513c:	f000 fc88 	bl	5a50 <strlen>
    5140:	3001      	adds	r0, #1
    5142:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
    5144:	f10a 0a01 	add.w	sl, sl, #1
    5148:	e7e7      	b.n	511a <cbpprintf_external+0x2a>
}
    514a:	f06f 0015 	mvn.w	r0, #21
    514e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00005152 <is_ptr>:
{
    5152:	b570      	push	{r4, r5, r6, lr}
	int cnt = 0;
    5154:	2500      	movs	r5, #0
{
    5156:	4602      	mov	r2, r0
	bool mod = false;
    5158:	4628      	mov	r0, r5
	while ((c = *fmt++) != '\0') {
    515a:	4614      	mov	r4, r2
    515c:	f814 3b01 	ldrb.w	r3, [r4], #1
    5160:	b90b      	cbnz	r3, 5166 <is_ptr+0x14>
					return false;
    5162:	4618      	mov	r0, r3
    5164:	e009      	b.n	517a <is_ptr+0x28>
		if (mod) {
    5166:	b198      	cbz	r0, 5190 <is_ptr+0x3e>
			if (cnt == n) {
    5168:	428d      	cmp	r5, r1
    516a:	d107      	bne.n	517c <is_ptr+0x2a>
				if (c == 'p') {
    516c:	2b70      	cmp	r3, #112	; 0x70
    516e:	d004      	beq.n	517a <is_ptr+0x28>
				} else if (is_fmt_spec(c)) {
    5170:	f1a3 0240 	sub.w	r2, r3, #64	; 0x40
    5174:	2a3a      	cmp	r2, #58	; 0x3a
    5176:	d80b      	bhi.n	5190 <is_ptr+0x3e>
					return false;
    5178:	2000      	movs	r0, #0
}
    517a:	bd70      	pop	{r4, r5, r6, pc}
			} else if (is_fmt_spec(c)) {
    517c:	f1a3 0640 	sub.w	r6, r3, #64	; 0x40
    5180:	2e3a      	cmp	r6, #58	; 0x3a
    5182:	d805      	bhi.n	5190 <is_ptr+0x3e>
	while ((c = *fmt++) != '\0') {
    5184:	7853      	ldrb	r3, [r2, #1]
				cnt++;
    5186:	3501      	adds	r5, #1
	while ((c = *fmt++) != '\0') {
    5188:	1c94      	adds	r4, r2, #2
    518a:	2b00      	cmp	r3, #0
    518c:	d0e9      	beq.n	5162 <is_ptr+0x10>
    518e:	2000      	movs	r0, #0
		if (c == '%') {
    5190:	2b25      	cmp	r3, #37	; 0x25
			mod = !mod;
    5192:	bf08      	it	eq
    5194:	f080 0001 	eoreq.w	r0, r0, #1
	while ((c = *fmt++) != '\0') {
    5198:	4622      	mov	r2, r4
    519a:	e7de      	b.n	515a <is_ptr+0x8>

0000519c <arch_printk_char_out>:
}
    519c:	2000      	movs	r0, #0
    519e:	4770      	bx	lr

000051a0 <str_out>:
{
    51a0:	b530      	push	{r4, r5, lr}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
    51a2:	688a      	ldr	r2, [r1, #8]
    51a4:	680c      	ldr	r4, [r1, #0]
		ctx->str[ctx->count++] = '\0';
    51a6:	1c55      	adds	r5, r2, #1
	if (ctx->str == NULL || ctx->count >= ctx->max) {
    51a8:	b114      	cbz	r4, 51b0 <str_out+0x10>
    51aa:	684b      	ldr	r3, [r1, #4]
    51ac:	4293      	cmp	r3, r2
    51ae:	dc01      	bgt.n	51b4 <str_out+0x14>
		ctx->count++;
    51b0:	608d      	str	r5, [r1, #8]
}
    51b2:	bd30      	pop	{r4, r5, pc}
	if (ctx->count == ctx->max - 1) {
    51b4:	3b01      	subs	r3, #1
    51b6:	4293      	cmp	r3, r2
		ctx->str[ctx->count++] = '\0';
    51b8:	bf08      	it	eq
    51ba:	2200      	moveq	r2, #0
    51bc:	608d      	str	r5, [r1, #8]
    51be:	bf0c      	ite	eq
    51c0:	54e2      	strbeq	r2, [r4, r3]
		ctx->str[ctx->count++] = c;
    51c2:	54a0      	strbne	r0, [r4, r2]
    51c4:	e7f5      	b.n	51b2 <str_out+0x12>

000051c6 <printk>:
{
    51c6:	b40f      	push	{r0, r1, r2, r3}
    51c8:	b507      	push	{r0, r1, r2, lr}
    51ca:	a904      	add	r1, sp, #16
    51cc:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    51d0:	9101      	str	r1, [sp, #4]
		z_log_vprintk(fmt, ap);
    51d2:	f000 fb94 	bl	58fe <z_log_vprintk>
}
    51d6:	b003      	add	sp, #12
    51d8:	f85d eb04 	ldr.w	lr, [sp], #4
    51dc:	b004      	add	sp, #16
    51de:	4770      	bx	lr

000051e0 <snprintk>:
{
    51e0:	b40c      	push	{r2, r3}
    51e2:	b507      	push	{r0, r1, r2, lr}
    51e4:	ab04      	add	r3, sp, #16
    51e6:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
    51ea:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
    51ec:	f7fb fcce 	bl	b8c <vsnprintk>
}
    51f0:	b003      	add	sp, #12
    51f2:	f85d eb04 	ldr.w	lr, [sp], #4
    51f6:	b002      	add	sp, #8
    51f8:	4770      	bx	lr

000051fa <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    51fa:	4604      	mov	r4, r0
    51fc:	b508      	push	{r3, lr}
    51fe:	4608      	mov	r0, r1
    5200:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    5202:	461a      	mov	r2, r3
    5204:	47a0      	blx	r4
	return z_impl_z_current_get();
    5206:	f7ff fcf7 	bl	4bf8 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    520a:	f7fd fd73 	bl	2cf4 <z_impl_k_thread_abort>

0000520e <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    520e:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    5210:	f013 0307 	ands.w	r3, r3, #7
    5214:	d105      	bne.n	5222 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    5216:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    5218:	2b00      	cmp	r3, #0
    521a:	bf0c      	ite	eq
    521c:	2000      	moveq	r0, #0
    521e:	2003      	movne	r0, #3
    5220:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    5222:	2b02      	cmp	r3, #2
    5224:	d105      	bne.n	5232 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    5226:	8b40      	ldrh	r0, [r0, #26]
    5228:	fab0 f080 	clz	r0, r0
    522c:	0940      	lsrs	r0, r0, #5
    522e:	0080      	lsls	r0, r0, #2
    5230:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    5232:	2b01      	cmp	r3, #1
    5234:	d105      	bne.n	5242 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    5236:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    5238:	2b00      	cmp	r3, #0
    523a:	bf0c      	ite	eq
    523c:	2000      	moveq	r0, #0
    523e:	2005      	movne	r0, #5
    5240:	4770      	bx	lr
	int evt = EVT_NOP;
    5242:	2000      	movs	r0, #0
}
    5244:	4770      	bx	lr

00005246 <validate_args>:
{
    5246:	b510      	push	{r4, lr}
    5248:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    524a:	b100      	cbz	r0, 524e <validate_args+0x8>
    524c:	b911      	cbnz	r1, 5254 <validate_args+0xe>
		return -EINVAL;
    524e:	f06f 0015 	mvn.w	r0, #21
}
    5252:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
    5254:	1d08      	adds	r0, r1, #4
    5256:	f000 f8ba 	bl	53ce <sys_notify_validate>
	if ((rv == 0)
    525a:	2800      	cmp	r0, #0
    525c:	d1f9      	bne.n	5252 <validate_args+0xc>
	    && ((cli->notify.flags
    525e:	68a3      	ldr	r3, [r4, #8]
    5260:	2b03      	cmp	r3, #3
    5262:	d9f6      	bls.n	5252 <validate_args+0xc>
    5264:	e7f3      	b.n	524e <validate_args+0x8>

00005266 <notify_one>:
{
    5266:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    526a:	460d      	mov	r5, r1
    526c:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    526e:	4619      	mov	r1, r3
    5270:	1d28      	adds	r0, r5, #4
{
    5272:	4690      	mov	r8, r2
    5274:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    5276:	f000 f8bb 	bl	53f0 <sys_notify_finalize>
	if (cb) {
    527a:	4604      	mov	r4, r0
    527c:	b138      	cbz	r0, 528e <notify_one+0x28>
		cb(mgr, cli, state, res);
    527e:	4633      	mov	r3, r6
    5280:	4642      	mov	r2, r8
    5282:	4629      	mov	r1, r5
    5284:	4638      	mov	r0, r7
    5286:	46a4      	mov	ip, r4
}
    5288:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    528c:	4760      	bx	ip
}
    528e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005292 <transition_complete>:
{
    5292:	b410      	push	{r4}
	__asm__ volatile(
    5294:	f04f 0420 	mov.w	r4, #32
    5298:	f3ef 8211 	mrs	r2, BASEPRI
    529c:	f384 8812 	msr	BASEPRI_MAX, r4
    52a0:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    52a4:	6141      	str	r1, [r0, #20]
}
    52a6:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    52a8:	2101      	movs	r1, #1
    52aa:	f7fb bc85 	b.w	bb8 <process_event>

000052ae <onoff_manager_init>:
{
    52ae:	b538      	push	{r3, r4, r5, lr}
    52b0:	460c      	mov	r4, r1
	if ((mgr == NULL)
    52b2:	4605      	mov	r5, r0
    52b4:	b158      	cbz	r0, 52ce <onoff_manager_init+0x20>
	    || (transitions == NULL)
    52b6:	b151      	cbz	r1, 52ce <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    52b8:	680b      	ldr	r3, [r1, #0]
    52ba:	b143      	cbz	r3, 52ce <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    52bc:	684b      	ldr	r3, [r1, #4]
    52be:	b133      	cbz	r3, 52ce <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    52c0:	221c      	movs	r2, #28
    52c2:	2100      	movs	r1, #0
    52c4:	f000 fbdf 	bl	5a86 <memset>
    52c8:	612c      	str	r4, [r5, #16]
	return 0;
    52ca:	2000      	movs	r0, #0
}
    52cc:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    52ce:	f06f 0015 	mvn.w	r0, #21
    52d2:	e7fb      	b.n	52cc <onoff_manager_init+0x1e>

000052d4 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    52d4:	b570      	push	{r4, r5, r6, lr}
    52d6:	4605      	mov	r5, r0
    52d8:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    52da:	f7ff ffb4 	bl	5246 <validate_args>

	if (rv < 0) {
    52de:	1e04      	subs	r4, r0, #0
    52e0:	db15      	blt.n	530e <onoff_request+0x3a>
    52e2:	f04f 0320 	mov.w	r3, #32
    52e6:	f3ef 8211 	mrs	r2, BASEPRI
    52ea:	f383 8812 	msr	BASEPRI_MAX, r3
    52ee:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    52f2:	8b6b      	ldrh	r3, [r5, #26]
    52f4:	8b2c      	ldrh	r4, [r5, #24]
    52f6:	f64f 71ff 	movw	r1, #65535	; 0xffff
    52fa:	428b      	cmp	r3, r1
    52fc:	f004 0407 	and.w	r4, r4, #7
    5300:	d107      	bne.n	5312 <onoff_request+0x3e>
	__asm__ volatile(
    5302:	f382 8811 	msr	BASEPRI, r2
    5306:	f3bf 8f6f 	isb	sy
		rv = -EAGAIN;
    530a:	f06f 040a 	mvn.w	r4, #10
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    530e:	4620      	mov	r0, r4
    5310:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    5312:	2c02      	cmp	r4, #2
    5314:	d10c      	bne.n	5330 <onoff_request+0x5c>
		mgr->refs += 1U;
    5316:	3301      	adds	r3, #1
    5318:	836b      	strh	r3, [r5, #26]
    531a:	f382 8811 	msr	BASEPRI, r2
    531e:	f3bf 8f6f 	isb	sy
			notify_one(mgr, cli, state, 0);
    5322:	2300      	movs	r3, #0
    5324:	4622      	mov	r2, r4
    5326:	4631      	mov	r1, r6
    5328:	4628      	mov	r0, r5
    532a:	f7ff ff9c 	bl	5266 <notify_one>
    532e:	e7ee      	b.n	530e <onoff_request+0x3a>
	} else if ((state == ONOFF_STATE_OFF)
    5330:	2c06      	cmp	r4, #6
    5332:	d814      	bhi.n	535e <onoff_request+0x8a>
    5334:	e8df f004 	tbb	[pc, r4]
    5338:	13131304 	.word	0x13131304
    533c:	1a04      	.short	0x1a04
    533e:	04          	.byte	0x04
    533f:	00          	.byte	0x00
	parent->next = child;
    5340:	2300      	movs	r3, #0
    5342:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    5344:	686b      	ldr	r3, [r5, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    5346:	b93b      	cbnz	r3, 5358 <onoff_request+0x84>
	list->head = node;
    5348:	e9c5 6600 	strd	r6, r6, [r5]
	if (start) {
    534c:	b9ac      	cbnz	r4, 537a <onoff_request+0xa6>
		process_event(mgr, EVT_RECHECK, key);
    534e:	2102      	movs	r1, #2
    5350:	4628      	mov	r0, r5
    5352:	f7fb fc31 	bl	bb8 <process_event>
    5356:	e7da      	b.n	530e <onoff_request+0x3a>
	parent->next = child;
    5358:	601e      	str	r6, [r3, #0]
	list->tail = node;
    535a:	606e      	str	r6, [r5, #4]
}
    535c:	e7f6      	b.n	534c <onoff_request+0x78>
    535e:	f382 8811 	msr	BASEPRI, r2
    5362:	f3bf 8f6f 	isb	sy
		rv = -EIO;
    5366:	f06f 0404 	mvn.w	r4, #4
    536a:	e7d0      	b.n	530e <onoff_request+0x3a>
    536c:	f382 8811 	msr	BASEPRI, r2
    5370:	f3bf 8f6f 	isb	sy
    5374:	f06f 0485 	mvn.w	r4, #133	; 0x85
    5378:	e7c9      	b.n	530e <onoff_request+0x3a>
    537a:	f382 8811 	msr	BASEPRI, r2
    537e:	f3bf 8f6f 	isb	sy
		if (notify) {
    5382:	e7c4      	b.n	530e <onoff_request+0x3a>

00005384 <onoff_release>:

int onoff_release(struct onoff_manager *mgr)
{
    5384:	b510      	push	{r4, lr}
	__asm__ volatile(
    5386:	f04f 0320 	mov.w	r3, #32
    538a:	f3ef 8211 	mrs	r2, BASEPRI
    538e:	f383 8812 	msr	BASEPRI_MAX, r3
    5392:	f3bf 8f6f 	isb	sy
	bool stop = false;      /* trigger a stop transition */

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    5396:	8b04      	ldrh	r4, [r0, #24]
    5398:	f004 0407 	and.w	r4, r4, #7
	int rv = state;

	if (state != ONOFF_STATE_ON) {
    539c:	2c02      	cmp	r4, #2
    539e:	d00a      	beq.n	53b6 <onoff_release+0x32>
		if (state == ONOFF_STATE_ERROR) {
			rv = -EIO;
		} else {
			rv = -ENOTSUP;
    53a0:	2c01      	cmp	r4, #1
    53a2:	bf0c      	ite	eq
    53a4:	f06f 0004 	mvneq.w	r0, #4
    53a8:	f06f 0085 	mvnne.w	r0, #133	; 0x85
	__asm__ volatile(
    53ac:	f382 8811 	msr	BASEPRI, r2
    53b0:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);
	}

	return rv;
    53b4:	e008      	b.n	53c8 <onoff_release+0x44>
	mgr->refs -= 1U;
    53b6:	8b43      	ldrh	r3, [r0, #26]
    53b8:	3b01      	subs	r3, #1
    53ba:	b29b      	uxth	r3, r3
    53bc:	8343      	strh	r3, [r0, #26]
	if (stop) {
    53be:	b923      	cbnz	r3, 53ca <onoff_release+0x46>
		process_event(mgr, EVT_RECHECK, key);
    53c0:	4621      	mov	r1, r4
    53c2:	f7fb fbf9 	bl	bb8 <process_event>
	int rv = state;
    53c6:	4620      	mov	r0, r4
}
    53c8:	bd10      	pop	{r4, pc}
	int rv = state;
    53ca:	4620      	mov	r0, r4
    53cc:	e7ee      	b.n	53ac <onoff_release+0x28>

000053ce <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    53ce:	4603      	mov	r3, r0
    53d0:	b158      	cbz	r0, 53ea <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    53d2:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    53d4:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    53d8:	2a01      	cmp	r2, #1
    53da:	d003      	beq.n	53e4 <sys_notify_validate+0x16>
    53dc:	2a03      	cmp	r2, #3
    53de:	d104      	bne.n	53ea <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    53e0:	6802      	ldr	r2, [r0, #0]
    53e2:	b112      	cbz	r2, 53ea <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    53e4:	2000      	movs	r0, #0
    53e6:	6098      	str	r0, [r3, #8]
    53e8:	4770      	bx	lr
    53ea:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    53ee:	4770      	bx	lr

000053f0 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    53f0:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    53f2:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    53f4:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    53f8:	2a03      	cmp	r2, #3
    53fa:	f04f 0200 	mov.w	r2, #0
{
    53fe:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    5400:	bf0c      	ite	eq
    5402:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    5404:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    5406:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    5408:	4770      	bx	lr

0000540a <encode_uint>:
{
    540a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    540e:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    5410:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    5412:	2b6f      	cmp	r3, #111	; 0x6f
{
    5414:	4680      	mov	r8, r0
    5416:	460f      	mov	r7, r1
    5418:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    541a:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    541e:	d029      	beq.n	5474 <encode_uint+0x6a>
    5420:	d824      	bhi.n	546c <encode_uint+0x62>
		return 10;
    5422:	2b58      	cmp	r3, #88	; 0x58
    5424:	bf0c      	ite	eq
    5426:	2610      	moveq	r6, #16
    5428:	260a      	movne	r6, #10
	char *bp = bps + (bpe - bps);
    542a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    542e:	4632      	mov	r2, r6
    5430:	2300      	movs	r3, #0
    5432:	4640      	mov	r0, r8
    5434:	4639      	mov	r1, r7
    5436:	f7fa fe51 	bl	dc <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    543a:	2a09      	cmp	r2, #9
    543c:	b2d4      	uxtb	r4, r2
    543e:	d81e      	bhi.n	547e <encode_uint+0x74>
    5440:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    5442:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5444:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    5446:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    544a:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    544e:	d301      	bcc.n	5454 <encode_uint+0x4a>
    5450:	45d1      	cmp	r9, sl
    5452:	d811      	bhi.n	5478 <encode_uint+0x6e>
	if (conv->flag_hash) {
    5454:	782b      	ldrb	r3, [r5, #0]
    5456:	069b      	lsls	r3, r3, #26
    5458:	d505      	bpl.n	5466 <encode_uint+0x5c>
		if (radix == 8) {
    545a:	2e08      	cmp	r6, #8
    545c:	d115      	bne.n	548a <encode_uint+0x80>
			conv->altform_0 = true;
    545e:	78ab      	ldrb	r3, [r5, #2]
    5460:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    5464:	70ab      	strb	r3, [r5, #2]
}
    5466:	4648      	mov	r0, r9
    5468:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    546c:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    5470:	2b70      	cmp	r3, #112	; 0x70
    5472:	e7d7      	b.n	5424 <encode_uint+0x1a>
	switch (specifier) {
    5474:	2608      	movs	r6, #8
    5476:	e7d8      	b.n	542a <encode_uint+0x20>
		value /= radix;
    5478:	4680      	mov	r8, r0
    547a:	460f      	mov	r7, r1
    547c:	e7d7      	b.n	542e <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    547e:	f1bb 0f19 	cmp.w	fp, #25
    5482:	bf94      	ite	ls
    5484:	3437      	addls	r4, #55	; 0x37
    5486:	3457      	addhi	r4, #87	; 0x57
    5488:	e7db      	b.n	5442 <encode_uint+0x38>
		} else if (radix == 16) {
    548a:	2e10      	cmp	r6, #16
    548c:	d1eb      	bne.n	5466 <encode_uint+0x5c>
			conv->altform_0c = true;
    548e:	78ab      	ldrb	r3, [r5, #2]
    5490:	f043 0310 	orr.w	r3, r3, #16
    5494:	e7e6      	b.n	5464 <encode_uint+0x5a>

00005496 <outs>:
{
    5496:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    549a:	4607      	mov	r7, r0
    549c:	4688      	mov	r8, r1
    549e:	4615      	mov	r5, r2
    54a0:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    54a2:	4614      	mov	r4, r2
    54a4:	42b4      	cmp	r4, r6
    54a6:	d305      	bcc.n	54b4 <outs+0x1e>
    54a8:	b10e      	cbz	r6, 54ae <outs+0x18>
	return (int)count;
    54aa:	1b60      	subs	r0, r4, r5
    54ac:	e008      	b.n	54c0 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    54ae:	7823      	ldrb	r3, [r4, #0]
    54b0:	2b00      	cmp	r3, #0
    54b2:	d0fa      	beq.n	54aa <outs+0x14>
		int rc = out((int)*sp++, ctx);
    54b4:	f814 0b01 	ldrb.w	r0, [r4], #1
    54b8:	4641      	mov	r1, r8
    54ba:	47b8      	blx	r7
		if (rc < 0) {
    54bc:	2800      	cmp	r0, #0
    54be:	daf1      	bge.n	54a4 <outs+0xe>
}
    54c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000054c4 <free_space>:
	ARG_UNUSED(err);
}

static inline bool free_space(struct mpsc_pbuf_buffer *buffer, uint32_t *res)
{
	if (buffer->rd_idx > buffer->tmp_wr_idx) {
    54c4:	68c3      	ldr	r3, [r0, #12]
    54c6:	6802      	ldr	r2, [r0, #0]
    54c8:	4293      	cmp	r3, r2
    54ca:	d904      	bls.n	54d6 <free_space+0x12>
		*res =  buffer->rd_idx - buffer->tmp_wr_idx - 1;
    54cc:	3b01      	subs	r3, #1
    54ce:	1a9a      	subs	r2, r3, r2

		return false;
    54d0:	2000      	movs	r0, #0
	} else if (!buffer->rd_idx) {
		*res = buffer->size - buffer->tmp_wr_idx - 1;
    54d2:	600a      	str	r2, [r1, #0]
	}

	*res = buffer->size - buffer->tmp_wr_idx;

	return true;
}
    54d4:	4770      	bx	lr
		*res = buffer->size - buffer->tmp_wr_idx - 1;
    54d6:	6a00      	ldr	r0, [r0, #32]
	} else if (!buffer->rd_idx) {
    54d8:	b913      	cbnz	r3, 54e0 <free_space+0x1c>
		*res = buffer->size - buffer->tmp_wr_idx - 1;
    54da:	3801      	subs	r0, #1
    54dc:	1a82      	subs	r2, r0, r2
		return false;
    54de:	e7f7      	b.n	54d0 <free_space+0xc>
	*res = buffer->size - buffer->tmp_wr_idx;
    54e0:	1a82      	subs	r2, r0, r2
	return true;
    54e2:	2001      	movs	r0, #1
    54e4:	e7f5      	b.n	54d2 <free_space+0xe>

000054e6 <get_usage>:

	return true;
}

static inline uint32_t get_usage(struct mpsc_pbuf_buffer *buffer)
{
    54e6:	b513      	push	{r0, r1, r4, lr}
	uint32_t f;

	if (free_space(buffer, &f)) {
    54e8:	a901      	add	r1, sp, #4
{
    54ea:	4604      	mov	r4, r0
	if (free_space(buffer, &f)) {
    54ec:	f7ff ffea 	bl	54c4 <free_space>
    54f0:	b120      	cbz	r0, 54fc <get_usage+0x16>
		f += (buffer->rd_idx - 1);
    54f2:	9b01      	ldr	r3, [sp, #4]
    54f4:	68e2      	ldr	r2, [r4, #12]
    54f6:	3b01      	subs	r3, #1
    54f8:	4413      	add	r3, r2
    54fa:	9301      	str	r3, [sp, #4]
	}

	return buffer->size - 1 - f;
    54fc:	6a20      	ldr	r0, [r4, #32]
    54fe:	9b01      	ldr	r3, [sp, #4]
    5500:	1ac0      	subs	r0, r0, r3
}
    5502:	3801      	subs	r0, #1
    5504:	b002      	add	sp, #8
    5506:	bd10      	pop	{r4, pc}

00005508 <idx_inc>:
	return !item->hdr.valid && !item->hdr.busy;
}

static inline uint32_t idx_inc(struct mpsc_pbuf_buffer *buffer,
				uint32_t idx, uint32_t val)
{
    5508:	b510      	push	{r4, lr}
    550a:	4604      	mov	r4, r0
	uint32_t i = idx + val;
    550c:	1888      	adds	r0, r1, r2

	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
    550e:	6922      	ldr	r2, [r4, #16]
		return i & (buffer->size - 1);
    5510:	6a23      	ldr	r3, [r4, #32]
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
    5512:	07d2      	lsls	r2, r2, #31
    5514:	d502      	bpl.n	551c <idx_inc+0x14>
		return i & (buffer->size - 1);
    5516:	3b01      	subs	r3, #1
    5518:	4018      	ands	r0, r3
	}

	return (i >= buffer->size) ? i - buffer->size : i;
}
    551a:	bd10      	pop	{r4, pc}
	return (i >= buffer->size) ? i - buffer->size : i;
    551c:	4298      	cmp	r0, r3
    551e:	bf28      	it	cs
    5520:	1ac0      	subcs	r0, r0, r3
    5522:	e7fa      	b.n	551a <idx_inc+0x12>

00005524 <add_skip_item>:

	return 0;
}

static void add_skip_item(struct mpsc_pbuf_buffer *buffer, uint32_t wlen)
{
    5524:	b538      	push	{r3, r4, r5, lr}
    5526:	460d      	mov	r5, r1
	union mpsc_pbuf_generic skip = {
		.skip = { .valid = 0, .busy = 1, .len = wlen }
	};

	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
    5528:	69c2      	ldr	r2, [r0, #28]
	union mpsc_pbuf_generic skip = {
    552a:	008b      	lsls	r3, r1, #2
	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
    552c:	6801      	ldr	r1, [r0, #0]
	union mpsc_pbuf_generic skip = {
    552e:	f043 0302 	orr.w	r3, r3, #2
	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
    5532:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    5536:	462a      	mov	r2, r5
    5538:	6801      	ldr	r1, [r0, #0]
{
    553a:	4604      	mov	r4, r0
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    553c:	f7ff ffe4 	bl	5508 <idx_inc>
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
    5540:	6861      	ldr	r1, [r4, #4]
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    5542:	6020      	str	r0, [r4, #0]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
    5544:	462a      	mov	r2, r5
    5546:	4620      	mov	r0, r4
    5548:	f7ff ffde 	bl	5508 <idx_inc>
    554c:	6060      	str	r0, [r4, #4]
}
    554e:	bd38      	pop	{r3, r4, r5, pc}

00005550 <max_utilization_update>:
{
    5550:	b538      	push	{r3, r4, r5, lr}
	if (!(buffer->flags & MPSC_PBUF_MAX_UTILIZATION)) {
    5552:	6903      	ldr	r3, [r0, #16]
    5554:	075b      	lsls	r3, r3, #29
{
    5556:	4604      	mov	r4, r0
	if (!(buffer->flags & MPSC_PBUF_MAX_UTILIZATION)) {
    5558:	d506      	bpl.n	5568 <max_utilization_update+0x18>
	buffer->max_usage = MAX(buffer->max_usage, get_usage(buffer));
    555a:	6a45      	ldr	r5, [r0, #36]	; 0x24
    555c:	f7ff ffc3 	bl	54e6 <get_usage>
    5560:	4285      	cmp	r5, r0
    5562:	bf2c      	ite	cs
    5564:	6265      	strcs	r5, [r4, #36]	; 0x24
    5566:	6260      	strcc	r0, [r4, #36]	; 0x24
}
    5568:	bd38      	pop	{r3, r4, r5, pc}

0000556a <drop_item_locked>:
 */
static union mpsc_pbuf_generic *drop_item_locked(struct mpsc_pbuf_buffer *buffer,
						 uint32_t free_wlen,
						 bool allow_drop,
						 bool *user_packet)
{
    556a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    556e:	461f      	mov	r7, r3
	union mpsc_pbuf_generic *item;
	uint32_t rd_wlen;
	uint32_t skip_wlen;

	*user_packet = false;
    5570:	2300      	movs	r3, #0
    5572:	703b      	strb	r3, [r7, #0]
	item = (union mpsc_pbuf_generic *)&buffer->buf[buffer->rd_idx];
    5574:	f8d0 a00c 	ldr.w	sl, [r0, #12]
    5578:	f8d0 901c 	ldr.w	r9, [r0, #28]
	if (item->hdr.busy && !item->hdr.valid) {
    557c:	f819 302a 	ldrb.w	r3, [r9, sl, lsl #2]
    5580:	f003 0303 	and.w	r3, r3, #3
    5584:	2b02      	cmp	r3, #2
{
    5586:	4604      	mov	r4, r0
    5588:	468b      	mov	fp, r1
    558a:	4690      	mov	r8, r2
	item = (union mpsc_pbuf_generic *)&buffer->buf[buffer->rd_idx];
    558c:	eb09 068a 	add.w	r6, r9, sl, lsl #2
	if (item->hdr.busy && !item->hdr.valid) {
    5590:	d103      	bne.n	559a <drop_item_locked+0x30>
		return item->skip.len;
    5592:	f859 502a 	ldr.w	r5, [r9, sl, lsl #2]
	skip_wlen = get_skip(item);

	rd_wlen = skip_wlen ? skip_wlen : buffer->get_wlen(item);
    5596:	08ad      	lsrs	r5, r5, #2
    5598:	d12e      	bne.n	55f8 <drop_item_locked+0x8e>
    559a:	69a3      	ldr	r3, [r4, #24]
    559c:	4630      	mov	r0, r6
    559e:	4798      	blx	r3
    55a0:	4605      	mov	r5, r0
	if (skip_wlen) {
		allow_drop = true;
	} else if (allow_drop) {
    55a2:	f1b8 0f00 	cmp.w	r8, #0
    55a6:	d038      	beq.n	561a <drop_item_locked+0xb0>
		if (item->hdr.busy) {
    55a8:	f819 302a 	ldrb.w	r3, [r9, sl, lsl #2]
    55ac:	079b      	lsls	r3, r3, #30
    55ae:	d531      	bpl.n	5614 <drop_item_locked+0xaa>
			/* item is currently processed and cannot be overwritten. */
			add_skip_item(buffer, free_wlen + 1);
    55b0:	f10b 0101 	add.w	r1, fp, #1
    55b4:	4620      	mov	r0, r4
    55b6:	f7ff ffb5 	bl	5524 <add_skip_item>
			buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
    55ba:	6861      	ldr	r1, [r4, #4]
    55bc:	462a      	mov	r2, r5
    55be:	4620      	mov	r0, r4
    55c0:	f7ff ffa2 	bl	5508 <idx_inc>
			buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, rd_wlen);
    55c4:	6821      	ldr	r1, [r4, #0]
			buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
    55c6:	6060      	str	r0, [r4, #4]
			buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, rd_wlen);
    55c8:	462a      	mov	r2, r5
    55ca:	4620      	mov	r0, r4
    55cc:	f7ff ff9c 	bl	5508 <idx_inc>

			/* Get next itme followed the busy one. */
			uint32_t next_rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
    55d0:	462a      	mov	r2, r5
			buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, rd_wlen);
    55d2:	6020      	str	r0, [r4, #0]
			uint32_t next_rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
    55d4:	68e1      	ldr	r1, [r4, #12]
    55d6:	4620      	mov	r0, r4
    55d8:	f7ff ff96 	bl	5508 <idx_inc>

			item = (union mpsc_pbuf_generic *)&buffer->buf[next_rd_idx];
    55dc:	69e3      	ldr	r3, [r4, #28]
	if (item->hdr.busy && !item->hdr.valid) {
    55de:	f813 2020 	ldrb.w	r2, [r3, r0, lsl #2]
    55e2:	f002 0203 	and.w	r2, r2, #3
    55e6:	2a02      	cmp	r2, #2
			item = (union mpsc_pbuf_generic *)&buffer->buf[next_rd_idx];
    55e8:	eb03 0680 	add.w	r6, r3, r0, lsl #2
	if (item->hdr.busy && !item->hdr.valid) {
    55ec:	d10e      	bne.n	560c <drop_item_locked+0xa2>
		return item->skip.len;
    55ee:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
			skip_wlen = get_skip(item);
			if (skip_wlen) {
    55f2:	089b      	lsrs	r3, r3, #2
    55f4:	d00a      	beq.n	560c <drop_item_locked+0xa2>
				rd_wlen += skip_wlen;
    55f6:	441d      	add	r5, r3
	} else {
		item = NULL;
	}

	if (allow_drop) {
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
    55f8:	68e1      	ldr	r1, [r4, #12]
    55fa:	462a      	mov	r2, r5
    55fc:	4620      	mov	r0, r4
    55fe:	f7ff ff83 	bl	5508 <idx_inc>
		buffer->tmp_rd_idx = buffer->rd_idx;
    5602:	e9c4 0002 	strd	r0, r0, [r4, #8]
	}

	return item;
}
    5606:	4630      	mov	r0, r6
    5608:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				rd_wlen += buffer->get_wlen(item);
    560c:	69a3      	ldr	r3, [r4, #24]
    560e:	4630      	mov	r0, r6
    5610:	4798      	blx	r3
    5612:	4405      	add	r5, r0
			*user_packet = true;
    5614:	2301      	movs	r3, #1
    5616:	703b      	strb	r3, [r7, #0]
	if (allow_drop) {
    5618:	e7ee      	b.n	55f8 <drop_item_locked+0x8e>
		item = NULL;
    561a:	4646      	mov	r6, r8
	return item;
    561c:	e7f3      	b.n	5606 <drop_item_locked+0x9c>

0000561e <mpsc_pbuf_init>:
{
    561e:	b538      	push	{r3, r4, r5, lr}
    5620:	460d      	mov	r5, r1
    5622:	4604      	mov	r4, r0
	memset(buffer, 0, offsetof(struct mpsc_pbuf_buffer, buf));
    5624:	221c      	movs	r2, #28
    5626:	2100      	movs	r1, #0
    5628:	f000 fa2d 	bl	5a86 <memset>
	buffer->get_wlen = cfg->get_wlen;
    562c:	68eb      	ldr	r3, [r5, #12]
    562e:	61a3      	str	r3, [r4, #24]
	buffer->notify_drop = cfg->notify_drop;
    5630:	68ab      	ldr	r3, [r5, #8]
    5632:	6163      	str	r3, [r4, #20]
	buffer->buf = cfg->buf;
    5634:	682b      	ldr	r3, [r5, #0]
    5636:	61e3      	str	r3, [r4, #28]
	buffer->size = cfg->size;
    5638:	686b      	ldr	r3, [r5, #4]
    563a:	6223      	str	r3, [r4, #32]
	buffer->max_usage = 0;
    563c:	2200      	movs	r2, #0
    563e:	6262      	str	r2, [r4, #36]	; 0x24
	buffer->flags = cfg->flags;
    5640:	692a      	ldr	r2, [r5, #16]
 * @param x value to check
 * @return true if @p x is a power of two, false otherwise
 */
static inline bool is_power_of_two(unsigned int x)
{
	return (x != 0U) && ((x & (x - 1U)) == 0U);
    5642:	b123      	cbz	r3, 564e <mpsc_pbuf_init+0x30>
    5644:	1e59      	subs	r1, r3, #1
    5646:	4219      	tst	r1, r3
		buffer->flags |= MPSC_PBUF_SIZE_POW2;
    5648:	bf08      	it	eq
    564a:	f042 0201 	orreq.w	r2, r2, #1
	buffer->flags = cfg->flags;
    564e:	6122      	str	r2, [r4, #16]
	return z_impl_k_sem_init(sem, initial_count, limit);
    5650:	2201      	movs	r2, #1
    5652:	f104 0028 	add.w	r0, r4, #40	; 0x28
    5656:	2100      	movs	r1, #0
}
    5658:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    565c:	f000 bb57 	b.w	5d0e <z_impl_k_sem_init>

00005660 <mpsc_pbuf_alloc>:

}

union mpsc_pbuf_generic *mpsc_pbuf_alloc(struct mpsc_pbuf_buffer *buffer,
					 size_t wlen, k_timeout_t timeout)
{
    5660:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
    5664:	4698      	mov	r8, r3
	uint32_t free_wlen;
	bool valid_drop;

	MPSC_PBUF_DBG(buffer, "alloc %d words, ", (int)wlen);

	if (wlen > (buffer->size - 1)) {
    5666:	6a03      	ldr	r3, [r0, #32]
    5668:	3b01      	subs	r3, #1
    566a:	428b      	cmp	r3, r1
{
    566c:	4604      	mov	r4, r0
    566e:	460e      	mov	r6, r1
    5670:	4617      	mov	r7, r2
	if (wlen > (buffer->size - 1)) {
    5672:	d351      	bcc.n	5718 <mpsc_pbuf_alloc+0xb8>
	union mpsc_pbuf_generic *dropped_item = NULL;
    5674:	2500      	movs	r5, #0
	__asm__ volatile(
    5676:	f04f 0320 	mov.w	r3, #32
    567a:	f3ef 8911 	mrs	r9, BASEPRI
    567e:	f383 8812 	msr	BASEPRI_MAX, r3
    5682:	f3bf 8f6f 	isb	sy
		k_spinlock_key_t key;
		bool wrap;

		cont = false;
		key = k_spin_lock(&buffer->lock);
		wrap = free_space(buffer, &free_wlen);
    5686:	a901      	add	r1, sp, #4
    5688:	4620      	mov	r0, r4
    568a:	f7ff ff1b 	bl	54c4 <free_space>

		if (free_wlen >= wlen) {
    568e:	f8dd a004 	ldr.w	sl, [sp, #4]
    5692:	45b2      	cmp	sl, r6
    5694:	d317      	bcc.n	56c6 <mpsc_pbuf_alloc+0x66>
			item =
			    (union mpsc_pbuf_generic *)&buffer->buf[buffer->tmp_wr_idx];
    5696:	6822      	ldr	r2, [r4, #0]
			item =
    5698:	69e3      	ldr	r3, [r4, #28]
			item->hdr.valid = 0;
    569a:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
    569e:	f021 0103 	bic.w	r1, r1, #3
    56a2:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
			item =
    56a6:	eb03 0582 	add.w	r5, r3, r2, lsl #2
			item->hdr.busy = 0;
			buffer->tmp_wr_idx = idx_inc(buffer,
    56aa:	6821      	ldr	r1, [r4, #0]
    56ac:	4632      	mov	r2, r6
    56ae:	4620      	mov	r0, r4
    56b0:	f7ff ff2a 	bl	5508 <idx_inc>
    56b4:	6020      	str	r0, [r4, #0]
	__asm__ volatile(
    56b6:	f389 8811 	msr	BASEPRI, r9
    56ba:	f3bf 8f6f 	isb	sy
		/* During test fill with 0's to simplify message comparison */
		memset(item, 0, sizeof(int) * wlen);
	}

	return item;
}
    56be:	4628      	mov	r0, r5
    56c0:	b002      	add	sp, #8
    56c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		} else if (wrap) {
    56c6:	b150      	cbz	r0, 56de <mpsc_pbuf_alloc+0x7e>
			add_skip_item(buffer, free_wlen);
    56c8:	4651      	mov	r1, sl
    56ca:	4620      	mov	r0, r4
    56cc:	f7ff ff2a 	bl	5524 <add_skip_item>
    56d0:	f389 8811 	msr	BASEPRI, r9
    56d4:	f3bf 8f6f 	isb	sy
		if (cont && dropped_item && valid_drop) {
    56d8:	2d00      	cmp	r5, #0
    56da:	d0cb      	beq.n	5674 <mpsc_pbuf_alloc+0x14>
    56dc:	e033      	b.n	5746 <mpsc_pbuf_alloc+0xe6>
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
    56de:	ea57 0308 	orrs.w	r3, r7, r8
    56e2:	d020      	beq.n	5726 <mpsc_pbuf_alloc+0xc6>
			   !k_is_in_isr()) {
    56e4:	f000 faf2 	bl	5ccc <k_is_in_isr>
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
    56e8:	b9e8      	cbnz	r0, 5726 <mpsc_pbuf_alloc+0xc6>
    56ea:	f389 8811 	msr	BASEPRI, r9
    56ee:	f3bf 8f6f 	isb	sy
	return z_impl_k_sem_take(sem, timeout);
    56f2:	463a      	mov	r2, r7
    56f4:	4643      	mov	r3, r8
    56f6:	f104 0028 	add.w	r0, r4, #40	; 0x28
    56fa:	f7fe ff73 	bl	45e4 <z_impl_k_sem_take>
	__asm__ volatile(
    56fe:	f04f 0220 	mov.w	r2, #32
    5702:	f3ef 8311 	mrs	r3, BASEPRI
    5706:	f382 8812 	msr	BASEPRI_MAX, r2
    570a:	f3bf 8f6f 	isb	sy
			if (err == 0) {
    570e:	b128      	cbz	r0, 571c <mpsc_pbuf_alloc+0xbc>
	__asm__ volatile(
    5710:	f383 8811 	msr	BASEPRI, r3
    5714:	f3bf 8f6f 	isb	sy
		return NULL;
    5718:	2500      	movs	r5, #0
    571a:	e7d0      	b.n	56be <mpsc_pbuf_alloc+0x5e>
    571c:	f383 8811 	msr	BASEPRI, r3
    5720:	f3bf 8f6f 	isb	sy
		if (cont && dropped_item && valid_drop) {
    5724:	e7d8      	b.n	56d8 <mpsc_pbuf_alloc+0x78>
			bool user_drop = buffer->flags & MPSC_PBUF_MODE_OVERWRITE;
    5726:	6922      	ldr	r2, [r4, #16]
			dropped_item = drop_item_locked(buffer, free_wlen,
    5728:	f10d 0303 	add.w	r3, sp, #3
    572c:	f3c2 0240 	ubfx	r2, r2, #1, #1
    5730:	4651      	mov	r1, sl
    5732:	4620      	mov	r0, r4
    5734:	f7ff ff19 	bl	556a <drop_item_locked>
    5738:	4605      	mov	r5, r0
    573a:	f389 8811 	msr	BASEPRI, r9
    573e:	f3bf 8f6f 	isb	sy
		if (cont && dropped_item && valid_drop) {
    5742:	2800      	cmp	r0, #0
    5744:	d0e8      	beq.n	5718 <mpsc_pbuf_alloc+0xb8>
    5746:	f89d 3003 	ldrb.w	r3, [sp, #3]
    574a:	2b00      	cmp	r3, #0
    574c:	d093      	beq.n	5676 <mpsc_pbuf_alloc+0x16>
			if (buffer->notify_drop) {
    574e:	6963      	ldr	r3, [r4, #20]
    5750:	2b00      	cmp	r3, #0
    5752:	d08f      	beq.n	5674 <mpsc_pbuf_alloc+0x14>
				buffer->notify_drop(buffer, dropped_item);
    5754:	4629      	mov	r1, r5
    5756:	4620      	mov	r0, r4
    5758:	4798      	blx	r3
    575a:	e78b      	b.n	5674 <mpsc_pbuf_alloc+0x14>

0000575c <mpsc_pbuf_commit>:

void mpsc_pbuf_commit(struct mpsc_pbuf_buffer *buffer,
		       union mpsc_pbuf_generic *item)
{
    575c:	b570      	push	{r4, r5, r6, lr}
    575e:	4604      	mov	r4, r0
	uint32_t wlen = buffer->get_wlen(item);
    5760:	6983      	ldr	r3, [r0, #24]
    5762:	4608      	mov	r0, r1
{
    5764:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
    5766:	4798      	blx	r3
    5768:	4602      	mov	r2, r0
	__asm__ volatile(
    576a:	f04f 0320 	mov.w	r3, #32
    576e:	f3ef 8611 	mrs	r6, BASEPRI
    5772:	f383 8812 	msr	BASEPRI_MAX, r3
    5776:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&buffer->lock);

	item->hdr.valid = 1;
    577a:	782b      	ldrb	r3, [r5, #0]
    577c:	f043 0301 	orr.w	r3, r3, #1
    5780:	702b      	strb	r3, [r5, #0]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
    5782:	6861      	ldr	r1, [r4, #4]
    5784:	4620      	mov	r0, r4
    5786:	f7ff febf 	bl	5508 <idx_inc>
    578a:	6060      	str	r0, [r4, #4]
	max_utilization_update(buffer);
    578c:	4620      	mov	r0, r4
    578e:	f7ff fedf 	bl	5550 <max_utilization_update>
	__asm__ volatile(
    5792:	f386 8811 	msr	BASEPRI, r6
    5796:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&buffer->lock, key);
	MPSC_PBUF_DBG(buffer, "committed %p ", item);
}
    579a:	bd70      	pop	{r4, r5, r6, pc}

0000579c <mpsc_pbuf_claim>:
		}
	} while (cont);
}

const union mpsc_pbuf_generic *mpsc_pbuf_claim(struct mpsc_pbuf_buffer *buffer)
{
    579c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    579e:	4604      	mov	r4, r0
	__asm__ volatile(
    57a0:	f04f 0320 	mov.w	r3, #32
    57a4:	f3ef 8611 	mrs	r6, BASEPRI
    57a8:	f383 8812 	msr	BASEPRI_MAX, r3
    57ac:	f3bf 8f6f 	isb	sy
	if (buffer->tmp_rd_idx <= buffer->wr_idx) {
    57b0:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
    57b4:	4293      	cmp	r3, r2
	*res = buffer->size - buffer->tmp_rd_idx;
    57b6:	bf88      	it	hi
    57b8:	6a22      	ldrhi	r2, [r4, #32]

		cont = false;
		key = k_spin_lock(&buffer->lock);
		(void)available(buffer, &a);
		item = (union mpsc_pbuf_generic *)
			&buffer->buf[buffer->tmp_rd_idx];
    57ba:	69e1      	ldr	r1, [r4, #28]
	*res = buffer->size - buffer->tmp_rd_idx;
    57bc:	1ad2      	subs	r2, r2, r3

		if (!a || is_invalid(item)) {
    57be:	b132      	cbz	r2, 57ce <mpsc_pbuf_claim+0x32>
	return !item->hdr.valid && !item->hdr.busy;
    57c0:	f811 2023 	ldrb.w	r2, [r1, r3, lsl #2]
		if (!a || is_invalid(item)) {
    57c4:	f012 0003 	ands.w	r0, r2, #3
		item = (union mpsc_pbuf_generic *)
    57c8:	eb01 0783 	add.w	r7, r1, r3, lsl #2
		if (!a || is_invalid(item)) {
    57cc:	d105      	bne.n	57da <mpsc_pbuf_claim+0x3e>
	__asm__ volatile(
    57ce:	f386 8811 	msr	BASEPRI, r6
    57d2:	f3bf 8f6f 	isb	sy
			item = NULL;
    57d6:	2700      	movs	r7, #0
			MPSC_PBUF_DBG(buffer, "claimed: %p ", item);
		}
		k_spin_unlock(&buffer->lock, key);
	} while (cont);

	return item;
    57d8:	e02e      	b.n	5838 <mpsc_pbuf_claim+0x9c>
	if (item->hdr.busy && !item->hdr.valid) {
    57da:	2802      	cmp	r0, #2
    57dc:	d103      	bne.n	57e6 <mpsc_pbuf_claim+0x4a>
		return item->skip.len;
    57de:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
			if (skip || !is_valid(item)) {
    57e2:	08ad      	lsrs	r5, r5, #2
    57e4:	d105      	bne.n	57f2 <mpsc_pbuf_claim+0x56>
    57e6:	07d0      	lsls	r0, r2, #31
    57e8:	d414      	bmi.n	5814 <mpsc_pbuf_claim+0x78>
					skip ? skip : buffer->get_wlen(item);
    57ea:	69a3      	ldr	r3, [r4, #24]
    57ec:	4638      	mov	r0, r7
    57ee:	4798      	blx	r3
    57f0:	4605      	mov	r5, r0
				      idx_inc(buffer, buffer->tmp_rd_idx, inc);
    57f2:	68a1      	ldr	r1, [r4, #8]
    57f4:	462a      	mov	r2, r5
    57f6:	4620      	mov	r0, r4
    57f8:	f7ff fe86 	bl	5508 <idx_inc>
					idx_inc(buffer, buffer->rd_idx, inc);
    57fc:	68e1      	ldr	r1, [r4, #12]
				buffer->tmp_rd_idx =
    57fe:	60a0      	str	r0, [r4, #8]
					idx_inc(buffer, buffer->rd_idx, inc);
    5800:	462a      	mov	r2, r5
    5802:	4620      	mov	r0, r4
    5804:	f7ff fe80 	bl	5508 <idx_inc>
				buffer->rd_idx =
    5808:	60e0      	str	r0, [r4, #12]
    580a:	f386 8811 	msr	BASEPRI, r6
    580e:	f3bf 8f6f 	isb	sy
	} while (cont);
    5812:	e7c5      	b.n	57a0 <mpsc_pbuf_claim+0x4>
				item->hdr.busy = 1;
    5814:	f042 0202 	orr.w	r2, r2, #2
    5818:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
					idx_inc(buffer, buffer->tmp_rd_idx,
    581c:	4638      	mov	r0, r7
    581e:	69a3      	ldr	r3, [r4, #24]
    5820:	68a5      	ldr	r5, [r4, #8]
    5822:	4798      	blx	r3
    5824:	4629      	mov	r1, r5
    5826:	4602      	mov	r2, r0
    5828:	4620      	mov	r0, r4
    582a:	f7ff fe6d 	bl	5508 <idx_inc>
				buffer->tmp_rd_idx =
    582e:	60a0      	str	r0, [r4, #8]
    5830:	f386 8811 	msr	BASEPRI, r6
    5834:	f3bf 8f6f 	isb	sy
}
    5838:	4638      	mov	r0, r7
    583a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000583c <mpsc_pbuf_free>:

void mpsc_pbuf_free(struct mpsc_pbuf_buffer *buffer,
		     const union mpsc_pbuf_generic *item)
{
    583c:	b570      	push	{r4, r5, r6, lr}
    583e:	4604      	mov	r4, r0
	uint32_t wlen = buffer->get_wlen(item);
    5840:	6983      	ldr	r3, [r0, #24]
    5842:	4608      	mov	r0, r1
{
    5844:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
    5846:	4798      	blx	r3
    5848:	4602      	mov	r2, r0
	__asm__ volatile(
    584a:	f04f 0320 	mov.w	r3, #32
    584e:	f3ef 8611 	mrs	r6, BASEPRI
    5852:	f383 8812 	msr	BASEPRI_MAX, r3
    5856:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&buffer->lock);
	union mpsc_pbuf_generic *witem = (union mpsc_pbuf_generic *)item;

	witem->hdr.valid = 0;
    585a:	782b      	ldrb	r3, [r5, #0]
    585c:	f36f 0300 	bfc	r3, #0, #1
    5860:	702b      	strb	r3, [r5, #0]
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
    5862:	6923      	ldr	r3, [r4, #16]
    5864:	079b      	lsls	r3, r3, #30
    5866:	d505      	bpl.n	5874 <mpsc_pbuf_free+0x38>
		 ((uint32_t *)item == &buffer->buf[buffer->rd_idx])) {
    5868:	68e1      	ldr	r1, [r4, #12]
    586a:	69e3      	ldr	r3, [r4, #28]
    586c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
    5870:	429d      	cmp	r5, r3
    5872:	d112      	bne.n	589a <mpsc_pbuf_free+0x5e>
		witem->hdr.busy = 0;
    5874:	782b      	ldrb	r3, [r5, #0]
    5876:	f36f 0341 	bfc	r3, #1, #1
    587a:	702b      	strb	r3, [r5, #0]
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
    587c:	68e1      	ldr	r1, [r4, #12]
    587e:	4620      	mov	r0, r4
    5880:	f7ff fe42 	bl	5508 <idx_inc>
    5884:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    5886:	f386 8811 	msr	BASEPRI, r6
    588a:	f3bf 8f6f 	isb	sy
	z_impl_k_sem_give(sem);
    588e:	f104 0028 	add.w	r0, r4, #40	; 0x28
	}
	MPSC_PBUF_DBG(buffer, "freed: %p ", item);

	k_spin_unlock(&buffer->lock, key);
	k_sem_give(&buffer->sem);
}
    5892:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5896:	f7fe be85 	b.w	45a4 <z_impl_k_sem_give>
		witem->skip.len = wlen;
    589a:	682b      	ldr	r3, [r5, #0]
    589c:	f360 039f 	bfi	r3, r0, #2, #30
    58a0:	602b      	str	r3, [r5, #0]
    58a2:	e7f0      	b.n	5886 <mpsc_pbuf_free+0x4a>

000058a4 <mpsc_pbuf_is_pending>:
	if (buffer->tmp_rd_idx <= buffer->wr_idx) {
    58a4:	e9d0 2301 	ldrd	r2, r3, [r0, #4]
    58a8:	4293      	cmp	r3, r2
	*res = buffer->size - buffer->tmp_rd_idx;
    58aa:	bf88      	it	hi
    58ac:	6a02      	ldrhi	r2, [r0, #32]
    58ae:	1ad3      	subs	r3, r2, r3
	uint32_t a;

	(void)available(buffer, &a);

	return a ? true : false;
}
    58b0:	1e18      	subs	r0, r3, #0
    58b2:	bf18      	it	ne
    58b4:	2001      	movne	r0, #1
    58b6:	4770      	bx	lr

000058b8 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    58b8:	4770      	bx	lr

000058ba <log_msg_generic_get_wlen>:
	return msg->generic.type == Z_LOG_MSG2_LOG;
    58ba:	7803      	ldrb	r3, [r0, #0]
	if (z_log_item_is_msg(generic_msg)) {
    58bc:	075b      	lsls	r3, r3, #29
    58be:	d40b      	bmi.n	58d8 <log_msg_generic_get_wlen+0x1e>
	return Z_LOG_MSG2_ALIGNED_WLEN(desc.package_len, desc.data_len);
    58c0:	6803      	ldr	r3, [r0, #0]
    58c2:	8842      	ldrh	r2, [r0, #2]
    58c4:	f3c3 2349 	ubfx	r3, r3, #9, #10
    58c8:	f3c2 02cb 	ubfx	r2, r2, #3, #12
    58cc:	1898      	adds	r0, r3, r2
    58ce:	3017      	adds	r0, #23
    58d0:	f020 0007 	bic.w	r0, r0, #7
    58d4:	0880      	lsrs	r0, r0, #2
		return log_msg_get_total_wlen(msg->hdr.desc);
    58d6:	4770      	bx	lr
	return 0;
    58d8:	2000      	movs	r0, #0
}
    58da:	4770      	bx	lr

000058dc <dummy_timestamp>:
}
    58dc:	2000      	movs	r0, #0
    58de:	4770      	bx	lr

000058e0 <default_get_timestamp>:
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    58e0:	f000 b97c 	b.w	5bdc <sys_clock_cycle_get_32>

000058e4 <atomic_inc>:
{
    58e4:	4603      	mov	r3, r0
}
    58e6:	f3bf 8f5b 	dmb	ish
    58ea:	e853 0f00 	ldrex	r0, [r3]
    58ee:	1c42      	adds	r2, r0, #1
    58f0:	e843 2100 	strex	r1, r2, [r3]
    58f4:	2900      	cmp	r1, #0
    58f6:	d1f8      	bne.n	58ea <atomic_inc+0x6>
    58f8:	f3bf 8f5b 	dmb	ish
    58fc:	4770      	bx	lr

000058fe <z_log_vprintk>:
{
    58fe:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    5900:	2300      	movs	r3, #0
    5902:	e9cd 0102 	strd	r0, r1, [sp, #8]
    5906:	e9cd 3300 	strd	r3, r3, [sp]
    590a:	461a      	mov	r2, r3
    590c:	4619      	mov	r1, r3
    590e:	4618      	mov	r0, r3
    5910:	f7fc f8fa 	bl	1b08 <z_impl_z_log_msg_runtime_vcreate>
}
    5914:	b005      	add	sp, #20
    5916:	f85d fb04 	ldr.w	pc, [sp], #4

0000591a <z_log_notify_drop>:
				     const union mpsc_pbuf_generic *item)
{
	ARG_UNUSED(buffer);
	ARG_UNUSED(item);

	z_log_dropped(true);
    591a:	2001      	movs	r0, #1
    591c:	f7fb bee0 	b.w	16e0 <z_log_dropped>

00005920 <z_log_get_tag>:
}
    5920:	2000      	movs	r0, #0
    5922:	4770      	bx	lr

00005924 <z_cbprintf_cpy>:
{
    5924:	b570      	push	{r4, r5, r6, lr}
	if ((desc->size - desc->off) < len) {
    5926:	e9d2 3601 	ldrd	r3, r6, [r2, #4]
    592a:	1b9b      	subs	r3, r3, r6
    592c:	428b      	cmp	r3, r1
{
    592e:	460c      	mov	r4, r1
    5930:	4615      	mov	r5, r2
	if ((desc->size - desc->off) < len) {
    5932:	d30a      	bcc.n	594a <z_cbprintf_cpy+0x26>
	memcpy(&((uint8_t *)desc->buf)[desc->off], buf, len);
    5934:	6813      	ldr	r3, [r2, #0]
    5936:	460a      	mov	r2, r1
    5938:	4601      	mov	r1, r0
    593a:	1998      	adds	r0, r3, r6
    593c:	f000 f898 	bl	5a70 <memcpy>
	desc->off += len;
    5940:	68ab      	ldr	r3, [r5, #8]
    5942:	4423      	add	r3, r4
    5944:	60ab      	str	r3, [r5, #8]
	return len;
    5946:	4620      	mov	r0, r4
}
    5948:	bd70      	pop	{r4, r5, r6, pc}
		return -ENOSPC;
    594a:	f06f 001b 	mvn.w	r0, #27
    594e:	e7fb      	b.n	5948 <z_cbprintf_cpy+0x24>

00005950 <z_log_msg_finalize>:
{
    5950:	b570      	push	{r4, r5, r6, lr}
    5952:	460e      	mov	r6, r1
    5954:	4615      	mov	r5, r2
    5956:	4619      	mov	r1, r3
	if (!msg) {
    5958:	4604      	mov	r4, r0
    595a:	b918      	cbnz	r0, 5964 <z_log_msg_finalize+0x14>
}
    595c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_log_dropped(false);
    5960:	f7fb bebe 	b.w	16e0 <z_log_dropped>
	if (data) {
    5964:	b13b      	cbz	r3, 5976 <z_log_msg_finalize+0x26>
		uint8_t *d = msg->data + desc.package_len;
    5966:	f3c2 2349 	ubfx	r3, r2, #9, #10
    596a:	3010      	adds	r0, #16
		memcpy(d, data, desc.data_len);
    596c:	f3c2 42cb 	ubfx	r2, r2, #19, #12
    5970:	4418      	add	r0, r3
    5972:	f000 f87d 	bl	5a70 <memcpy>
	msg->hdr.source = source;
    5976:	e9c4 5600 	strd	r5, r6, [r4]
	z_log_msg_commit(msg);
    597a:	4620      	mov	r0, r4
}
    597c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_msg_commit(msg);
    5980:	f7fc b83a 	b.w	19f8 <z_log_msg_commit>

00005984 <buffer_write>:
{
    5984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5986:	4606      	mov	r6, r0
    5988:	460d      	mov	r5, r1
    598a:	4614      	mov	r4, r2
    598c:	461f      	mov	r7, r3
		processed = outf(buf, len, ctx);
    598e:	4621      	mov	r1, r4
    5990:	4628      	mov	r0, r5
    5992:	463a      	mov	r2, r7
    5994:	47b0      	blx	r6
	} while (len != 0);
    5996:	1a24      	subs	r4, r4, r0
		buf += processed;
    5998:	4405      	add	r5, r0
	} while (len != 0);
    599a:	d1f8      	bne.n	598e <buffer_write+0xa>
}
    599c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000599e <cbvprintf>:
{
    599e:	b513      	push	{r0, r1, r4, lr}
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
    59a0:	2400      	movs	r4, #0
    59a2:	9400      	str	r4, [sp, #0]
    59a4:	f7fb fa16 	bl	dd4 <z_cbvprintf_impl>
}
    59a8:	b002      	add	sp, #8
    59aa:	bd10      	pop	{r4, pc}

000059ac <log_output_flush>:
{
    59ac:	b510      	push	{r4, lr}
		     output->control_block->offset,
    59ae:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
    59b0:	6881      	ldr	r1, [r0, #8]
{
    59b2:	4604      	mov	r4, r0
	buffer_write(output->func, output->buf,
    59b4:	e9d2 2300 	ldrd	r2, r3, [r2]
    59b8:	6800      	ldr	r0, [r0, #0]
    59ba:	f7ff ffe3 	bl	5984 <buffer_write>
	output->control_block->offset = 0;
    59be:	6863      	ldr	r3, [r4, #4]
    59c0:	2200      	movs	r2, #0
    59c2:	601a      	str	r2, [r3, #0]
}
    59c4:	bd10      	pop	{r4, pc}

000059c6 <out_func>:
{
    59c6:	b538      	push	{r3, r4, r5, lr}
	if (out_ctx->control_block->offset == out_ctx->size) {
    59c8:	684b      	ldr	r3, [r1, #4]
    59ca:	681a      	ldr	r2, [r3, #0]
    59cc:	68cb      	ldr	r3, [r1, #12]
    59ce:	429a      	cmp	r2, r3
{
    59d0:	4605      	mov	r5, r0
    59d2:	460c      	mov	r4, r1
	if (out_ctx->control_block->offset == out_ctx->size) {
    59d4:	d102      	bne.n	59dc <out_func+0x16>
		log_output_flush(out_ctx);
    59d6:	4608      	mov	r0, r1
    59d8:	f7ff ffe8 	bl	59ac <log_output_flush>
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    59dc:	6863      	ldr	r3, [r4, #4]
    59de:	f3bf 8f5b 	dmb	ish
    59e2:	e853 2f00 	ldrex	r2, [r3]
    59e6:	1c51      	adds	r1, r2, #1
    59e8:	e843 1000 	strex	r0, r1, [r3]
    59ec:	2800      	cmp	r0, #0
    59ee:	d1f8      	bne.n	59e2 <out_func+0x1c>
    59f0:	f3bf 8f5b 	dmb	ish
	out_ctx->buf[idx] = (uint8_t)c;
    59f4:	68a3      	ldr	r3, [r4, #8]
    59f6:	549d      	strb	r5, [r3, r2]
}
    59f8:	2000      	movs	r0, #0
    59fa:	bd38      	pop	{r3, r4, r5, pc}

000059fc <cr_out_func>:
	if (c == '\n') {
    59fc:	280a      	cmp	r0, #10
{
    59fe:	b538      	push	{r3, r4, r5, lr}
    5a00:	4604      	mov	r4, r0
    5a02:	460d      	mov	r5, r1
	if (c == '\n') {
    5a04:	d102      	bne.n	5a0c <cr_out_func+0x10>
		out_func((int)'\r', ctx);
    5a06:	200d      	movs	r0, #13
    5a08:	f7ff ffdd 	bl	59c6 <out_func>
	out_func(c, ctx);
    5a0c:	4629      	mov	r1, r5
    5a0e:	4620      	mov	r0, r4
    5a10:	f7ff ffd9 	bl	59c6 <out_func>
}
    5a14:	2000      	movs	r0, #0
    5a16:	bd38      	pop	{r3, r4, r5, pc}

00005a18 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    5a18:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    5a1a:	6800      	ldr	r0, [r0, #0]
    5a1c:	f7fc bc82 	b.w	2324 <z_arm_fatal_error>

00005a20 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    5a20:	2100      	movs	r1, #0
    5a22:	2001      	movs	r0, #1
    5a24:	f7fc bc7e 	b.w	2324 <z_arm_fatal_error>

00005a28 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    5a28:	b508      	push	{r3, lr}
	handler();
    5a2a:	f7fc fd15 	bl	2458 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    5a2e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    5a32:	f7fc bded 	b.w	2610 <z_arm_exc_exit>

00005a36 <z_log_msg_static_create.constprop.0>:
	z_impl_z_log_msg_static_create(source, desc, package, data);
    5a36:	2300      	movs	r3, #0
    5a38:	f7fc b812 	b.w	1a60 <z_impl_z_log_msg_static_create>

00005a3c <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    5a3c:	3901      	subs	r1, #1
    5a3e:	4603      	mov	r3, r0
    5a40:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    5a44:	b90a      	cbnz	r2, 5a4a <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    5a46:	701a      	strb	r2, [r3, #0]

	return dest;
}
    5a48:	4770      	bx	lr
		*d = *s;
    5a4a:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    5a4e:	e7f7      	b.n	5a40 <strcpy+0x4>

00005a50 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    5a50:	4603      	mov	r3, r0
	size_t n = 0;
    5a52:	2000      	movs	r0, #0

	while (*s != '\0') {
    5a54:	5c1a      	ldrb	r2, [r3, r0]
    5a56:	b902      	cbnz	r2, 5a5a <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    5a58:	4770      	bx	lr
		n++;
    5a5a:	3001      	adds	r0, #1
    5a5c:	e7fa      	b.n	5a54 <strlen+0x4>

00005a5e <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    5a5e:	4603      	mov	r3, r0
	size_t n = 0;
    5a60:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    5a62:	5c1a      	ldrb	r2, [r3, r0]
    5a64:	b10a      	cbz	r2, 5a6a <strnlen+0xc>
    5a66:	4288      	cmp	r0, r1
    5a68:	d100      	bne.n	5a6c <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    5a6a:	4770      	bx	lr
		n++;
    5a6c:	3001      	adds	r0, #1
    5a6e:	e7f8      	b.n	5a62 <strnlen+0x4>

00005a70 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    5a70:	b510      	push	{r4, lr}
    5a72:	1e43      	subs	r3, r0, #1
    5a74:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    5a76:	4291      	cmp	r1, r2
    5a78:	d100      	bne.n	5a7c <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    5a7a:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    5a7c:	f811 4b01 	ldrb.w	r4, [r1], #1
    5a80:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    5a84:	e7f7      	b.n	5a76 <memcpy+0x6>

00005a86 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    5a86:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    5a88:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    5a8a:	4603      	mov	r3, r0
	while (n > 0) {
    5a8c:	4293      	cmp	r3, r2
    5a8e:	d100      	bne.n	5a92 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    5a90:	4770      	bx	lr
		*(d_byte++) = c_byte;
    5a92:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    5a96:	e7f9      	b.n	5a8c <memset+0x6>

00005a98 <_stdout_hook_default>:
}
    5a98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5a9c:	4770      	bx	lr

00005a9e <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    5a9e:	2806      	cmp	r0, #6
    5aa0:	d108      	bne.n	5ab4 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    5aa2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5aa6:	2201      	movs	r2, #1
    5aa8:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    5aac:	f3bf 8f4f 	dsb	sy
        __WFE();
    5ab0:	bf20      	wfe
    while (true)
    5ab2:	e7fd      	b.n	5ab0 <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    5ab4:	4770      	bx	lr

00005ab6 <pm_state_exit_post_ops>:
    5ab6:	2300      	movs	r3, #0
    5ab8:	f383 8811 	msr	BASEPRI, r3
    5abc:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    5ac0:	4770      	bx	lr

00005ac2 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    5ac2:	6903      	ldr	r3, [r0, #16]
    5ac4:	b2c9      	uxtb	r1, r1
    5ac6:	220c      	movs	r2, #12
    5ac8:	fb01 3302 	mla	r3, r1, r2, r3
    5acc:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    5ace:	f000 0007 	and.w	r0, r0, #7
    5ad2:	4770      	bx	lr

00005ad4 <set_on_state>:
	__asm__ volatile(
    5ad4:	f04f 0320 	mov.w	r3, #32
    5ad8:	f3ef 8211 	mrs	r2, BASEPRI
    5adc:	f383 8812 	msr	BASEPRI_MAX, r3
    5ae0:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    5ae4:	6803      	ldr	r3, [r0, #0]
    5ae6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    5aea:	f043 0302 	orr.w	r3, r3, #2
    5aee:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    5af0:	f382 8811 	msr	BASEPRI, r2
    5af4:	f3bf 8f6f 	isb	sy
}
    5af8:	4770      	bx	lr

00005afa <stop>:
{
    5afa:	b570      	push	{r4, r5, r6, lr}
    5afc:	b2c9      	uxtb	r1, r1
	struct nrf_clock_control_data *data = dev->data;
    5afe:	6903      	ldr	r3, [r0, #16]
	__asm__ volatile(
    5b00:	f04f 0420 	mov.w	r4, #32
    5b04:	f3ef 8511 	mrs	r5, BASEPRI
    5b08:	f384 8812 	msr	BASEPRI_MAX, r4
    5b0c:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5b10:	260c      	movs	r6, #12
    5b12:	fb06 3401 	mla	r4, r6, r1, r3
    5b16:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    5b18:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    5b1c:	d008      	beq.n	5b30 <stop+0x36>
    5b1e:	42a2      	cmp	r2, r4
    5b20:	d006      	beq.n	5b30 <stop+0x36>
	__asm__ volatile(
    5b22:	f385 8811 	msr	BASEPRI, r5
    5b26:	f3bf 8f6f 	isb	sy
		err = -EPERM;
    5b2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    5b2e:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
    5b30:	4371      	muls	r1, r6
    5b32:	440b      	add	r3, r1
    5b34:	2201      	movs	r2, #1
    5b36:	641a      	str	r2, [r3, #64]	; 0x40
    5b38:	f385 8811 	msr	BASEPRI, r5
    5b3c:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
    5b40:	6843      	ldr	r3, [r0, #4]
    5b42:	440b      	add	r3, r1
    5b44:	685b      	ldr	r3, [r3, #4]
    5b46:	4798      	blx	r3
	return 0;
    5b48:	2000      	movs	r0, #0
    5b4a:	e7f0      	b.n	5b2e <stop+0x34>

00005b4c <api_stop>:
	return stop(dev, subsys, CTX_API);
    5b4c:	2280      	movs	r2, #128	; 0x80
    5b4e:	f7ff bfd4 	b.w	5afa <stop>

00005b52 <async_start>:
{
    5b52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b54:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    5b56:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    5b58:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    5b5a:	f04f 0520 	mov.w	r5, #32
    5b5e:	f3ef 8611 	mrs	r6, BASEPRI
    5b62:	f385 8812 	msr	BASEPRI_MAX, r5
    5b66:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5b6a:	250c      	movs	r5, #12
    5b6c:	4369      	muls	r1, r5
    5b6e:	440c      	add	r4, r1
    5b70:	6c25      	ldr	r5, [r4, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    5b72:	f005 0c07 	and.w	ip, r5, #7
    5b76:	f1bc 0f01 	cmp.w	ip, #1
    5b7a:	d10b      	bne.n	5b94 <async_start+0x42>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    5b7c:	6427      	str	r7, [r4, #64]	; 0x40
	__asm__ volatile(
    5b7e:	f386 8811 	msr	BASEPRI, r6
    5b82:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
    5b86:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    5b8a:	6843      	ldr	r3, [r0, #4]
    5b8c:	585b      	ldr	r3, [r3, r1]
    5b8e:	4798      	blx	r3
	return 0;
    5b90:	2000      	movs	r0, #0
}
    5b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    5b94:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
    5b98:	42af      	cmp	r7, r5
    5b9a:	f386 8811 	msr	BASEPRI, r6
    5b9e:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
    5ba2:	bf0c      	ite	eq
    5ba4:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
    5ba8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    5bac:	e7f1      	b.n	5b92 <async_start+0x40>

00005bae <api_start>:
{
    5bae:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    5bb0:	2480      	movs	r4, #128	; 0x80
    5bb2:	9400      	str	r4, [sp, #0]
    5bb4:	f7ff ffcd 	bl	5b52 <async_start>
}
    5bb8:	b002      	add	sp, #8
    5bba:	bd10      	pop	{r4, pc}

00005bbc <onoff_started_callback>:
{
    5bbc:	b410      	push	{r4}
	return &data->mgr[type];
    5bbe:	6900      	ldr	r0, [r0, #16]
    5bc0:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    5bc2:	241c      	movs	r4, #28
    5bc4:	fb03 0004 	mla	r0, r3, r4, r0
    5bc8:	2100      	movs	r1, #0
}
    5bca:	bc10      	pop	{r4}
	notify(mgr, 0);
    5bcc:	4710      	bx	r2

00005bce <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    5bce:	2000      	movs	r0, #0
    5bd0:	f7fe b820 	b.w	3c14 <nrfx_clock_stop>

00005bd4 <blocking_start_callback>:
{
    5bd4:	4610      	mov	r0, r2
    5bd6:	f7fe bce5 	b.w	45a4 <z_impl_k_sem_give>

00005bda <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    5bda:	4770      	bx	lr

00005bdc <sys_clock_cycle_get_32>:
{
    5bdc:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    5bde:	f7fd fc97 	bl	3510 <z_nrf_rtc_timer_read>
}
    5be2:	bd08      	pop	{r3, pc}

00005be4 <nrf52_errata_108>:
            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    5be4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5be8:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
    5bec:	1c42      	adds	r2, r0, #1
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    5bee:	bf04      	itt	eq
    5bf0:	f04f 4370 	moveq.w	r3, #4026531840	; 0xf0000000
    5bf4:	f893 0fe0 	ldrbeq.w	r0, [r3, #4064]	; 0xfe0
}
    5bf8:	1f83      	subs	r3, r0, #6
    5bfa:	4258      	negs	r0, r3
    5bfc:	4158      	adcs	r0, r3
    5bfe:	4770      	bx	lr

00005c00 <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    5c00:	4700      	bx	r0

00005c02 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    5c02:	f000 b99d 	b.w	5f40 <z_impl_k_busy_wait>

00005c06 <nrfx_clock_enable>:
{
    5c06:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5c08:	2000      	movs	r0, #0
    5c0a:	f7fc fbff 	bl	240c <arch_irq_is_enabled>
    5c0e:	b918      	cbnz	r0, 5c18 <nrfx_clock_enable+0x12>
}
    5c10:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    5c14:	f7fc bbec 	b.w	23f0 <arch_irq_enable>
    5c18:	bd08      	pop	{r3, pc}

00005c1a <_GetAvailWriteSpace>:
  RdOff = pRing->RdOff;
    5c1a:	6903      	ldr	r3, [r0, #16]
  WrOff = pRing->WrOff;
    5c1c:	68c2      	ldr	r2, [r0, #12]
  if (RdOff <= WrOff) {
    5c1e:	4293      	cmp	r3, r2
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
    5c20:	bf9c      	itt	ls
    5c22:	6881      	ldrls	r1, [r0, #8]
    5c24:	185b      	addls	r3, r3, r1
    r = RdOff - WrOff - 1u;
    5c26:	3b01      	subs	r3, #1
    5c28:	1a98      	subs	r0, r3, r2
}
    5c2a:	4770      	bx	lr

00005c2c <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    5c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Rem = pRing->SizeOfBuffer - WrOff;
    5c30:	e9d0 8402 	ldrd	r8, r4, [r0, #8]
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    5c34:	4605      	mov	r5, r0
  Rem = pRing->SizeOfBuffer - WrOff;
    5c36:	eba8 0604 	sub.w	r6, r8, r4
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    5c3a:	6840      	ldr	r0, [r0, #4]
  if (Rem > NumBytes) {
    5c3c:	4296      	cmp	r6, r2
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    5c3e:	4420      	add	r0, r4
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    5c40:	460f      	mov	r7, r1
    pRing->WrOff = WrOff + NumBytes;
    5c42:	4414      	add	r4, r2
  if (Rem > NumBytes) {
    5c44:	d904      	bls.n	5c50 <_WriteNoCheck+0x24>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    5c46:	f7ff ff13 	bl	5a70 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
    5c4a:	60ec      	str	r4, [r5, #12]
}
    5c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    5c50:	4632      	mov	r2, r6
    NumBytesAtOnce = NumBytes - Rem;
    5c52:	eba4 0408 	sub.w	r4, r4, r8
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    5c56:	f7ff ff0b 	bl	5a70 <memcpy>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    5c5a:	6868      	ldr	r0, [r5, #4]
    5c5c:	4622      	mov	r2, r4
    5c5e:	19b9      	adds	r1, r7, r6
    5c60:	e7f1      	b.n	5c46 <_WriteNoCheck+0x1a>

00005c62 <_WriteBlocking>:
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    5c62:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  WrOff = pRing->WrOff;
    5c66:	68c5      	ldr	r5, [r0, #12]
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    5c68:	4606      	mov	r6, r0
    5c6a:	4689      	mov	r9, r1
    5c6c:	4617      	mov	r7, r2
  NumBytesWritten = 0u;
    5c6e:	f04f 0800 	mov.w	r8, #0
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
    5c72:	6933      	ldr	r3, [r6, #16]
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    5c74:	68b4      	ldr	r4, [r6, #8]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    5c76:	6870      	ldr	r0, [r6, #4]
    if (RdOff > WrOff) {
    5c78:	429d      	cmp	r5, r3
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    5c7a:	bf28      	it	cs
    5c7c:	191b      	addcs	r3, r3, r4
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
    5c7e:	1b64      	subs	r4, r4, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    5c80:	42bc      	cmp	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    5c82:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    5c86:	bf28      	it	cs
    5c88:	463c      	movcs	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    5c8a:	1b5b      	subs	r3, r3, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    5c8c:	429c      	cmp	r4, r3
    5c8e:	bf28      	it	cs
    5c90:	461c      	movcs	r4, r3
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
    5c92:	4649      	mov	r1, r9
    5c94:	4428      	add	r0, r5
    5c96:	4622      	mov	r2, r4
    5c98:	f7ff feea 	bl	5a70 <memcpy>
    if (WrOff == pRing->SizeOfBuffer) {
    5c9c:	68b3      	ldr	r3, [r6, #8]
    WrOff           += NumBytesToWrite;
    5c9e:	4425      	add	r5, r4
      WrOff = 0u;
    5ca0:	42ab      	cmp	r3, r5
    5ca2:	bf08      	it	eq
    5ca4:	2500      	moveq	r5, #0
  } while (NumBytes);
    5ca6:	1b3f      	subs	r7, r7, r4
    NumBytesWritten += NumBytesToWrite;
    5ca8:	44a0      	add	r8, r4
    pBuffer         += NumBytesToWrite;
    5caa:	44a1      	add	r9, r4
    pRing->WrOff = WrOff;
    5cac:	60f5      	str	r5, [r6, #12]
  } while (NumBytes);
    5cae:	d1e0      	bne.n	5c72 <_WriteBlocking+0x10>
}
    5cb0:	4640      	mov	r0, r8
    5cb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00005cb6 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    5cb6:	f7fe b81d 	b.w	3cf4 <_DoInit>

00005cba <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    5cba:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    5cbc:	f7ff fffb 	bl	5cb6 <SEGGER_RTT_Init>

	return 0;
}
    5cc0:	2000      	movs	r0, #0
    5cc2:	bd08      	pop	{r3, pc}

00005cc4 <z_early_memset>:
	(void) memset(dst, c, n);
    5cc4:	f7ff bedf 	b.w	5a86 <memset>

00005cc8 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    5cc8:	f7ff bed2 	b.w	5a70 <memcpy>

00005ccc <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    5ccc:	f3ef 8005 	mrs	r0, IPSR
}
    5cd0:	3800      	subs	r0, #0
    5cd2:	bf18      	it	ne
    5cd4:	2001      	movne	r0, #1
    5cd6:	4770      	bx	lr

00005cd8 <z_impl_k_thread_name_set>:
}
    5cd8:	f06f 0057 	mvn.w	r0, #87	; 0x57
    5cdc:	4770      	bx	lr

00005cde <k_thread_name_get>:
}
    5cde:	2000      	movs	r0, #0
    5ce0:	4770      	bx	lr

00005ce2 <z_pm_save_idle_exit>:
{
    5ce2:	b508      	push	{r3, lr}
	pm_system_resume();
    5ce4:	f7fc f9f6 	bl	20d4 <pm_system_resume>
}
    5ce8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    5cec:	f7ff bf75 	b.w	5bda <sys_clock_idle_exit>

00005cf0 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    5cf0:	f990 300e 	ldrsb.w	r3, [r0, #14]
    5cf4:	428b      	cmp	r3, r1
    5cf6:	d001      	beq.n	5cfc <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    5cf8:	f7fe bdfe 	b.w	48f8 <z_set_prio>
}
    5cfc:	2000      	movs	r0, #0
    5cfe:	4770      	bx	lr

00005d00 <z_impl_k_mutex_init>:
{
    5d00:	4603      	mov	r3, r0
	mutex->owner = NULL;
    5d02:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    5d04:	e9c3 0002 	strd	r0, r0, [r3, #8]
	list->tail = (sys_dnode_t *)list;
    5d08:	e9c3 3300 	strd	r3, r3, [r3]
}
    5d0c:	4770      	bx	lr

00005d0e <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    5d0e:	b13a      	cbz	r2, 5d20 <z_impl_k_sem_init+0x12>
    5d10:	428a      	cmp	r2, r1
    5d12:	d305      	bcc.n	5d20 <z_impl_k_sem_init+0x12>
	sem->limit = limit;
    5d14:	e9c0 1202 	strd	r1, r2, [r0, #8]
    5d18:	e9c0 0000 	strd	r0, r0, [r0]
	return 0;
    5d1c:	2000      	movs	r0, #0
    5d1e:	4770      	bx	lr
		return -EINVAL;
    5d20:	f06f 0015 	mvn.w	r0, #21
}
    5d24:	4770      	bx	lr

00005d26 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    5d26:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    5d2a:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    5d2c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    5d2e:	2300      	movs	r3, #0
	node->prev = NULL;
    5d30:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    5d34:	4770      	bx	lr

00005d36 <unpend_thread_no_timeout>:
{
    5d36:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    5d38:	f7ff fff5 	bl	5d26 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    5d3c:	7b43      	ldrb	r3, [r0, #13]
    5d3e:	f023 0302 	bic.w	r3, r3, #2
    5d42:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    5d44:	2300      	movs	r3, #0
    5d46:	6083      	str	r3, [r0, #8]
}
    5d48:	bd08      	pop	{r3, pc}

00005d4a <z_thread_timeout>:
{
    5d4a:	b510      	push	{r4, lr}
    5d4c:	4601      	mov	r1, r0
	__asm__ volatile(
    5d4e:	f04f 0320 	mov.w	r3, #32
    5d52:	f3ef 8411 	mrs	r4, BASEPRI
    5d56:	f383 8812 	msr	BASEPRI_MAX, r3
    5d5a:	f3bf 8f6f 	isb	sy
		if (!killed) {
    5d5e:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    5d62:	f013 0f28 	tst.w	r3, #40	; 0x28
    5d66:	d10d      	bne.n	5d84 <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    5d68:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    5d6c:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    5d6e:	b10b      	cbz	r3, 5d74 <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    5d70:	f7ff ffe1 	bl	5d36 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    5d74:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    5d78:	f023 0314 	bic.w	r3, r3, #20
    5d7c:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    5d80:	f7fe fcc4 	bl	470c <ready_thread>
	__asm__ volatile(
    5d84:	f384 8811 	msr	BASEPRI, r4
    5d88:	f3bf 8f6f 	isb	sy
}
    5d8c:	bd10      	pop	{r4, pc}

00005d8e <add_to_waitq_locked>:
{
    5d8e:	b538      	push	{r3, r4, r5, lr}
    5d90:	4604      	mov	r4, r0
    5d92:	460d      	mov	r5, r1
	unready_thread(thread);
    5d94:	f7fe fcee 	bl	4774 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    5d98:	7b63      	ldrb	r3, [r4, #13]
    5d9a:	f043 0302 	orr.w	r3, r3, #2
    5d9e:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    5da0:	b1e5      	cbz	r5, 5ddc <add_to_waitq_locked+0x4e>
		thread->base.pended_on = wait_q;
    5da2:	60a5      	str	r5, [r4, #8]
	return list->head == list;
    5da4:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5da6:	429d      	cmp	r5, r3
    5da8:	d109      	bne.n	5dbe <add_to_waitq_locked+0x30>
	sys_dnode_t *const tail = list->tail;
    5daa:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    5dac:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    5db0:	601c      	str	r4, [r3, #0]
	list->tail = node;
    5db2:	606c      	str	r4, [r5, #4]
}
    5db4:	e012      	b.n	5ddc <add_to_waitq_locked+0x4e>
	return (node == list->tail) ? NULL : node->next;
    5db6:	686a      	ldr	r2, [r5, #4]
    5db8:	4293      	cmp	r3, r2
    5dba:	d0f6      	beq.n	5daa <add_to_waitq_locked+0x1c>
    5dbc:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5dbe:	2b00      	cmp	r3, #0
    5dc0:	d0f3      	beq.n	5daa <add_to_waitq_locked+0x1c>
	int32_t b1 = thread_1->base.prio;
    5dc2:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    5dc6:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    5dca:	428a      	cmp	r2, r1
    5dcc:	d0f3      	beq.n	5db6 <add_to_waitq_locked+0x28>
		if (z_sched_prio_cmp(thread, t) > 0) {
    5dce:	4291      	cmp	r1, r2
    5dd0:	ddf1      	ble.n	5db6 <add_to_waitq_locked+0x28>
	sys_dnode_t *const prev = successor->prev;
    5dd2:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5dd4:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5dd8:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    5dda:	605c      	str	r4, [r3, #4]
}
    5ddc:	bd38      	pop	{r3, r4, r5, pc}

00005dde <z_ready_thread>:
{
    5dde:	b510      	push	{r4, lr}
	__asm__ volatile(
    5de0:	f04f 0320 	mov.w	r3, #32
    5de4:	f3ef 8411 	mrs	r4, BASEPRI
    5de8:	f383 8812 	msr	BASEPRI_MAX, r3
    5dec:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    5df0:	f7fe fc8c 	bl	470c <ready_thread>
	__asm__ volatile(
    5df4:	f384 8811 	msr	BASEPRI, r4
    5df8:	f3bf 8f6f 	isb	sy
}
    5dfc:	bd10      	pop	{r4, pc}

00005dfe <z_unpend_thread_no_timeout>:
{
    5dfe:	b508      	push	{r3, lr}
	__asm__ volatile(
    5e00:	f04f 0320 	mov.w	r3, #32
    5e04:	f3ef 8111 	mrs	r1, BASEPRI
    5e08:	f383 8812 	msr	BASEPRI_MAX, r3
    5e0c:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
    5e10:	f7ff ff91 	bl	5d36 <unpend_thread_no_timeout>
	__asm__ volatile(
    5e14:	f381 8811 	msr	BASEPRI, r1
    5e18:	f3bf 8f6f 	isb	sy
}
    5e1c:	bd08      	pop	{r3, pc}

00005e1e <z_unpend1_no_timeout>:
{
    5e1e:	b508      	push	{r3, lr}
    5e20:	4603      	mov	r3, r0
	__asm__ volatile(
    5e22:	f04f 0220 	mov.w	r2, #32
    5e26:	f3ef 8111 	mrs	r1, BASEPRI
    5e2a:	f382 8812 	msr	BASEPRI_MAX, r2
    5e2e:	f3bf 8f6f 	isb	sy
	return list->head == list;
    5e32:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5e34:	4283      	cmp	r3, r0
    5e36:	d007      	beq.n	5e48 <z_unpend1_no_timeout+0x2a>
		if (thread != NULL) {
    5e38:	b108      	cbz	r0, 5e3e <z_unpend1_no_timeout+0x20>
			unpend_thread_no_timeout(thread);
    5e3a:	f7ff ff7c 	bl	5d36 <unpend_thread_no_timeout>
	__asm__ volatile(
    5e3e:	f381 8811 	msr	BASEPRI, r1
    5e42:	f3bf 8f6f 	isb	sy
}
    5e46:	bd08      	pop	{r3, pc}
    5e48:	2000      	movs	r0, #0
    5e4a:	e7f8      	b.n	5e3e <z_unpend1_no_timeout+0x20>

00005e4c <z_unpend_first_thread>:
{
    5e4c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    5e4e:	f04f 0320 	mov.w	r3, #32
    5e52:	f3ef 8511 	mrs	r5, BASEPRI
    5e56:	f383 8812 	msr	BASEPRI_MAX, r3
    5e5a:	f3bf 8f6f 	isb	sy
	return list->head == list;
    5e5e:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5e60:	42a0      	cmp	r0, r4
    5e62:	d00d      	beq.n	5e80 <z_unpend_first_thread+0x34>
		if (thread != NULL) {
    5e64:	b134      	cbz	r4, 5e74 <z_unpend_first_thread+0x28>
			unpend_thread_no_timeout(thread);
    5e66:	4620      	mov	r0, r4
    5e68:	f7ff ff65 	bl	5d36 <unpend_thread_no_timeout>
    5e6c:	f104 0018 	add.w	r0, r4, #24
    5e70:	f000 f81e 	bl	5eb0 <z_abort_timeout>
	__asm__ volatile(
    5e74:	f385 8811 	msr	BASEPRI, r5
    5e78:	f3bf 8f6f 	isb	sy
}
    5e7c:	4620      	mov	r0, r4
    5e7e:	bd38      	pop	{r3, r4, r5, pc}
    5e80:	2400      	movs	r4, #0
    5e82:	e7f7      	b.n	5e74 <z_unpend_first_thread+0x28>

00005e84 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    5e84:	4603      	mov	r3, r0
    5e86:	b920      	cbnz	r0, 5e92 <z_reschedule_irqlock+0xe>
    5e88:	f3ef 8205 	mrs	r2, IPSR
    5e8c:	b90a      	cbnz	r2, 5e92 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    5e8e:	f7fc bb03 	b.w	2498 <arch_swap>
    5e92:	f383 8811 	msr	BASEPRI, r3
    5e96:	f3bf 8f6f 	isb	sy
}
    5e9a:	4770      	bx	lr

00005e9c <z_reschedule_unlocked>:
	__asm__ volatile(
    5e9c:	f04f 0320 	mov.w	r3, #32
    5ea0:	f3ef 8011 	mrs	r0, BASEPRI
    5ea4:	f383 8812 	msr	BASEPRI_MAX, r3
    5ea8:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    5eac:	f7ff bfea 	b.w	5e84 <z_reschedule_irqlock>

00005eb0 <z_abort_timeout>:
{
    5eb0:	b510      	push	{r4, lr}
    5eb2:	f04f 0220 	mov.w	r2, #32
    5eb6:	f3ef 8411 	mrs	r4, BASEPRI
    5eba:	f382 8812 	msr	BASEPRI_MAX, r2
    5ebe:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    5ec2:	6803      	ldr	r3, [r0, #0]
    5ec4:	b13b      	cbz	r3, 5ed6 <z_abort_timeout+0x26>
			remove_timeout(to);
    5ec6:	f7fe ff49 	bl	4d5c <remove_timeout>
			ret = 0;
    5eca:	2000      	movs	r0, #0
	__asm__ volatile(
    5ecc:	f384 8811 	msr	BASEPRI, r4
    5ed0:	f3bf 8f6f 	isb	sy
}
    5ed4:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    5ed6:	f06f 0015 	mvn.w	r0, #21
    5eda:	e7f7      	b.n	5ecc <z_abort_timeout+0x1c>

00005edc <z_get_next_timeout_expiry>:
{
    5edc:	b510      	push	{r4, lr}
	__asm__ volatile(
    5ede:	f04f 0320 	mov.w	r3, #32
    5ee2:	f3ef 8411 	mrs	r4, BASEPRI
    5ee6:	f383 8812 	msr	BASEPRI_MAX, r3
    5eea:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    5eee:	f7fe ff0d 	bl	4d0c <next_timeout>
	__asm__ volatile(
    5ef2:	f384 8811 	msr	BASEPRI, r4
    5ef6:	f3bf 8f6f 	isb	sy
}
    5efa:	bd10      	pop	{r4, pc}

00005efc <z_set_timeout_expiry>:
{
    5efc:	b570      	push	{r4, r5, r6, lr}
    5efe:	4604      	mov	r4, r0
    5f00:	460d      	mov	r5, r1
	__asm__ volatile(
    5f02:	f04f 0320 	mov.w	r3, #32
    5f06:	f3ef 8611 	mrs	r6, BASEPRI
    5f0a:	f383 8812 	msr	BASEPRI_MAX, r3
    5f0e:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    5f12:	f7fe fefb 	bl	4d0c <next_timeout>
			      || (ticks <= next_to);
    5f16:	2801      	cmp	r0, #1
    5f18:	dd07      	ble.n	5f2a <z_set_timeout_expiry+0x2e>
    5f1a:	42a0      	cmp	r0, r4
    5f1c:	db05      	blt.n	5f2a <z_set_timeout_expiry+0x2e>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    5f1e:	42a0      	cmp	r0, r4
    5f20:	4629      	mov	r1, r5
    5f22:	bfa8      	it	ge
    5f24:	4620      	movge	r0, r4
    5f26:	f7fd fc6b 	bl	3800 <sys_clock_set_timeout>
	__asm__ volatile(
    5f2a:	f386 8811 	msr	BASEPRI, r6
    5f2e:	f3bf 8f6f 	isb	sy
}
    5f32:	bd70      	pop	{r4, r5, r6, pc}

00005f34 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    5f34:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    5f36:	f7ff f805 	bl	4f44 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    5f3a:	bd08      	pop	{r3, pc}

00005f3c <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    5f3c:	f7ff b802 	b.w	4f44 <sys_clock_tick_get>

00005f40 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    5f40:	b108      	cbz	r0, 5f46 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    5f42:	f7fd b807 	b.w	2f54 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    5f46:	4770      	bx	lr

00005f48 <k_timer_init>:
	timer->status = 0U;
    5f48:	2300      	movs	r3, #0
	timer->stop_fn = stop_fn;
    5f4a:	e9c0 1208 	strd	r1, r2, [r0, #32]
	sys_dlist_init(&w->waitq);
    5f4e:	f100 0218 	add.w	r2, r0, #24
	list->tail = (sys_dnode_t *)list;
    5f52:	e9c0 2206 	strd	r2, r2, [r0, #24]
	node->prev = NULL;
    5f56:	e9c0 3300 	strd	r3, r3, [r0]
	timer->status = 0U;
    5f5a:	6303      	str	r3, [r0, #48]	; 0x30
	timer->user_data = NULL;
    5f5c:	6343      	str	r3, [r0, #52]	; 0x34
}
    5f5e:	4770      	bx	lr

00005f60 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    5f60:	b510      	push	{r4, lr}
    5f62:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	bool inactive = (z_abort_timeout(&timer->timeout) != 0);
    5f64:	f7ff ffa4 	bl	5eb0 <z_abort_timeout>

	if (inactive) {
    5f68:	b9b0      	cbnz	r0, 5f98 <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    5f6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5f6c:	b10b      	cbz	r3, 5f72 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    5f6e:	4620      	mov	r0, r4
    5f70:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    5f72:	f104 0018 	add.w	r0, r4, #24
    5f76:	f7ff ff52 	bl	5e1e <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    5f7a:	b168      	cbz	r0, 5f98 <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    5f7c:	f7ff ff2f 	bl	5dde <z_ready_thread>
	__asm__ volatile(
    5f80:	f04f 0320 	mov.w	r3, #32
    5f84:	f3ef 8011 	mrs	r0, BASEPRI
    5f88:	f383 8812 	msr	BASEPRI_MAX, r3
    5f8c:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    5f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5f94:	f7ff bf76 	b.w	5e84 <z_reschedule_irqlock>
    5f98:	bd10      	pop	{r4, pc}

00005f9a <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
    5f9a:	4770      	bx	lr

00005f9c <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    5f9c:	4770      	bx	lr
	...
